# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do diosporfavor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Arqui2/sis {D:/Arqui2/sis/PE_SW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:40 on Jun 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Arqui2/sis" D:/Arqui2/sis/PE_SW.sv 
# -- Compiling module PE_SW
# 
# Top level modules:
# 	PE_SW
# End time: 17:33:40 on Jun 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Arqui2/sis {D:/Arqui2/sis/SystolicArray8x8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:40 on Jun 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Arqui2/sis" D:/Arqui2/sis/SystolicArray8x8.sv 
# -- Compiling module SystolicArray8x8
# 
# Top level modules:
# 	SystolicArray8x8
# End time: 17:33:40 on Jun 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Arqui2/sis {D:/Arqui2/sis/tb_systolic8x8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:40 on Jun 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Arqui2/sis" D:/Arqui2/sis/tb_systolic8x8.sv 
# -- Compiling module tb_systolic8x8
# 
# Top level modules:
# 	tb_systolic8x8
# End time: 17:33:40 on Jun 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_systolic8x8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_systolic8x8 
# Start time: 17:33:40 on Jun 11,2025
# Loading sv_std.std
# Loading work.tb_systolic8x8
# Loading work.SystolicArray8x8
# Loading work.PE_SW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# === Simulaci√≥n iniciada ===
# 
# --- Ciclo 0 ---
# A_bus row0:    0    0    0    0    0    0    0    0 
# A_bus row1:    0    0    0    0    0    0    0    0 
# A_bus row2:    0    0    0    0    0    0    0    0 
# A_bus row3:    0    0    0    0    0    0    0    0 
# A_bus row4:    0    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:    0    0    0    0    0    0    0    0 
# B_bus col1:    0    0    0    0    0    0    0    0 
# B_bus col2:    0    0    0    0    0    0    0    0 
# B_bus col3:    0    0    0    0    0    0    0    0 
# B_bus col4:    0    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:      0      0      0      0      0      0      0      0 
# pre_act[1]:      0      0      0      0      0      0      0      0 
# pre_act[2]:      0      0      0      0      0      0      0      0 
# pre_act[3]:      0      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 1 ---
# A_bus row0:    0    0    0    0    0    0    0    0 
# A_bus row1:    0    0    0    0    0    0    0    0 
# A_bus row2:    0    0    0    0    0    0    0    0 
# A_bus row3:    0    0    0    0    0    0    0    0 
# A_bus row4:    0    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:    0    0    0    0    0    0    0    0 
# B_bus col1:    0    0    0    0    0    0    0    0 
# B_bus col2:    0    0    0    0    0    0    0    0 
# B_bus col3:    0    0    0    0    0    0    0    0 
# B_bus col4:    0    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:      0      0      0      0      0      0      0      0 
# pre_act[1]:      0      0      0      0      0      0      0      0 
# pre_act[2]:      0      0      0      0      0      0      0      0 
# pre_act[3]:      0      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 2 ---
# A_bus row0:    1    0    0    0    0    0    0    0 
# A_bus row1:    0    0    0    0    0    0    0    0 
# A_bus row2:    0    0    0    0    0    0    0    0 
# A_bus row3:    0    0    0    0    0    0    0    0 
# A_bus row4:    0    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   64    0    0    0    0    0    0    0 
# B_bus col1:    0    0    0    0    0    0    0    0 
# B_bus col2:    0    0    0    0    0    0    0    0 
# B_bus col3:    0    0    0    0    0    0    0    0 
# B_bus col4:    0    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:      0      0      0      0      0      0      0      0 
# pre_act[1]:      0      0      0      0      0      0      0      0 
# pre_act[2]:      0      0      0      0      0      0      0      0 
# pre_act[3]:      0      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 3 ---
# A_bus row0:    2    1    0    0    0    0    0    0 
# A_bus row1:    9    0    0    0    0    0    0    0 
# A_bus row2:    0    0    0    0    0    0    0    0 
# A_bus row3:    0    0    0    0    0    0    0    0 
# A_bus row4:    0    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   56   64    0    0    0    0    0    0 
# B_bus col1:   63    0    0    0    0    0    0    0 
# B_bus col2:    0    0    0    0    0    0    0    0 
# B_bus col3:    0    0    0    0    0    0    0    0 
# B_bus col4:    0    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:     64      0      0      0      0      0      0      0 
# pre_act[1]:      0      0      0      0      0      0      0      0 
# pre_act[2]:      0      0      0      0      0      0      0      0 
# pre_act[3]:      0      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 4 ---
# A_bus row0:    3    2    1    0    0    0    0    0 
# A_bus row1:   10    9    0    0    0    0    0    0 
# A_bus row2:   17    0    0    0    0    0    0    0 
# A_bus row3:    0    0    0    0    0    0    0    0 
# A_bus row4:    0    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   48   56   64    0    0    0    0    0 
# B_bus col1:   55   63    0    0    0    0    0    0 
# B_bus col2:   62    0    0    0    0    0    0    0 
# B_bus col3:    0    0    0    0    0    0    0    0 
# B_bus col4:    0    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:    176     63      0      0      0      0      0      0 
# pre_act[1]:    576      0      0      0      0      0      0      0 
# pre_act[2]:      0      0      0      0      0      0      0      0 
# pre_act[3]:      0      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 5 ---
# A_bus row0:    4    3    2    1    0    0    0    0 
# A_bus row1:   11   10    9    0    0    0    0    0 
# A_bus row2:   18   17    0    0    0    0    0    0 
# A_bus row3:   25    0    0    0    0    0    0    0 
# A_bus row4:    0    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   40   48   56   64    0    0    0    0 
# B_bus col1:   47   55   63    0    0    0    0    0 
# B_bus col2:   54   62    0    0    0    0    0    0 
# B_bus col3:   61    0    0    0    0    0    0    0 
# B_bus col4:    0    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:    320    173     62      0      0      0      0      0 
# pre_act[1]:   1136    567      0      0      0      0      0      0 
# pre_act[2]:   1088      0      0      0      0      0      0      0 
# pre_act[3]:      0      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 6 ---
# A_bus row0:    5    4    3    2    1    0    0    0 
# A_bus row1:   12   11   10    9    0    0    0    0 
# A_bus row2:   19   18   17    0    0    0    0    0 
# A_bus row3:   26   25    0    0    0    0    0    0 
# A_bus row4:   33    0    0    0    0    0    0    0 
# A_bus row5:    0    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   32   40   48   56   64    0    0    0 
# B_bus col1:   39   47   55   63    0    0    0    0 
# B_bus col2:   46   54   62    0    0    0    0    0 
# B_bus col3:   53   61    0    0    0    0    0    0 
# B_bus col4:   60    0    0    0    0    0    0    0 
# B_bus col5:    0    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:    480    314    170     61      0      0      0      0 
# pre_act[1]:   1664   1117    558      0      0      0      0      0 
# pre_act[2]:   2096   1071      0      0      0      0      0      0 
# pre_act[3]:   1600      0      0      0      0      0      0      0 
# pre_act[4]:      0      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 7 ---
# A_bus row0:    6    5    4    3    2    1    0    0 
# A_bus row1:   13   12   11   10    9    0    0    0 
# A_bus row2:   20   19   18   17    0    0    0    0 
# A_bus row3:   27   26   25    0    0    0    0    0 
# A_bus row4:   34   33    0    0    0    0    0    0 
# A_bus row5:   41    0    0    0    0    0    0    0 
# A_bus row6:    0    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   24   32   40   48   56   64    0    0 
# B_bus col1:   31   39   47   55   63    0    0    0 
# B_bus col2:   38   46   54   62    0    0    0    0 
# B_bus col3:   45   53   61    0    0    0    0    0 
# B_bus col4:   52   60    0    0    0    0    0    0 
# B_bus col5:   59    0    0    0    0    0    0    0 
# B_bus col6:    0    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:    640    470    308    167     60      0      0      0 
# pre_act[1]:   2144   1634   1098    549      0      0      0      0 
# pre_act[2]:   3008   2061   1054      0      0      0      0      0 
# pre_act[3]:   3056   1575      0      0      0      0      0      0 
# pre_act[4]:   2112      0      0      0      0      0      0      0 
# pre_act[5]:      0      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 8 ---
# A_bus row0:    7    6    5    4    3    2    1    0 
# A_bus row1:   14   13   12   11   10    9    0    0 
# A_bus row2:   21   20   19   18   17    0    0    0 
# A_bus row3:   28   27   26   25    0    0    0    0 
# A_bus row4:   35   34   33    0    0    0    0    0 
# A_bus row5:   42   41    0    0    0    0    0    0 
# A_bus row6:   49    0    0    0    0    0    0    0 
# A_bus row7:    0    0    0    0    0    0    0    0 
# B_bus col0:   16   24   32   40   48   56   64    0 
# B_bus col1:   23   31   39   47   55   63    0    0 
# B_bus col2:   30   38   46   54   62    0    0    0 
# B_bus col3:   37   45   53   61    0    0    0    0 
# B_bus col4:   44   52   60    0    0    0    0    0 
# B_bus col5:   51   59    0    0    0    0    0    0 
# B_bus col6:   58    0    0    0    0    0    0    0 
# B_bus col7:    0    0    0    0    0    0    0    0 
# pre_act[0]:    784    625    460    302    164     59      0      0 
# pre_act[1]:   2560   2102   1604   1079    540      0      0      0 
# pre_act[2]:   3808   2954   2026   1037      0      0      0      0 
# pre_act[3]:   4352   3005   1550      0      0      0      0      0 
# pre_act[4]:   4016   2079      0      0      0      0      0      0 
# pre_act[5]:   2624      0      0      0      0      0      0      0 
# pre_act[6]:      0      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 9 ---
# A_bus row0:    8    7    6    5    4    3    2    1 
# A_bus row1:   15   14   13   12   11   10    9    0 
# A_bus row2:   22   21   20   19   18   17    0    0 
# A_bus row3:   29   28   27   26   25    0    0    0 
# A_bus row4:   36   35   34   33    0    0    0    0 
# A_bus row5:   43   42   41    0    0    0    0    0 
# A_bus row6:   50   49    0    0    0    0    0    0 
# A_bus row7:   57    0    0    0    0    0    0    0 
# B_bus col0:    8   16   24   32   40   48   56   64 
# B_bus col1:   15   23   31   39   47   55   63    0 
# B_bus col2:   22   30   38   46   54   62    0    0 
# B_bus col3:   29   37   45   53   61    0    0    0 
# B_bus col4:   36   44   52   60    0    0    0    0 
# B_bus col5:   43   51   59    0    0    0    0    0 
# B_bus col6:   50   58    0    0    0    0    0    0 
# B_bus col7:   57    0    0    0    0    0    0    0 
# pre_act[0]:    896    763    610    450    296    161     58      0 
# pre_act[1]:   2896   2505   2060   1574   1060    531      0      0 
# pre_act[2]:   4480   3734   2900   1991   1020      0      0      0 
# pre_act[3]:   5472   4274   2954   1525      0      0      0      0 
# pre_act[4]:   5696   3949   2046      0      0      0      0      0 
# pre_act[5]:   4976   2583      0      0      0      0      0      0 
# pre_act[6]:   3136      0      0      0      0      0      0      0 
# pre_act[7]:      0      0      0      0      0      0      0      0 
# 
# --- Ciclo 10 ---
# A_bus row0:    0    8    7    6    5    4    3    2 
# A_bus row1:   16   15   14   13   12   11   10    9 
# A_bus row2:   23   22   21   20   19   18   17    0 
# A_bus row3:   30   29   28   27   26   25    0    0 
# A_bus row4:   37   36   35   34   33    0    0    0 
# A_bus row5:   44   43   42   41    0    0    0    0 
# A_bus row6:   51   50   49    0    0    0    0    0 
# A_bus row7:   58   57    0    0    0    0    0    0 
# B_bus col0:    0    8   16   24   32   40   48   56 
# B_bus col1:    7   15   23   31   39   47   55   63 
# B_bus col2:   14   22   30   38   46   54   62    0 
# B_bus col3:   21   29   37   45   53   61    0    0 
# B_bus col4:   28   36   44   52   60    0    0    0 
# B_bus col5:   35   43   51   59    0    0    0    0 
# B_bus col6:   42   50   58    0    0    0    0    0 
# B_bus col7:   49   57    0    0    0    0    0    0 
# pre_act[0]:    960    868    742    595    440    290    158     57 
# pre_act[1]:   3136   2827   2450   2018   1544   1041    522      0 
# pre_act[2]:   5008   4385   3660   2846   1956   1003      0      0 
# pre_act[3]:   6400   5366   4196   2903   1500      0      0      0 
# pre_act[4]:   7136   5594   3882   2013      0      0      0      0 
# pre_act[5]:   7040   4893   2542      0      0      0      0      0 
# pre_act[6]:   5936   3087      0      0      0      0      0      0 
# pre_act[7]:   3648      0      0      0      0      0      0      0 
# 
# --- Ciclo 11 ---
# A_bus row0:    0    0    8    7    6    5    4    3 
# A_bus row1:    0   16   15   14   13   12   11   10 
# A_bus row2:   24   23   22   21   20   19   18   17 
# A_bus row3:   31   30   29   28   27   26   25    0 
# A_bus row4:   38   37   36   35   34   33    0    0 
# A_bus row5:   45   44   43   42   41    0    0    0 
# A_bus row6:   52   51   50   49    0    0    0    0 
# A_bus row7:   59   58   57    0    0    0    0    0 
# B_bus col0:    0    0    8   16   24   32   40   48 
# B_bus col1:    0    7   15   23   31   39   47   55 
# B_bus col2:    6   14   22   30   38   46   54   62 
# B_bus col3:   13   21   29   37   45   53   61    0 
# B_bus col4:   20   28   36   44   52   60    0    0 
# B_bus col5:   27   35   43   51   59    0    0    0 
# B_bus col6:   34   42   50   58    0    0    0    0 
# B_bus col7:   41   49   57    0    0    0    0    0 
# pre_act[0]:    960    924    840    721    580    430    284    155 
# pre_act[1]:   3264   3052   2758   2395   1976   1514   1022    513 
# pre_act[2]:   5376   4891   4290   3586   2792   1921    986      0 
# pre_act[3]:   7120   6265   5260   4118   2852   1475      0      0 
# pre_act[4]:   8320   6998   5492   3815   1980      0      0      0 
# pre_act[5]:   8800   6914   4810   2501      0      0      0      0 
# pre_act[6]:   8384   5837   3038      0      0      0      0      0 
# pre_act[7]:   6896   3591      0      0      0      0      0      0 
# 
# --- Ciclo 12 ---
# A_bus row0:    0    0    0    8    7    6    5    4 
# A_bus row1:    0    0   16   15   14   13   12   11 
# A_bus row2:    0   24   23   22   21   20   19   18 
# A_bus row3:   32   31   30   29   28   27   26   25 
# A_bus row4:   39   38   37   36   35   34   33    0 
# A_bus row5:   46   45   44   43   42   41    0    0 
# A_bus row6:   53   52   51   50   49    0    0    0 
# A_bus row7:   60   59   58   57    0    0    0    0 
# B_bus col0:    0    0    0    8   16   24   32   40 
# B_bus col1:    0    0    7   15   23   31   39   47 
# B_bus col2:    0    6   14   22   30   38   46   54 
# B_bus col3:    5   13   21   29   37   45   53   61 
# B_bus col4:   12   20   28   36   44   52   60    0 
# B_bus col5:   19   27   35   43   51   59    0    0 
# B_bus col6:   26   34   42   50   58    0    0    0 
# B_bus col7:   33   41   49   57    0    0    0    0 
# pre_act[0]:    960    924    888    812    700    565    420    278 
# pre_act[1]:   3264   3164   2968   2689   2340   1934   1484   1003 
# pre_act[2]:   5568   5236   4774   4195   3512   2738   1886    969 
# pre_act[3]:   7616   6955   6130   5154   4040   2801   1450      0 
# pre_act[4]:   9232   8145   6860   5390   3748   1947      0      0 
# pre_act[5]:  10240   8630   6788   4727   2460      0      0      0 
# pre_act[6]:  10464   8234   5738   2989      0      0      0      0 
# pre_act[7]:   9728   6781   3534      0      0      0      0      0 
# 
# --- Ciclo 13 ---
# A_bus row0:    0    0    0    0    8    7    6    5 
# A_bus row1:    0    0    0   16   15   14   13   12 
# A_bus row2:    0    0   24   23   22   21   20   19 
# A_bus row3:    0   32   31   30   29   28   27   26 
# A_bus row4:   40   39   38   37   36   35   34   33 
# A_bus row5:   47   46   45   44   43   42   41    0 
# A_bus row6:   54   53   52   51   50   49    0    0 
# A_bus row7:   61   60   59   58   57    0    0    0 
# B_bus col0:    0    0    0    0    8   16   24   32 
# B_bus col1:    0    0    0    7   15   23   31   39 
# B_bus col2:    0    0    6   14   22   30   38   46 
# B_bus col3:    0    5   13   21   29   37   45   53 
# B_bus col4:    4   12   20   28   36   44   52   60 
# B_bus col5:   11   19   27   35   43   51   59    0 
# B_bus col6:   18   26   34   42   50   58    0    0 
# B_bus col7:   25   33   41   49   57    0    0    0 
# pre_act[0]:    960    924    888    852    784    679    550    410 
# pre_act[1]:   3264   3164   3064   2884   2620   2285   1892   1454 
# pre_act[2]:   5568   5404   5096   4657   4100   3438   2684   1851 
# pre_act[3]:   7872   7420   6790   5995   5048   3962   2750   1425 
# pre_act[4]:   9856   9019   7970   6722   5288   3681   1914      0 
# pre_act[5]:  11344  10025   8460   6662   4644   2419      0      0 
# pre_act[6]:  12160  10262   8084   5639   2940      0      0      0 
# pre_act[7]:  12128   9554   6666   3477      0      0      0      0 
# 
# --- Ciclo 14 ---
# A_bus row0:    0    0    0    0    0    8    7    6 
# A_bus row1:    0    0    0    0   16   15   14   13 
# A_bus row2:    0    0    0   24   23   22   21   20 
# A_bus row3:    0    0   32   31   30   29   28   27 
# A_bus row4:    0   40   39   38   37   36   35   34 
# A_bus row5:   48   47   46   45   44   43   42   41 
# A_bus row6:   55   54   53   52   51   50   49    0 
# A_bus row7:   62   61   60   59   58   57    0    0 
# B_bus col0:    0    0    0    0    0    8   16   24 
# B_bus col1:    0    0    0    0    7   15   23   31 
# B_bus col2:    0    0    0    6   14   22   30   38 
# B_bus col3:    0    0    5   13   21   29   37   45 
# B_bus col4:    0    4   12   20   28   36   44   52 
# B_bus col5:    3   11   19   27   35   43   51   59 
# B_bus col6:   10   18   26   34   42   50   58    0 
# B_bus col7:   17   25   33   41   49   57    0    0 
# pre_act[0]:    960    924    888    852    816    756    658    535 
# pre_act[1]:   3264   3164   3064   2964   2800   2551   2230   1850 
# pre_act[2]:   5568   5404   5240   4956   4540   4005   3364   2630 
# pre_act[3]:   7872   7644   7224   6625   5860   4942   3884   2699 
# pre_act[4]:  10176   9604   8806   7795   6584   5186   3614   1881 
# pre_act[5]:  12096  11083   9810   8290   6536   4561   2378      0 
# pre_act[6]:  13456  11905  10060   7934   5540   2891      0      0 
# pre_act[7]:  14080  11894   9380   6551   3420      0      0      0 
# 
# === TEST PASADO en 30 ciclos ===
# ** Note: $finish    : D:/Arqui2/sis/tb_systolic8x8.sv(184)
#    Time: 325 ns  Iteration: 1  Instance: /tb_systolic8x8
# 1
# Break in Module tb_systolic8x8 at D:/Arqui2/sis/tb_systolic8x8.sv line 184
# End time: 17:38:40 on Jun 11,2025, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
