LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

PACKAGE ULA_PACKAGE IS

	COMPONENT DECODIFICADOR_3x8 IS
		PORT(SEL: BIT_VECTOR (2 DOWNTO 0);
			 S : OUT BIT_VECTOR(7 DOWNTO 0));
	END DECODIFICADOR_3x8;
	
	COMPONENT DECODIFICADOR_3X8 IS
		PORT(SEL: BIT_VECTOR (2 DOWNTO 0);
			 S : OUT BIT_VECTOR(7 DOWNTO 0));
	END COMPONENT;
	
	COMPONENT PORTAS_LOGICAS IS
		PORT(A,B: IN STD_LOGIC;
			 SEL_PORTAS: IN BIT_VECTOR (7 DOWNTO 0);
			 S0,S1,S2,S3,S4,S5: OUT_STD_LOGIC);
	END PORTAS_LOGICAS;
	
	COMPONENT SOMADOR IS
	PORT (A_B_Cin: IN BIT_VECTOR (2 DOWNTO 0);    
		  S_Cout: OUT BIT_vector (1 DOWNTO 0));
	END COMPONENT;

	COMPONENT SUBTRATOR IS
	PORT(EN_SUB: IN BIT_VECTOR (2 DOWNTO 0);
		 S_Cout: OUT BIT_VECTOR (1 DOWNTO 0));
	END COMPONENT;

END ULA_PACKAGE;