<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" id="u0" href="https://zh-tw.rakko.tools/tools/129/lib/tinymce/skins/ui/oxide/content.min.css"><link rel="stylesheet" type="text/css" id="u1" href="https://zh-tw.rakko.tools/tools/129/lib/tinymce/skins/content/default/content.min.css"><style id="fullpage_styles">
        :root {
            --primary-color: #2e5a88; /* Rambus Blue Inspired */
            --secondary-color: #555;
            --bg-color: #f4f7f9;
            --text-color: #333;
            --accent-color: #e67e22;
            --white: #ffffff;
        }

        body {
            font-family: 'Segoe UI', Roboto, Helvetica, Arial, sans-serif;
            line-height: 1.6;
            color: var(--text-color);
            background-color: var(--bg-color);
            margin: 0;
            padding: 0;
        }

        .container {
            max-width: 900px;
            margin: 20px auto;
            background: var(--white);
            box-shadow: 0 4px 15px rgba(0,0,0,0.1);
            padding: 40px;
            border-top: 8px solid var(--primary-color);
        }

        header {
            display: flex;
            justify-content: space-between;
            align-items: flex-start;
            border-bottom: 2px solid #eee;
            padding-bottom: 20px;
            margin-bottom: 25px;
        }

        .header-main h1 {
            margin: 0;
            font-size: 2.5em;
            color: var(--primary-color);
            letter-spacing: -1px;
        }

        .header-main p {
            margin: 5px 0;
            font-size: 1.2em;
            color: var(--secondary-color);
            font-weight: 500;
        }

        .contact-info {
            text-align: right;
            font-size: 0.95em;
        }

        .contact-info div {
            margin-bottom: 3px;
        }

        .contact-info a {
            color: var(--primary-color);
            text-decoration: none;
        }

        section {
            margin-bottom: 30px;
        }

        h2 {
            font-size: 1.4em;
            color: var(--primary-color);
            text-transform: uppercase;
            border-left: 5px solid var(--primary-color);
            padding-left: 15px;
            margin-bottom: 15px;
            background: #f0f4f8;
            padding-top: 5px;
            padding-bottom: 5px;
        }

        .summary-text {
            font-size: 1.05em;
            text-align: justify;
        }

        .skill-grid {
            display: grid;
            grid-template-columns: 140px 1fr; /* Slightly wider for the label */
            gap: 15px;
            margin-bottom: 10px;
        }

        .skill-label {
            font-weight: bold;
            color: var(--primary-color);
        }

        .experience-item {
            margin-bottom: 25px;
            page-break-inside: avoid; /* Better for printing */
        }

        .exp-header {
            display: flex;
            justify-content: space-between;
            font-weight: bold;
            font-size: 1.1em;
            color: #222;
        }

        .exp-subhead {
            display: flex;
            justify-content: space-between;
            font-style: italic;
            color: var(--secondary-color);
            margin-bottom: 8px;
        }

        ul {
            margin: 5px 0;
            padding-left: 20px;
        }

        li {
            margin-bottom: 5px;
        }

        .v-award {
            display: inline-block;
            background: #fff3cd;
            color: #856404;
            padding: 2px 8px;
            border-radius: 4px;
            font-weight: bold;
            font-size: 0.9em;
            border: 1px solid #ffeeba;
        }

        .edu-item {
            display: flex;
            justify-content: space-between;
            margin-bottom: 10px;
        }

        @media (max-width: 768px) {
            .container { padding: 20px; margin: 0; }
            header { flex-direction: column; text-align: center; }
            .header-main { width: 100%; }
            .contact-info { width: 100%; text-align: center; margin-top: 15px; }
            .exp-header, .exp-subhead, .edu-item { flex-direction: column; }
            .skill-grid { grid-template-columns: 1fr; gap: 5px; }
        }

        @media print {
            body { background: white; }
            .container { box-shadow: none; border: none; max-width: 100%; width: 100%; padding: 0; }
            .v-award { border: 1px solid #000; }
            a { text-decoration: none; color: black; }
        }
    </style></head><body id="tinymce" class="mce-content-body " data-id="content" contenteditable="true" spellcheck="false"><div class="container"><header><div class="header-main"><h1>Shih-Syuan Huang</h1><p>Hardware Security Engineer</p></div><div class="contact-info"><!-- Address removed as per LaTeX, keeping layout consistent --><div>üìß <a href="mailto:qq.coco01@gmail.com" data-mce-href="mailto:qq.coco01@gmail.com">qq.coco01@gmail.com</a></div></div></header><section id="summary"><h2>Professional Summary</h2><p class="summary-text">Hardware Security Engineer with 10+ years of experience in secure hardware design, cryptographic engines, TRNGs, memory scramblers, and TrustZone-based systems. Proven expertise in designing SDL (Secure Development Lifecycle) and security IPs (AES, SHA, RSA, TRNG, OTP) certified by Netflix, NAGRA, and NIST SP800-22. Skilled in countermeasures against side-channel, timing attacks and threat modeling, as well as ASIC front-end flows (RTL to netlist, ECO).</p></section><section id="skills"><h2>Core Skills</h2><div class="skill-grid"><div class="skill-label">Security</div><div>TRNG, AES/SHA/HMAC/RSA, memory scramblers, SDL, TrustZone/Realm, SMMU/firewall, security boot, HW key ladder, SCA/FI mitigation, Threat Modeling.</div></div><div class="skill-grid"><div class="skill-label">ASIC/Integration</div><div>Verilog, RTL/C co-simulation, Lint, CDC, synthesis/STA, scandump, formal/ECO (~2K gates); AHB/APB/AXI, boot optimization.</div></div></section><section id="experience"><h2>Experience</h2><div class="experience-item"><div class="exp-header">MediaTek2022.6 ‚Äì Present</div><div class="exp-subhead">Technical Manager, Digital Circuit DesignTaipei</div><p style="margin: 5px 0; font-style: italic;" data-mce-style="margin: 5px 0; font-style: italic;">Acting as the Lead Security Architect for flagship ASIC projects.</p><ul><li><strong>Security Architecture Leadership:</strong> Define and review system-level security requirements (Root of Trust, Secure Boot, Debug Policy) for multiple SoC product lines; ensure compliance with industry standards.</li><li><strong>Secure Infrastructure Design:</strong> Architected secure debug subsystems (USB debug class) and bus monitoring modules (DRAM firewall), balancing security with observability.</li><li><strong>Cross-Functional Mentorship:</strong> Mentored junior engineers on customized "scandump" IP design flows, significantly accelerating debug turnaround time. <span class="v-award">üèÜ V-award</span></li></ul></div><div class="experience-item"><div class="exp-header">Chunghwa Telecom2021.12 ‚Äì 2022.6</div><div class="exp-subhead">Senior ResearcherTaipei</div><p>Researched 5G/6G mobile network security architectures and contributed to patent proposals.</p></div><div class="experience-item"><div class="exp-header">MediaTek2020.7 ‚Äì 2021.6</div><div class="exp-subhead">Technical Manager, Digital Circuit DesignHsinchu</div><ul><li><strong>TRNG Innovation:</strong> Designed a high-entropy, process-independent TRNG for DRAM interface scramblers; successfully validated in silicon. <span class="v-award">üèÜ V-award</span></li><li><strong>SoC Security Integration:</strong> Implemented granular access control policies for AHB/APB/AXI buses to isolate secure assets.</li><li><strong>IP Integration:</strong> Led the integration of third-party security processors (HSE), overseeing secure boot flows and key management logic.</li></ul></div><div class="experience-item"><div class="exp-header">North America Intellectual Property Corp.2019.11 ‚Äì 2020.7</div><div class="exp-subhead">Patent EngineerTaipei</div><p>Patent analysis, prior art search, and official action response writing.</p></div><div class="experience-item"><div class="exp-header">Novatek2013 ‚Äì 2019.10</div><div class="exp-subhead">Digital Circuit Design, Senior EngineerHsinchu</div><p><strong>Security IP Design &amp; Integration:</strong></p><ul><li>Enhanced Arm TZC‚Äë380 with TZC‚Äë400 features; implemented Netflix <strong>TZMP2 certification</strong>.</li><li>Developed DRAM/SPI scramblers; passed <strong>NAGRA certification</strong>.</li><li>Designed AES/Multi-2/SHA1/2/HMAC/HKDF/RSA/TRNG (NIST SP800-22); 8051+mailbox key ladder/derivation; HDMI AES 3‚Üí2.</li><li>Implemented countermeasures: atomic AES/DES for fault attacks, constant-time RSA for timing attacks, and early side-channel analysis.</li><li>Reduced boot time by 30% via direct FIFO path to crypto IPs (bypassing DRAM) and gunzip.</li></ul><p><strong>SoC Integration &amp; ASIC Flow:</strong></p><ul><li>Integrated Mali-400/450/G51 (first market Mali-G51 ASIC; Mali-450 5PP+MBIST).</li><li>Handled synthesis, scan insertion, formal check, STA, and manual ECOs (~2K gates in 2 weeks).</li></ul></div><div class="experience-item"><div class="exp-header">MediaTek2010 ‚Äì 2013</div><div class="exp-subhead">Firmware EngineerHsinchu</div><ul><li>Developed 3G modem/RF firmware in <strong>embedded C</strong>; optimized boot time by reordering calibration sequences; shared oscillators (3G+WiFi) for cost savings.</li><li>Implemented fast calibration algorithms and in-house tool interfaces.</li><li>Supported customers with debugging tools ("BlueScreen" mechanism) and SOPs. <span class="v-award">üèÜ V-award</span></li></ul></div></section><section id="education"><h2>Education</h2><div class="edu-item"><strong>M.S. in Electrical and Control Engineering</strong>National Chiao-Tung University | GPA: 4.0 | 2007 ‚Äì 2009</div><div class="edu-item"><strong>B.S. in Electrical and Control Engineering</strong>National Chiao-Tung University | GPA: 3.7 | 2003 ‚Äì 2007</div><div class="edu-item"><strong>B.S. in Applied Mathematics (Second Major)</strong>National Chiao-Tung University | GPA: 3.7 | 2003 ‚Äì 2007</div></section><section id="honors"><h2>Honors &amp; Awards</h2><ul><li>MediaTek <strong>V-Awards</strong> (Team: 2025 Summer/2020 Fall; Customer: 2025 Spring/2012 Fall).</li><li>Academic awards (NCTU: 2004, 2009; SanChung City: 2009); Scholarship (NCTU: 2007).</li></ul></section></div></body></html>