<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1582834155">
  <File Type="BITSTR-BMM" Name="main_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="main_power_routed.rpt"/>
  <File Type="PA-TCL" Name="main.tcl"/>
  <File Type="OPT-DCP" Name="main_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="main_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="main_reports.tcl"/>
  <File Type="OPT-DRC" Name="main_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="main.hwdef"/>
  <File Type="PWROPT-DCP" Name="main_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="main_placed.dcp"/>
  <File Type="PLACE-IO" Name="main_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="main_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="main_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="main_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="main_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="main.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="main_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="main.bin"/>
  <File Type="PHYSOPT-DCP" Name="main_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="main.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="main_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="main_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="main_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="main_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="main_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="main.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="main_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="main.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="main_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="main_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="main.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="main_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="main_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="main_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="main_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="main_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="main_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="main_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="main.vdi"/>
  <File Type="ROUTE-CLK" Name="main_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="main_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="main_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="main_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="main_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="main_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="main.bit"/>
  <File Type="BITSTR-RBT" Name="main.rbt"/>
  <File Type="BITSTR-NKY" Name="main.nky"/>
  <File Type="BG-DRC" Name="main.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/migsdram.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/migsdram.v"/>
        <Attr Name="ImportTime" Val="1575836186"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/wbm2axisp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Desktop/VHDL/emplenar_la_dram_fail/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/imports/imports/rtl/wbm2axisp.v"/>
        <Attr Name="ImportTime" Val="1521525770"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/add_crc32.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Google Drive/ESCOLA_ENX_TELECOMUNICACION/TFM/CODE/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/imports/imports/hdl/add_crc32.vhd"/>
        <Attr Name="ImportTime" Val="1465379954"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/add_preamble.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Google Drive/ESCOLA_ENX_TELECOMUNICACION/TFM/CODE/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/imports/imports/hdl/add_preamble.vhd"/>
        <Attr Name="ImportTime" Val="1465379954"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/add_seq_num.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Google Drive/ESCOLA_ENX_TELECOMUNICACION/TFM/CODE/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/imports/imports/hdl/add_seq_num.vhd"/>
        <Attr Name="ImportTime" Val="1465379954"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/control.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/control.vhd"/>
        <Attr Name="ImportTime" Val="1575908717"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/debouncer.vhd"/>
        <Attr Name="ImportTime" Val="1575571719"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/demux2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/demux2.vhd"/>
        <Attr Name="ImportTime" Val="1575556720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/demux2_32b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/demux2_32b.vhd"/>
        <Attr Name="ImportTime" Val="1575571851"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/dram.vhd"/>
        <Attr Name="ImportTime" Val="1575836068"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dram_control.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/dram_control.vhd"/>
        <Attr Name="ImportTime" Val="1575575929"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/ethernet.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/imports/hdl/ethernet.vhd"/>
        <Attr Name="ImportTime" Val="1574708514"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ethernet_control.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/ethernet_control.vhd"/>
        <Attr Name="ImportTime" Val="1575908233"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/interface.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/interface.vhd"/>
        <Attr Name="ImportTime" Val="1575907930"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/memory.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/memory.vhd"/>
        <Attr Name="ImportTime" Val="1575908428"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/mux2.vhd"/>
        <Attr Name="ImportTime" Val="1574775348"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux2_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/mux2_16b.vhd"/>
        <Attr Name="ImportTime" Val="1574774546"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/nibble_data.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Google Drive/ESCOLA_ENX_TELECOMUNICACION/TFM/CODE/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/imports/imports/hdl/nibble_data.vhd"/>
        <Attr Name="ImportTime" Val="1529411076"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/processing.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/processing.vhd"/>
        <Attr Name="ImportTime" Val="1575905441"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/sd.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/imports/new/sd.vhd"/>
        <Attr Name="ImportTime" Val="1574708416"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sd_control.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/new/sd_control.vhd"/>
        <Attr Name="ImportTime" Val="1575908491"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/main.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ila_0/ila_0.vho">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Google Drive/ESCOLA_ENX_TELECOMUNICACION/TFM/CODE/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/ip/ila_0/ila_0.vho"/>
        <Attr Name="ImportTime" Val="1575065139"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/mig_axis/mig_axis.vho">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Google Drive/ESCOLA_ENX_TELECOMUNICACION/TFM/CODE/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/ip/mig_axis/mig_axis.vho"/>
        <Attr Name="ImportTime" Val="1575065285"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/ip/mig_axis/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Desktop/VHDL/emplenar_la_dram_fail/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.srcs/sources_1/ip/mig_axis/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1528284118"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_axis"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mig_7series/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT/FPGA_BASED_RADAR_ACQUISITION_AND_PREPROCESSING_UNIT.srcs/sources_1/ip/mig_7series/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1575832409"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_7series"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="main"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/ARTY.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/mem_init_files/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Desktop/VHDL/emplenar_la_dram_fail/emplenar_la_dram_fail/emplenar_la_dram/emplenar_la_dram.ip_user_files/mem_init_files/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1528284301"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/ARTY.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="fifo_50_eth"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_ref_81"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_81_50"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_81_eth"/>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mig_7series"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
