{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647522506386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647522506387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 21:08:26 2022 " "Processing started: Thu Mar 17 21:08:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647522506387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647522506387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647522506387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1647522506790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647522506790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_tb " "Found entity 1: lab1_tb" {  } { { "lab1_tb.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_1sec " "Found entity 1: mod_1sec" {  } { { "mod_1sec.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Counter " "Found entity 1: Clock_Counter" {  } { { "Clock_Counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647522515966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647522515966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647522515993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_1sec mod_1sec:u1 " "Elaborating entity \"mod_1sec\" for hierarchy \"mod_1sec:u1\"" {  } { { "lab1.v" "u1" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647522515995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Counter Clock_Counter:u3 " "Elaborating entity \"Clock_Counter\" for hierarchy \"Clock_Counter:u3\"" {  } { { "lab1.v" "u3" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647522515998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter Clock_Counter:u3\|bcd_counter:Generate_BCD_Counters\[0\].instances " "Elaborating entity \"bcd_counter\" for hierarchy \"Clock_Counter:u3\|bcd_counter:Generate_BCD_Counters\[0\].instances\"" {  } { { "Clock_Counter.v" "Generate_BCD_Counters\[0\].instances" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647522515998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect Clock_Counter:u3\|bcd_counter:Generate_BCD_Counters\[0\].instances\|edge_detect:falling_edge " "Elaborating entity \"edge_detect\" for hierarchy \"Clock_Counter:u3\|bcd_counter:Generate_BCD_Counters\[0\].instances\|edge_detect:falling_edge\"" {  } { { "bcd_counter.v" "falling_edge" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647522515999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:digit0 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:digit0\"" {  } { { "lab1.v" "digit0" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647522516004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647522516091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 21:08:36 2022 " "Processing ended: Thu Mar 17 21:08:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647522516091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647522516091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647522516091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647522516091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647522516815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647522517232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647522517238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 21:08:37 2022 " "Processing started: Thu Mar 17 21:08:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647522517238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1647522517238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab1 lab1 " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab1 lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1647522517238 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab1 lab1 " "Quartus(args): --rtl_sim lab1 lab1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1647522517238 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1647522517465 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1647522517562 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1647522517563 ""}
{ "Warning" "0" "" "Warning: File lab1_run_msim_rtl_verilog.do already exists - backing up current file as lab1_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File lab1_run_msim_rtl_verilog.do already exists - backing up current file as lab1_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1647522517637 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Digital_Logic_Design/Pratice/Homework 1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" {  } { { "D:/Digital_Logic_Design/Pratice/Homework 1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" "0" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Digital_Logic_Design/Pratice/Homework 1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1647522517649 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1647522517651 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1647522517653 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1647522517654 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Digital_Logic_Design/Pratice/Homework 1/lab1_nativelink_simulation.rpt" {  } { { "D:/Digital_Logic_Design/Pratice/Homework 1/lab1_nativelink_simulation.rpt" "0" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Digital_Logic_Design/Pratice/Homework 1/lab1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1647522517654 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1647522517654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647522517655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 21:08:37 2022 " "Processing ended: Thu Mar 17 21:08:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647522517655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647522517655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647522517655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1647522517655 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1647522533989 ""}
