{
  "design": {
    "design_info": {
      "boundary_crc": "0x6B9D0BB18DF43FBA",
      "device": "xc7a100tfgg484-2",
      "name": "UFBmod_Decoder",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Singular",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "FFT_rx09_chXX_to_Decoder": {
        "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks": "",
        "xlconstant_val1_len1": "",
        "FFT_rx_rf09_chXX_rowsum_c_accum_1clk": "",
        "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks": "",
        "xlconstant_val256x32_len16": "",
        "xlconstant_val0_len1": "",
        "xlconstant_val0_len16": "",
        "FFT_rx_rf09_chXX_noise_xlslice_18to0": "",
        "FFT_rx_rf09_chXX_noise_c_shift_ram_0": "",
        "FFT_rx_rf09_chXX_to_Decoder_FSM": "",
        "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks": ""
      },
      "UFBmod_rx09_chXX_Decoder": {
        "decoder_rx09_chXX_artemis_blk_mem_gen_2clks": "",
        "decoder_rx09_chXX_artemis_mult_gen_4clks": "",
        "decoder_rx09_chXX_msg_blk_mem_gen_2clks": "",
        "UFBmod_rx09_chXX_Decoder_FSM": ""
      },
      "Decoder_rx09_to_FIFO": {
        "Decoder_rx09_to_FIFO_FSM": ""
      }
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_100MHz"
          },
          "CLK_DOMAIN": {
            "value": "UFBmod_Decoder_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "TRX_dds_tx_rf09_ptt": {
        "direction": "I"
      },
      "TRX_decoder_rx_rf09_chXX_active": {
        "direction": "O"
      },
      "TRX_decoder_rx_rf09_chXX_noise": {
        "direction": "O",
        "left": "18",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 19}",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_decoder_rx_rf09_chXX_sql_open": {
        "direction": "O"
      },
      "TRX_decoder_rx_rf09_chXX_squelch_lvl": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_post_fft_rx_rf09_mem_a_EoT": {
        "direction": "I"
      },
      "TRX_post_fft_rx_rf09_mem_a_addr": {
        "direction": "I",
        "left": "41",
        "right": "0"
      },
      "TRX_post_fft_rx_rf09_chXX_mem_b_dout": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "reset_100MHz": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "TRX_decoder_rx_rf09_chXX_strength": {
        "type": "data",
        "direction": "O",
        "left": "18",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_decoder_rx_rf09_chXX_center_pos": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_pushdata_rx_rf09_chXX_din": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_pushdata_rx_rf09_chXX_wr_en": {
        "direction": "O"
      },
      "TRX_post_fft_rx_rf09_chXX_mem_b_addr": {
        "type": "data",
        "direction": "O",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_pushdata_rx_rf09_chXX_req": {
        "direction": "O"
      },
      "TRX_pushdata_rx_rf09_chXX_grant": {
        "direction": "I"
      },
      "TRX_channel_rx_rf09_id": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_decoder_rx_rf09_chXX_SoM_frameCtr": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "FFT_rx09_chXX_to_Decoder": {
        "ports": {
          "clk_100MHz": {
            "type": "clk",
            "direction": "I"
          },
          "reset_100MHz": {
            "type": "rst",
            "direction": "I"
          },
          "TRX_post_rx_rf09_chXX_mem_a_EoT": {
            "direction": "I"
          },
          "TRX_post_rx_rf09_chXX_mem_a_addr": {
            "direction": "I",
            "left": "41",
            "right": "0"
          },
          "TRX_post_rx_rf09_chXX_mem_b_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "TRX_post_rx_rf09_chXX_mem_b_dout": {
            "type": "data",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRX_fft_rx_rf09_frame_avail_ctr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_signal_bins_rx_rf09_chXX_blk_mem_gen_0_doutb": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_signal_bins_rx_rf09_chXX_blk_mem_gen_0_addrb": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "TRX_fft_rx_rf09_chXX_noise": {
            "direction": "O",
            "left": "18",
            "right": "0"
          },
          "TRX_channel_rx_rf09_id": {
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        },
        "components": {
          "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Disable_Collision_Warnings": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Operating_Mode_B": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "16"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "2048"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "xlconstant_val1_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_Decoder_xlconstant_val1_len1_0"
          },
          "FFT_rx_rf09_chXX_rowsum_c_accum_1clk": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "CE": {
                "value": "true"
              },
              "Implementation": {
                "value": "DSP48"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "16"
              },
              "Output_Width": {
                "value": "32"
              },
              "SCLR": {
                "value": "true"
              }
            }
          },
          "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0",
            "parameters": {
              "ClockEnable": {
                "value": "true"
              },
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OptGoal": {
                "value": "Speed"
              },
              "OutputWidthHigh": {
                "value": "31"
              },
              "OutputWidthLow": {
                "value": "16"
              },
              "PipeStages": {
                "value": "4"
              },
              "PortAType": {
                "value": "Unsigned"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBType": {
                "value": "Unsigned"
              },
              "PortBWidth": {
                "value": "32"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "xlconstant_val256x32_len16": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_Decoder_xlconstant_val256x32_len16_0",
            "parameters": {
              "CONST_VAL": {
                "value": "8192"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_val0_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_Decoder_xlconstant_val0_len1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconstant_val0_len16": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_Decoder_xlconstant_val0_len16_0",
            "parameters": {
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "FFT_rx_rf09_chXX_noise_xlslice_18to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "18"
              },
              "DOUT_WIDTH": {
                "value": "19"
              }
            }
          },
          "FFT_rx_rf09_chXX_noise_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000000000000000000"
              },
              "CE": {
                "value": "true"
              },
              "DefaultData": {
                "value": "0000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "19"
              }
            }
          },
          "FFT_rx_rf09_chXX_to_Decoder_FSM": {
            "vlnv": "xilinx.com:module_ref:FFT_rx09_to_Decoder_FSM:1.0",
            "xci_name": "UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FFT_rx09_to_Decoder_FSM",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_100MHz": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "UFBmod_Decoder_clk_100MHz",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_100MHz": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "user_prop"
                  }
                }
              },
              "TRX_channel_rx_rf09_id": {
                "direction": "I",
                "left": "2",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "TRX_post_fft_rx_rf09_mem_a_EoT": {
                "direction": "I"
              },
              "TRX_post_fft_rx_rf09_mem_a_addr": {
                "direction": "I",
                "left": "41",
                "right": "0"
              },
              "TRX_post_fft_rx_rf09_chXX_mem_b_addr": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "TRX_post_fft_rx_rf09_chXX_mem_b_dout": {
                "direction": "I",
                "left": "15",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "fft_rx09_chXX_rowsum_accum_sclr": {
                "direction": "O"
              },
              "fft_rx09_chXX_rowsum_accum_ce": {
                "direction": "O"
              },
              "fft_rx09_chXX_averaging_factor_div_aclken": {
                "direction": "O"
              },
              "fft_rx09_chXX_averaging_factor_div_dout_tvalid": {
                "direction": "I"
              },
              "fft_rx09_chXX_averaging_factor_div_divisor_tvalid": {
                "direction": "O"
              },
              "fft_rx09_chXX_signal_correction_mult_ce": {
                "direction": "O"
              },
              "fft_rx09_chXX_signal_correction_mult_ina": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "fft_rx09_chXX_signal_correction_mult_prod": {
                "direction": "I",
                "left": "15",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 16}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "fft_rx09_chXX_signal_bins_mem_addra": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "fft_rx09_chXX_signal_bins_mem_dina": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "fft_rx09_chXX_signal_bins_mem_douta": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "fft_rx09_chXX_signal_bins_mem_wea": {
                "direction": "O"
              },
              "fft_rx09_chXX_frame_avail_ctr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks": {
            "vlnv": "xilinx.com:ip:div_gen:5.1",
            "xci_name": "UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0",
            "parameters": {
              "ACLKEN": {
                "value": "true"
              },
              "FlowControl": {
                "value": "Blocking"
              },
              "OptimizeGoal": {
                "value": "Resources"
              },
              "algorithm_type": {
                "value": "Radix2"
              },
              "clocks_per_division": {
                "value": "1"
              },
              "divide_by_zero_detect": {
                "value": "true"
              },
              "dividend_and_quotient_width": {
                "value": "16"
              },
              "divisor_width": {
                "value": "32"
              },
              "fractional_width": {
                "value": "16"
              },
              "latency": {
                "value": "35"
              },
              "latency_configuration": {
                "value": "Automatic"
              },
              "operand_sign": {
                "value": "Unsigned"
              },
              "remainder_type": {
                "value": "Fractional"
              }
            }
          }
        },
        "nets": {
          "clk_100MHz_0": {
            "ports": [
              "clk_100MHz",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/clkb",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/clka",
              "FFT_rx_rf09_chXX_rowsum_c_accum_1clk/CLK",
              "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks/CLK",
              "FFT_rx_rf09_chXX_noise_c_shift_ram_0/CLK",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/clk_100MHz",
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/aclk"
            ]
          },
          "fft_rx09_chXX_signal_bins_blk_mem_gen_0_doutb_0": {
            "ports": [
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/doutb",
              "TRX_signal_bins_rx_rf09_chXX_blk_mem_gen_0_doutb"
            ]
          },
          "TRX_fft_rx09_chXX_signal_bins_blk_mem_gen_0_addrb_0": {
            "ports": [
              "TRX_signal_bins_rx_rf09_chXX_blk_mem_gen_0_addrb",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/addrb"
            ]
          },
          "TRX_post_fft_rx09_mem_a_EoT_0": {
            "ports": [
              "TRX_post_rx_rf09_chXX_mem_a_EoT",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/TRX_post_fft_rx_rf09_mem_a_EoT"
            ]
          },
          "fft_rx09_chXX_signal_bins_blk_mem_gen_0_dina_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_bins_mem_dina",
              "FFT_rx_rf09_chXX_rowsum_c_accum_1clk/B",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/dina"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_dout_tdata_0": {
            "ports": [
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/m_axis_dout_tdata",
              "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks/B"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_divisor_tdata_0": {
            "ports": [
              "FFT_rx_rf09_chXX_rowsum_c_accum_1clk/Q",
              "FFT_rx_rf09_chXX_noise_xlslice_18to0/Din",
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/s_axis_divisor_tdata"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_dividend_tdata_0": {
            "ports": [
              "xlconstant_val256x32_len16/dout",
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/s_axis_dividend_tdata"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_dividend_tvalid_0": {
            "ports": [
              "xlconstant_val1_len1/dout",
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/s_axis_dividend_tvalid"
            ]
          },
          "xlconstant_val0_len1_dout_0": {
            "ports": [
              "xlconstant_val0_len1/dout",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/web"
            ]
          },
          "xlconstant_val0_len16_dout_0": {
            "ports": [
              "xlconstant_val0_len16/dout",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/dinb"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_dout_tvalid_0": {
            "ports": [
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/m_axis_dout_tvalid",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_averaging_factor_div_dout_tvalid"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_divisor_tvalid_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_averaging_factor_div_divisor_tvalid",
              "FFT_rx_rf09_chXX_noise_c_shift_ram_0/CE",
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/s_axis_divisor_tvalid"
            ]
          },
          "fft_rx09_chXX_noise_xlslice_18to0_Dout_0": {
            "ports": [
              "FFT_rx_rf09_chXX_noise_xlslice_18to0/Dout",
              "FFT_rx_rf09_chXX_noise_c_shift_ram_0/D"
            ]
          },
          "fft_rx09_chXX_noise_c_shift_ram_Q_0": {
            "ports": [
              "FFT_rx_rf09_chXX_noise_c_shift_ram_0/Q",
              "TRX_fft_rx_rf09_chXX_noise"
            ]
          },
          "reset_100MHz_0": {
            "ports": [
              "reset_100MHz",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/reset_100MHz"
            ]
          },
          "fft_rx09_chXX_averaging_factor_div_aclken_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_averaging_factor_div_aclken",
              "FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks/aclken"
            ]
          },
          "fft_rx09_chXX_signal_correction_mult_ce_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_correction_mult_ce",
              "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks/CE"
            ]
          },
          "fft_rx09_chXX_signal_correction_mult_ina_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_correction_mult_ina",
              "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks/A"
            ]
          },
          "fft_rx09_chXX_rowsum_accum_sclr_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_rowsum_accum_sclr",
              "FFT_rx_rf09_chXX_rowsum_c_accum_1clk/SCLR"
            ]
          },
          "fft_rx09_chXX_rowsum_accum_ce_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_rowsum_accum_ce",
              "FFT_rx_rf09_chXX_rowsum_c_accum_1clk/CE"
            ]
          },
          "fft_rx09_chXX_signal_bins_mem_addra_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_bins_mem_addra",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/addra"
            ]
          },
          "fft_rx09_chXX_signal_bins_mem_wea_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_bins_mem_wea",
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/wea"
            ]
          },
          "fft_rx09_chXX_frame_avail_ctr_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_frame_avail_ctr",
              "TRX_fft_rx_rf09_frame_avail_ctr"
            ]
          },
          "fft_rx09_chXX_signal_correction_mult_gen_4clks_P_0": {
            "ports": [
              "FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks/P",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_correction_mult_prod"
            ]
          },
          "fft_rx09_chXX_signal_bins_blk_mem_gen_2clks_douta_0": {
            "ports": [
              "FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks/douta",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/fft_rx09_chXX_signal_bins_mem_douta"
            ]
          },
          "TRX_post_rx_rf09_chXX_mem_a_addr_1": {
            "ports": [
              "TRX_post_rx_rf09_chXX_mem_a_addr",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/TRX_post_fft_rx_rf09_mem_a_addr"
            ]
          },
          "TRX_post_rx_rf09_chXX_mem_b_dout_1": {
            "ports": [
              "TRX_post_rx_rf09_chXX_mem_b_dout",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/TRX_post_fft_rx_rf09_chXX_mem_b_dout"
            ]
          },
          "TRX_post_fft_rx_rf09_chXX_mem_b_addr_0": {
            "ports": [
              "FFT_rx_rf09_chXX_to_Decoder_FSM/TRX_post_fft_rx_rf09_chXX_mem_b_addr",
              "TRX_post_rx_rf09_chXX_mem_b_addr"
            ]
          },
          "TRX_channel_rx_rf09_id_1": {
            "ports": [
              "TRX_channel_rx_rf09_id",
              "FFT_rx_rf09_chXX_to_Decoder_FSM/TRX_channel_rx_rf09_id"
            ]
          }
        }
      },
      "UFBmod_rx09_chXX_Decoder": {
        "ports": {
          "reset_100MHz": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100MHz": {
            "type": "clk",
            "direction": "I"
          },
          "TRX_decoder_fft_frame_avail_ctr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_doutb": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_addrb": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_squelch_lvl": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_accepted": {
            "direction": "I"
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_handshake": {
            "direction": "O"
          },
          "TRX_decoder_rx_rf09_chXX_SoM_frameCtr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_dds_tx_rf09_ptt": {
            "direction": "I"
          },
          "TRX_decoder_rx_rf09_chXX_sql_open": {
            "direction": "O"
          },
          "TRX_decoder_rx_rf09_chXX_active": {
            "direction": "O"
          },
          "TRX_decoder_rx_rf09_chXX_strength": {
            "direction": "O",
            "left": "18",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_center_pos": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_dout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_noise": {
            "direction": "I",
            "left": "18",
            "right": "0"
          }
        },
        "components": {
          "decoder_rx09_chXX_artemis_blk_mem_gen_2clks": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0",
            "parameters": {
              "Algorithm": {
                "value": "Minimum_Area"
              },
              "Disable_Collision_Warnings": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "true"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Read_Width_A": {
                "value": "16"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "256"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "decoder_rx09_chXX_artemis_mult_gen_4clks": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0",
            "parameters": {
              "ClockEnable": {
                "value": "true"
              },
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OutputWidthHigh": {
                "value": "39"
              },
              "OutputWidthLow": {
                "value": "8"
              },
              "PortAType": {
                "value": "Unsigned"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBType": {
                "value": "Unsigned"
              },
              "PortBWidth": {
                "value": "32"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "decoder_rx09_chXX_msg_blk_mem_gen_2clks": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_Decoder_blk_mem_gen_0_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Disable_Collision_Warnings": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "8"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "256"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "Write_Width_B": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "UFBmod_rx09_chXX_Decoder_FSM": {
            "vlnv": "xilinx.com:module_ref:UFBmod_rx09_Decoder_FSM:1.0",
            "xci_name": "UFBmod_Decoder_UFBmod_rx09_Decoder_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UFBmod_rx09_Decoder_FSM",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_100MHz": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "UFBmod_Decoder_clk_100MHz",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_100MHz": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "user_prop"
                  }
                }
              },
              "decoder_fft_frame_avail_ctr": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "decoder_rx09_chXX_signal_bins_mem_addrb": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "decoder_rx09_chXX_signal_bins_mem_datab": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TRX_dds_tx_rf09_ptt": {
                "direction": "I"
              },
              "TRX_decoder_rx_rf09_chXX_squelch_lvl": {
                "direction": "I",
                "left": "15",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "decoder_rx09_chXX_artemis_mult_ce": {
                "direction": "O"
              },
              "decoder_rx09_chXX_artemis_mult_ina": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "decoder_rx09_chXX_artemis_mult_inb": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "decoder_rx09_chXX_artemis_mult_outp": {
                "direction": "I",
                "left": "31",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 32}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "decoder_rx09_chXX_artemis_mem_wea": {
                "direction": "O"
              },
              "decoder_rx09_chXX_artemis_mem_addra": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "decoder_rx09_chXX_artemis_mem_dina": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "decoder_rx09_chXX_artemis_mem_douta": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TRX_decoder_rx_rf09_chXX_center_pos": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TRX_decoder_rx_rf09_chXX_strength": {
                "direction": "O",
                "left": "18",
                "right": "0"
              },
              "TRX_decoder_rx_rf09_chXX_noise": {
                "direction": "I",
                "left": "18",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 19}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "TRX_decoder_rx09_chXX_SoM_frameCtr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRX_decoder_rx_rf09_chXX_sql_open": {
                "direction": "O"
              },
              "TRX_decoder_rx_rf09_chXX_active": {
                "direction": "O"
              },
              "decoder_rx09_chXX_msg_mem_a_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "decoder_rx09_chXX_msg_mem_a_we": {
                "direction": "O"
              },
              "decoder_rx09_chXX_msg_mem_a_din": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "decoder_rx09_chXX_FIFO_handshake": {
                "direction": "O"
              },
              "decoder_rx09_chXX_FIFO_accepted": {
                "direction": "I"
              }
            }
          }
        },
        "nets": {
          "reset_100MHz_1": {
            "ports": [
              "reset_100MHz",
              "UFBmod_rx09_chXX_Decoder_FSM/reset_100MHz"
            ]
          },
          "clk_100MHz_1": {
            "ports": [
              "clk_100MHz",
              "decoder_rx09_chXX_artemis_blk_mem_gen_2clks/clka",
              "decoder_rx09_chXX_artemis_mult_gen_4clks/CLK",
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/clka",
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/clkb",
              "UFBmod_rx09_chXX_Decoder_FSM/clk_100MHz"
            ]
          },
          "TRX_decoder_fft_frame_avail_ctr_1": {
            "ports": [
              "TRX_decoder_fft_frame_avail_ctr",
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_fft_frame_avail_ctr"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_accepted_1": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_FIFO_accepted",
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_FIFO_accepted"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_addrb_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_signal_bins_mem_addrb",
              "TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_addrb"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_SoM_frameCtr_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx09_chXX_SoM_frameCtr",
              "TRX_decoder_rx_rf09_chXX_SoM_frameCtr"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_sql_open_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx_rf09_chXX_sql_open",
              "TRX_decoder_rx_rf09_chXX_sql_open"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_active_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx_rf09_chXX_active",
              "TRX_decoder_rx_rf09_chXX_active"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_handshake_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_FIFO_handshake",
              "TRX_decoder_rx_rf09_chXX_FIFO_handshake"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_doutb_1": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_doutb",
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_signal_bins_mem_datab"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_artemis_blk_mem_gen_0_douta_1": {
            "ports": [
              "decoder_rx09_chXX_artemis_blk_mem_gen_2clks/douta",
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mem_douta"
            ]
          },
          "TRX_decoder_artemis_rx_rf09_chXX_mem_wea_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mem_wea",
              "decoder_rx09_chXX_artemis_blk_mem_gen_2clks/wea"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_artemis_mem_addra_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mem_addra",
              "decoder_rx09_chXX_artemis_blk_mem_gen_2clks/addra"
            ]
          },
          "TRX_decoder_artemis_rx_rf09_chXX_mem_dina_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mem_dina",
              "decoder_rx09_chXX_artemis_blk_mem_gen_2clks/dina"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_artemis_mult_gen_4clks_P_1": {
            "ports": [
              "decoder_rx09_chXX_artemis_mult_gen_4clks/P",
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mult_outp"
            ]
          },
          "TRX_decoder_artemis_rx_rf09_chXX_mult_ce_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mult_ce",
              "decoder_rx09_chXX_artemis_mult_gen_4clks/CE"
            ]
          },
          "TRX_decoder_artemis_rx_rf09_chXX_mult_ina_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mult_ina",
              "decoder_rx09_chXX_artemis_mult_gen_4clks/A"
            ]
          },
          "TRX_decoder_artemis_rx_rf09_chXX_mult_inb_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_artemis_mult_inb",
              "decoder_rx09_chXX_artemis_mult_gen_4clks/B"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_strength_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx_rf09_chXX_strength",
              "TRX_decoder_rx_rf09_chXX_strength"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_center_pos_1": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx_rf09_chXX_center_pos",
              "TRX_decoder_rx_rf09_chXX_center_pos"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_a_addr_0": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_msg_mem_a_addr",
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/addra"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_a_we_0": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_msg_mem_a_we",
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/wea"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_a_din_0": {
            "ports": [
              "UFBmod_rx09_chXX_Decoder_FSM/decoder_rx09_chXX_msg_mem_a_din",
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/dina"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_blk_mem_gen_2clks_doutb_1": {
            "ports": [
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/doutb",
              "TRX_decoder_rx_rf09_chXX_msg_mem_b_dout"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_addr_1": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_msg_mem_b_addr",
              "decoder_rx09_chXX_msg_blk_mem_gen_2clks/addrb"
            ]
          },
          "TRX_dds_tx_rf09_ptt_1": {
            "ports": [
              "TRX_dds_tx_rf09_ptt",
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_dds_tx_rf09_ptt"
            ]
          },
          "TRX_decoder_rx_rf09_ch00_squelch_lvl_1": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_squelch_lvl",
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx_rf09_chXX_squelch_lvl"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_noise_1": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_noise",
              "UFBmod_rx09_chXX_Decoder_FSM/TRX_decoder_rx_rf09_chXX_noise"
            ]
          }
        }
      },
      "Decoder_rx09_to_FIFO": {
        "ports": {
          "clk_100MHz": {
            "direction": "I"
          },
          "reset_100MHz": {
            "type": "rst",
            "direction": "I"
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_accepted": {
            "direction": "O"
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_handshake": {
            "direction": "I"
          },
          "TRX_pushdata_rx_rf09_chXX_din": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRX_pushdata_rx_rf09_chXX_wr_en": {
            "direction": "O"
          },
          "TRX_pushdata_rx_rf09_chXX_req": {
            "direction": "O"
          },
          "TRX_pushdata_rx_rf09_chXX_grant": {
            "direction": "I"
          }
        },
        "components": {
          "Decoder_rx09_to_FIFO_FSM": {
            "vlnv": "xilinx.com:module_ref:Decoder_rx09_to_FIFO_FSM:1.0",
            "xci_name": "UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Decoder_rx09_to_FIFO_FSM",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_100MHz": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "UFBmod_Decoder_clk_100MHz",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_100MHz": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "user_prop"
                  }
                }
              },
              "decoder_rx09_chXX_msg_mem_b_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "decoder_rx09_chXX_msg_mem_b_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "decoder_rx09_chXX_FIFO_handshake": {
                "direction": "I"
              },
              "decoder_rx09_chXX_FIFO_accepted": {
                "direction": "O"
              },
              "TRX_pushdata_rx_rf09_chXX_req": {
                "direction": "O"
              },
              "TRX_pushdata_rx_rf09_chXX_grant": {
                "direction": "I"
              },
              "TRX_pushdata_rx_rf09_chXX_wr_en": {
                "direction": "O"
              },
              "TRX_pushdata_rx_rf09_chXX_din": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100MHz_0": {
            "ports": [
              "clk_100MHz",
              "Decoder_rx09_to_FIFO_FSM/clk_100MHz"
            ]
          },
          "reset_100MHz_0": {
            "ports": [
              "reset_100MHz",
              "Decoder_rx09_to_FIFO_FSM/reset_100MHz"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_addr_0": {
            "ports": [
              "Decoder_rx09_to_FIFO_FSM/decoder_rx09_chXX_msg_mem_b_addr",
              "TRX_decoder_rx_rf09_chXX_msg_mem_b_addr"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_accepted_0": {
            "ports": [
              "Decoder_rx09_to_FIFO_FSM/decoder_rx09_chXX_FIFO_accepted",
              "TRX_decoder_rx_rf09_chXX_FIFO_accepted"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_FIFO_handshake_0": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_FIFO_handshake",
              "Decoder_rx09_to_FIFO_FSM/decoder_rx09_chXX_FIFO_handshake"
            ]
          },
          "TRX_pushdata_rx_rf09_chXX_din_0": {
            "ports": [
              "Decoder_rx09_to_FIFO_FSM/TRX_pushdata_rx_rf09_chXX_din",
              "TRX_pushdata_rx_rf09_chXX_din"
            ]
          },
          "TRX_pushdata_rx_rf09_chXX_wr_en_0": {
            "ports": [
              "Decoder_rx09_to_FIFO_FSM/TRX_pushdata_rx_rf09_chXX_wr_en",
              "TRX_pushdata_rx_rf09_chXX_wr_en"
            ]
          },
          "TRX_decoder_rx_rf09_chXX_msg_mem_b_dout_0": {
            "ports": [
              "TRX_decoder_rx_rf09_chXX_msg_mem_b_din",
              "Decoder_rx09_to_FIFO_FSM/decoder_rx09_chXX_msg_mem_b_din"
            ]
          },
          "TRX_pushdata_rx_rf09_chXX_req_2": {
            "ports": [
              "Decoder_rx09_to_FIFO_FSM/TRX_pushdata_rx_rf09_chXX_req",
              "TRX_pushdata_rx_rf09_chXX_req"
            ]
          },
          "TRX_pushdata_rx_rf09_chXX_grant_2": {
            "ports": [
              "TRX_pushdata_rx_rf09_chXX_grant",
              "Decoder_rx09_to_FIFO_FSM/TRX_pushdata_rx_rf09_chXX_grant"
            ]
          }
        }
      }
    },
    "nets": {
      "TRX_decoder_rx09_chXX_noise_0": {
        "ports": [
          "FFT_rx09_chXX_to_Decoder/TRX_fft_rx_rf09_chXX_noise",
          "TRX_decoder_rx_rf09_chXX_noise",
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_noise"
        ]
      },
      "clk_100MHz_0": {
        "ports": [
          "clk_100MHz",
          "FFT_rx09_chXX_to_Decoder/clk_100MHz",
          "UFBmod_rx09_chXX_Decoder/clk_100MHz",
          "Decoder_rx09_to_FIFO/clk_100MHz"
        ]
      },
      "TRX_dds_tx_rf09_ptt_0": {
        "ports": [
          "TRX_dds_tx_rf09_ptt",
          "UFBmod_rx09_chXX_Decoder/TRX_dds_tx_rf09_ptt"
        ]
      },
      "TRX_decoder_fft_frame_avail_ctr_0": {
        "ports": [
          "FFT_rx09_chXX_to_Decoder/TRX_fft_rx_rf09_frame_avail_ctr",
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_fft_frame_avail_ctr"
        ]
      },
      "TRX_decoder_rx09_chXX_active_0": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_active",
          "TRX_decoder_rx_rf09_chXX_active"
        ]
      },
      "TRX_decoder_rx09_chXX_sql_open_0": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_sql_open",
          "TRX_decoder_rx_rf09_chXX_sql_open"
        ]
      },
      "TRX_decoder_rx09_chXX_squelch_lvl_1": {
        "ports": [
          "TRX_decoder_rx_rf09_chXX_squelch_lvl",
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_squelch_lvl"
        ]
      },
      "TRX_post_fft_rx09_mem_a_EoT_0": {
        "ports": [
          "TRX_post_fft_rx_rf09_mem_a_EoT",
          "FFT_rx09_chXX_to_Decoder/TRX_post_rx_rf09_chXX_mem_a_EoT"
        ]
      },
      "TRX_post_fft_rx09_mem_a_addr_0": {
        "ports": [
          "TRX_post_fft_rx_rf09_mem_a_addr",
          "FFT_rx09_chXX_to_Decoder/TRX_post_rx_rf09_chXX_mem_a_addr"
        ]
      },
      "TRX_post_fft_rx09_chXX_mem_b_dout_0": {
        "ports": [
          "TRX_post_fft_rx_rf09_chXX_mem_b_dout",
          "FFT_rx09_chXX_to_Decoder/TRX_post_rx_rf09_chXX_mem_b_dout"
        ]
      },
      "reset_100MHz_0": {
        "ports": [
          "reset_100MHz",
          "FFT_rx09_chXX_to_Decoder/reset_100MHz",
          "UFBmod_rx09_chXX_Decoder/reset_100MHz",
          "Decoder_rx09_to_FIFO/reset_100MHz"
        ]
      },
      "TRX_fft_rx09_chXX_signal_bins_blk_mem_gen_0_addrb_1": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_addrb",
          "FFT_rx09_chXX_to_Decoder/TRX_signal_bins_rx_rf09_chXX_blk_mem_gen_0_addrb"
        ]
      },
      "TRX_decoder_rx09_chXX_signal_bins_blk_mem_gen_0_doutb_0": {
        "ports": [
          "FFT_rx09_chXX_to_Decoder/TRX_signal_bins_rx_rf09_chXX_blk_mem_gen_0_doutb",
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_signal_bins_blk_mem_gen_0_doutb"
        ]
      },
      "TRX_decoder_rx09_chXX_strength_0": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_strength",
          "TRX_decoder_rx_rf09_chXX_strength"
        ]
      },
      "TRX_decoder_rx09_chXX_center_pos_0": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_center_pos",
          "TRX_decoder_rx_rf09_chXX_center_pos"
        ]
      },
      "TRX_decoder_rx09_chXX_msg_mem_b_dout_0": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_msg_mem_b_dout",
          "Decoder_rx09_to_FIFO/TRX_decoder_rx_rf09_chXX_msg_mem_b_din"
        ]
      },
      "TRX_decoder_rx09_chXX_msg_mem_b_addr_1": {
        "ports": [
          "Decoder_rx09_to_FIFO/TRX_decoder_rx_rf09_chXX_msg_mem_b_addr",
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_msg_mem_b_addr"
        ]
      },
      "TRX_decoder_rx09_chXX_FIFO_accepted_1": {
        "ports": [
          "Decoder_rx09_to_FIFO/TRX_decoder_rx_rf09_chXX_FIFO_accepted",
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_FIFO_accepted"
        ]
      },
      "TRX_decoder_rx09_chXX_FIFO_handshake_0": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_FIFO_handshake",
          "Decoder_rx09_to_FIFO/TRX_decoder_rx_rf09_chXX_FIFO_handshake"
        ]
      },
      "TRX_pushdata_rx_rf09_chXX_din_0": {
        "ports": [
          "Decoder_rx09_to_FIFO/TRX_pushdata_rx_rf09_chXX_din",
          "TRX_pushdata_rx_rf09_chXX_din"
        ]
      },
      "TRX_pushdata_rx_rf09_chXX_wr_en_0": {
        "ports": [
          "Decoder_rx09_to_FIFO/TRX_pushdata_rx_rf09_chXX_wr_en",
          "TRX_pushdata_rx_rf09_chXX_wr_en"
        ]
      },
      "TRX_post_fft_rx09_chXX_mem_b_addr_0": {
        "ports": [
          "FFT_rx09_chXX_to_Decoder/TRX_post_rx_rf09_chXX_mem_b_addr",
          "TRX_post_fft_rx_rf09_chXX_mem_b_addr"
        ]
      },
      "TRX_pushdata_rx_rf09_chXX_req_2": {
        "ports": [
          "Decoder_rx09_to_FIFO/TRX_pushdata_rx_rf09_chXX_req",
          "TRX_pushdata_rx_rf09_chXX_req"
        ]
      },
      "TRX_pushdata_rx_rf09_chXX_grant_2": {
        "ports": [
          "TRX_pushdata_rx_rf09_chXX_grant",
          "Decoder_rx09_to_FIFO/TRX_pushdata_rx_rf09_chXX_grant"
        ]
      },
      "TRX_channel_rx_rf09_id_1": {
        "ports": [
          "TRX_channel_rx_rf09_id",
          "FFT_rx09_chXX_to_Decoder/TRX_channel_rx_rf09_id"
        ]
      },
      "UFBmod_rx09_chXX_Decoder_TRX_decoder_rx_rf09_chXX_SoM_frameCtr": {
        "ports": [
          "UFBmod_rx09_chXX_Decoder/TRX_decoder_rx_rf09_chXX_SoM_frameCtr",
          "TRX_decoder_rx_rf09_chXX_SoM_frameCtr"
        ]
      }
    }
  }
}