0.7
2020.2
May 22 2024
19:03:11
C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.srcs/sim_1/new/d_latch_tb.v,1726818800,verilog,,,,d_latch_tb,,,,,,,,
C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.srcs/sim_1/new/sr_latch_tb.v,1726818952,verilog,,,,sr_latch_tb,,,,,,,,
C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.srcs/sources_1/new/d_latch.v,1726818686,verilog,,C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.srcs/sources_1/new/sr_latch.v,,d_latch,,,,,,,,
C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.srcs/sources_1/new/sr_latch.v,1726819249,verilog,,C:/Users/wheel/vhdl_prac/arch_proj/arch_proj.srcs/sim_1/new/d_latch_tb.v,,sr_latch,,,,,,,,
