{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79961,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00038866,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000291922,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.24983e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000291922,
	"finish__design__instance__count__class:buffer": 38,
	"finish__design__instance__area__class:buffer": 386.621,
	"finish__design__instance__count__class:clock_buffer": 23,
	"finish__design__instance__area__class:clock_buffer": 477.958,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 138.883,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 11.2608,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 100.096,
	"finish__design__instance__count__class:sequential_cell": 150,
	"finish__design__instance__area__class:sequential_cell": 3753.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 426,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3809.9,
	"finish__design__instance__count": 670,
	"finish__design__instance__area": 8678.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.00231,
	"finish__clock__skew__setup": 0.00573905,
	"finish__clock__skew__hold": 0.00573905,
	"finish__timing__drv__max_slew_limit": 0.448001,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.766944,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00278528,
	"finish__power__switching__total": 0.00108586,
	"finish__power__leakage__total": 3.51707e-09,
	"finish__power__total": 0.00387115,
	"finish__design__io": 30,
	"finish__design__die__area": 14555.2,
	"finish__design__core__area": 13505.5,
	"finish__design__instance__count": 846,
	"finish__design__instance__area": 8898.53,
	"finish__design__instance__count__stdcell": 846,
	"finish__design__instance__area__stdcell": 8898.53,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.658885,
	"finish__design__instance__utilization__stdcell": 0.658885,
	"finish__design__rows": 42,
	"finish__design__rows:unithd": 42,
	"finish__design__sites": 10794,
	"finish__design__sites:unithd": 10794,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}