\hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h}{}\doxysection{EF\+\_\+\+PSRAM\+\_\+\+CTRL.\+h File Reference}
\label{_e_f___p_s_r_a_m___c_t_r_l_8h}\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}


C header file for TMR32 APIs which contains the function prototypes.  


{\ttfamily \#include \char`\"{}EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+regs.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}EF\+\_\+\+Driver\+\_\+\+Common.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}}~0x00000000
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a7b5f413634f857d2462abd05de999d2b}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+RD\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800100)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a726f3c8a19f68c6d21e110641f4ead68}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+WR\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800200)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a8861c98b936f37ff9cbe3e45320828f1}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+EQPI\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800400)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a6384c14635872d67b3adf869f0b9d12d}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+XQPI\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800800)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a5a68b93396e96e1d500219be2fb10f7e}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+WAIT\+\_\+\+STATES\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00801000)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a7d71c1ca5b545bde458a6769518ce4da}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+MODE\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00802000)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a5cf3ca8c52b1f5a2f258e3be02fccd3e}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+ENTER\+\_\+\+QPI\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00804000)
\item 
\#define \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a79559ad63927b2658c434bf72683664f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+EXIT\+\_\+\+QPI\+\_\+\+REG\+\_\+\+ADDR}}~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00808000)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a9e5c88b0434806e822bd95f84d618d24}{PSRAM\+\_\+set\+Read\+CMD}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Sets the read command for the PSRAM controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_adfd177be696b801a70e2712fe618e352}{PSRAM\+\_\+set\+Write\+CMD}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Sets the write command for the PSRAM controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a67992ca7ff4d7af00d3d44bc2fac5fa2}{PSRAM\+\_\+set\+Enter\+QPIcmd}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Sets the enter QPI command for the PSRAM controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a3caf16ef150bcce0c77932d856e9ab1d}{PSRAM\+\_\+set\+Exit\+QPIcmd}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Sets the exit QPI command for the PSRAM controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a7950dc0e4e0d4a9f1f0508dd34d1e4fc}{PSRAM\+\_\+set\+Wait\+States}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Sets the wait states for the PSRAM controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a6f812852b12afdd045d9bb406fba146a}{PSRAM\+\_\+set\+Mode}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Sets the mode for the PSRAM controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a4225b269b8463c02840bc37ae447722c}{PSRAM\+\_\+initiate\+Enter\+QPI}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Initiate Enter QPI (EQPI) Mode process Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a778f4493831ed717f01243ff5120ebc6}{PSRAM\+\_\+initiate\+Exit\+QPI}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Initiate Exit QPI (XQPI) Mode process Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a8e42e6e50659ed71c2aa708490ddc740}{PSRAM\+\_\+write\+Word}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t addr, uint32\+\_\+t word)
\begin{DoxyCompactList}\small\item\em Write a word to the PSRAM external memory. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_a96d1923351e3122eb102640605a3e81c}{PSRAM\+\_\+read\+Word}} (\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}} psram, uint32\+\_\+t addr, uint32\+\_\+t $\ast$word)
\begin{DoxyCompactList}\small\item\em Read a word from the PSRAM external memory. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
C header file for TMR32 APIs which contains the function prototypes. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_BASE@{EF\_PSRAM\_CTRL\_BASE}}
\index{EF\_PSRAM\_CTRL\_BASE@{EF\_PSRAM\_CTRL\_BASE}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_BASE}{EF\_PSRAM\_CTRL\_BASE}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE~0x00000000}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a5cf3ca8c52b1f5a2f258e3be02fccd3e}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a5cf3ca8c52b1f5a2f258e3be02fccd3e}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_ENTER\_QPI\_REG\_ADDR@{EF\_PSRAM\_CTRL\_ENTER\_QPI\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_ENTER\_QPI\_REG\_ADDR@{EF\_PSRAM\_CTRL\_ENTER\_QPI\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_ENTER\_QPI\_REG\_ADDR}{EF\_PSRAM\_CTRL\_ENTER\_QPI\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+ENTER\+\_\+\+QPI\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00804000)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a8861c98b936f37ff9cbe3e45320828f1}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a8861c98b936f37ff9cbe3e45320828f1}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_EQPI\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_EQPI\_CMD\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_EQPI\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_EQPI\_CMD\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_EQPI\_CMD\_REG\_ADDR}{EF\_PSRAM\_CTRL\_EQPI\_CMD\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+EQPI\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800400)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a79559ad63927b2658c434bf72683664f}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a79559ad63927b2658c434bf72683664f}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_EXIT\_QPI\_REG\_ADDR@{EF\_PSRAM\_CTRL\_EXIT\_QPI\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_EXIT\_QPI\_REG\_ADDR@{EF\_PSRAM\_CTRL\_EXIT\_QPI\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_EXIT\_QPI\_REG\_ADDR}{EF\_PSRAM\_CTRL\_EXIT\_QPI\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+EXIT\+\_\+\+QPI\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00808000)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a7d71c1ca5b545bde458a6769518ce4da}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a7d71c1ca5b545bde458a6769518ce4da}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_MODE\_REG\_ADDR@{EF\_PSRAM\_CTRL\_MODE\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_MODE\_REG\_ADDR@{EF\_PSRAM\_CTRL\_MODE\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_MODE\_REG\_ADDR}{EF\_PSRAM\_CTRL\_MODE\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+MODE\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00802000)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a7b5f413634f857d2462abd05de999d2b}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a7b5f413634f857d2462abd05de999d2b}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_RD\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_RD\_CMD\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_RD\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_RD\_CMD\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_RD\_CMD\_REG\_ADDR}{EF\_PSRAM\_CTRL\_RD\_CMD\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+RD\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800100)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a5a68b93396e96e1d500219be2fb10f7e}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a5a68b93396e96e1d500219be2fb10f7e}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_WAIT\_STATES\_REG\_ADDR@{EF\_PSRAM\_CTRL\_WAIT\_STATES\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_WAIT\_STATES\_REG\_ADDR@{EF\_PSRAM\_CTRL\_WAIT\_STATES\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_WAIT\_STATES\_REG\_ADDR}{EF\_PSRAM\_CTRL\_WAIT\_STATES\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+WAIT\+\_\+\+STATES\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00801000)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a726f3c8a19f68c6d21e110641f4ead68}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a726f3c8a19f68c6d21e110641f4ead68}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_WR\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_WR\_CMD\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_WR\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_WR\_CMD\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_WR\_CMD\_REG\_ADDR}{EF\_PSRAM\_CTRL\_WR\_CMD\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+WR\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800200)}

\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a6384c14635872d67b3adf869f0b9d12d}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a6384c14635872d67b3adf869f0b9d12d}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!EF\_PSRAM\_CTRL\_XQPI\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_XQPI\_CMD\_REG\_ADDR}}
\index{EF\_PSRAM\_CTRL\_XQPI\_CMD\_REG\_ADDR@{EF\_PSRAM\_CTRL\_XQPI\_CMD\_REG\_ADDR}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{EF\_PSRAM\_CTRL\_XQPI\_CMD\_REG\_ADDR}{EF\_PSRAM\_CTRL\_XQPI\_CMD\_REG\_ADDR}}
{\footnotesize\ttfamily \#define EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+XQPI\+\_\+\+CMD\+\_\+\+REG\+\_\+\+ADDR~(\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l_8h_aebe8e6f9515b96f37ee70c811016382f}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+BASE}} + 0x00800800)}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a4225b269b8463c02840bc37ae447722c}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a4225b269b8463c02840bc37ae447722c}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_initiateEnterQPI@{PSRAM\_initiateEnterQPI}}
\index{PSRAM\_initiateEnterQPI@{PSRAM\_initiateEnterQPI}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_initiateEnterQPI()}{PSRAM\_initiateEnterQPI()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+initiate\+Enter\+QPI (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Initiate Enter QPI (EQPI) Mode process Register. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a778f4493831ed717f01243ff5120ebc6}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a778f4493831ed717f01243ff5120ebc6}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_initiateExitQPI@{PSRAM\_initiateExitQPI}}
\index{PSRAM\_initiateExitQPI@{PSRAM\_initiateExitQPI}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_initiateExitQPI()}{PSRAM\_initiateExitQPI()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+initiate\+Exit\+QPI (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Initiate Exit QPI (XQPI) Mode process Register. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a96d1923351e3122eb102640605a3e81c}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a96d1923351e3122eb102640605a3e81c}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_readWord@{PSRAM\_readWord}}
\index{PSRAM\_readWord@{PSRAM\_readWord}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_readWord()}{PSRAM\_readWord()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+read\+Word (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{addr,  }\item[{uint32\+\_\+t $\ast$}]{word }\end{DoxyParamCaption})}



Read a word from the PSRAM external memory. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers. \\
\hline
\mbox{\texttt{ in}}  & {\em addr} & The address in the external memory to read the word from \\
\hline
\mbox{\texttt{ out}}  & {\em word} & The word read from the external memory\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a67992ca7ff4d7af00d3d44bc2fac5fa2}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a67992ca7ff4d7af00d3d44bc2fac5fa2}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_setEnterQPIcmd@{PSRAM\_setEnterQPIcmd}}
\index{PSRAM\_setEnterQPIcmd@{PSRAM\_setEnterQPIcmd}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_setEnterQPIcmd()}{PSRAM\_setEnterQPIcmd()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+set\+Enter\+QPIcmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Sets the enter QPI command for the PSRAM controller. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a3caf16ef150bcce0c77932d856e9ab1d}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a3caf16ef150bcce0c77932d856e9ab1d}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_setExitQPIcmd@{PSRAM\_setExitQPIcmd}}
\index{PSRAM\_setExitQPIcmd@{PSRAM\_setExitQPIcmd}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_setExitQPIcmd()}{PSRAM\_setExitQPIcmd()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+set\+Exit\+QPIcmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Sets the exit QPI command for the PSRAM controller. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a6f812852b12afdd045d9bb406fba146a}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a6f812852b12afdd045d9bb406fba146a}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_setMode@{PSRAM\_setMode}}
\index{PSRAM\_setMode@{PSRAM\_setMode}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_setMode()}{PSRAM\_setMode()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+set\+Mode (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Sets the mode for the PSRAM controller. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a9e5c88b0434806e822bd95f84d618d24}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a9e5c88b0434806e822bd95f84d618d24}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_setReadCMD@{PSRAM\_setReadCMD}}
\index{PSRAM\_setReadCMD@{PSRAM\_setReadCMD}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_setReadCMD()}{PSRAM\_setReadCMD()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+set\+Read\+CMD (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Sets the read command for the PSRAM controller. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a7950dc0e4e0d4a9f1f0508dd34d1e4fc}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a7950dc0e4e0d4a9f1f0508dd34d1e4fc}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_setWaitStates@{PSRAM\_setWaitStates}}
\index{PSRAM\_setWaitStates@{PSRAM\_setWaitStates}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_setWaitStates()}{PSRAM\_setWaitStates()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+set\+Wait\+States (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Sets the wait states for the PSRAM controller. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_adfd177be696b801a70e2712fe618e352}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_adfd177be696b801a70e2712fe618e352}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_setWriteCMD@{PSRAM\_setWriteCMD}}
\index{PSRAM\_setWriteCMD@{PSRAM\_setWriteCMD}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_setWriteCMD()}{PSRAM\_setWriteCMD()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+set\+Write\+CMD (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Sets the write command for the PSRAM controller. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_e_f___p_s_r_a_m___c_t_r_l_8h_a8e42e6e50659ed71c2aa708490ddc740}\label{_e_f___p_s_r_a_m___c_t_r_l_8h_a8e42e6e50659ed71c2aa708490ddc740}} 
\index{EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}!PSRAM\_writeWord@{PSRAM\_writeWord}}
\index{PSRAM\_writeWord@{PSRAM\_writeWord}!EF\_PSRAM\_CTRL.h@{EF\_PSRAM\_CTRL.h}}
\doxysubsubsection{\texorpdfstring{PSRAM\_writeWord()}{PSRAM\_writeWord()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} PSRAM\+\_\+write\+Word (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_e_f___p_s_r_a_m___c_t_r_l__regs_8h_a5115d223e3cb8f74598779813d4c4021}{EF\+\_\+\+PSRAM\+\_\+\+CTRL\+\_\+\+TYPE\+\_\+\+PTR}}}]{psram,  }\item[{uint32\+\_\+t}]{addr,  }\item[{uint32\+\_\+t}]{word }\end{DoxyParamCaption})}



Write a word to the PSRAM external memory. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em psram} & An EF\+\_\+\+PSRAM\+\_\+\+TYPE\+\_\+\+PTR , which points to the base memory address of PSRAM registers. EF\+\_\+\+PSRAM\+\_\+\+TYPE is a structure that contains the PSRAM registers. \\
\hline
\mbox{\texttt{ in}}  & {\em addr} & The address in the external memory to write the word to \\
\hline
\mbox{\texttt{ in}}  & {\em word} & The word to write to the external memory\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status A value of type \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\+\_\+\+DRIVER\+\_\+\+STATUS}} \+: returns a success or error code 
\end{DoxyReturn}
