git clone --depth 1 --no-tags https://github.com/amrit54742/CS220-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/593210936
git clone --depth 1 --no-tags https://github.com/bjybs123/Pipelined-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/593481108
git clone --depth 1 --no-tags https://github.com/Shreesh-Kulkarni/Hardware-Modelling-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/595212982
git clone --depth 1 --no-tags https://github.com/mahmoudyousry32/ddr_controller.git f:/verilog_sva_gh_scraper/data/full_repos/591722121
git clone --depth 1 --no-tags https://github.com/dsicol/NUS-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/590873368
git clone --depth 1 --no-tags https://github.com/Lreverse/Mod_12.git f:/verilog_sva_gh_scraper/data/full_repos/594452639
git clone --depth 1 --no-tags https://github.com/SamEThibault/elec-374.git f:/verilog_sva_gh_scraper/data/full_repos/592449603
git clone --depth 1 --no-tags https://github.com/tomverbeure/yosys_split_ops.git f:/verilog_sva_gh_scraper/data/full_repos/596889260
git clone --depth 1 --no-tags https://github.com/lucassmaniotto/Sistemas-Digitais-Trabalho-Final.git f:/verilog_sva_gh_scraper/data/full_repos/595866684
git clone --depth 1 --no-tags https://github.com/LindaYeyeye/FPGA_common-Serial-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/591851099
git clone --depth 1 --no-tags https://github.com/JongyeopSKKU/2022_winter-urp_gemmini.git f:/verilog_sva_gh_scraper/data/full_repos/592173354
git clone --depth 1 --no-tags https://github.com/CaoRui0910/Full-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/593478666
git clone --depth 1 --no-tags https://github.com/miodrag4/ELEC-374-Project.git f:/verilog_sva_gh_scraper/data/full_repos/592452151
git clone --depth 1 --no-tags https://github.com/Merna273/FPGA-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/593644604
git clone --depth 1 --no-tags https://github.com/GWU-Tzaphqiel/6250_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/593744301
git clone --depth 1 --no-tags https://github.com/singhDnaveen45/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/596840421
git clone --depth 1 --no-tags https://github.com/SuperMB/ArcticFox_Debounce_Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/596397683
git clone --depth 1 --no-tags https://github.com/vikasbansal97/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/596570481
git clone --depth 1 --no-tags https://github.com/amirRafati/ELEC374.git f:/verilog_sva_gh_scraper/data/full_repos/597166355
git clone --depth 1 --no-tags https://github.com/MBSilicon/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/590835859
git clone --depth 1 --no-tags https://github.com/tandeitnik/quartusVerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/591502860
git clone --depth 1 --no-tags https://github.com/Abdulwadoodd/asynchronous-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/592194124
git clone --depth 1 --no-tags https://github.com/adi271202/array_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/592003442
git clone --depth 1 --no-tags https://github.com/ruei7916/final.git f:/verilog_sva_gh_scraper/data/full_repos/590186932
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Performan_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/590276262
git clone --depth 1 --no-tags https://github.com/djamalissakogo/lab_6-schama.git f:/verilog_sva_gh_scraper/data/full_repos/590338721
git clone --depth 1 --no-tags https://github.com/Arunmohan18/UART_FullDuplex.git f:/verilog_sva_gh_scraper/data/full_repos/590396037
git clone --depth 1 --no-tags https://github.com/tera-bytes/ELEC-374-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/593009005
git clone --depth 1 --no-tags https://github.com/Megha2899/3bitComparator.git f:/verilog_sva_gh_scraper/data/full_repos/592820840
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-tut4-asic-tools.git f:/verilog_sva_gh_scraper/data/full_repos/595406576
git clone --depth 1 --no-tags https://github.com/SaraEfabless/mpw9.git f:/verilog_sva_gh_scraper/data/full_repos/595367257
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/100_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/595710431
git clone --depth 1 --no-tags https://github.com/mkbepary/fpga_pong_game.git f:/verilog_sva_gh_scraper/data/full_repos/596259630
git clone --depth 1 --no-tags https://github.com/anisari10/asynchronous-processor.git f:/verilog_sva_gh_scraper/data/full_repos/593205211
git clone --depth 1 --no-tags https://github.com/madhur19171/PyMTL3-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/594752008
git clone --depth 1 --no-tags https://github.com/FaSha20/CAD-Encoder-Function.git f:/verilog_sva_gh_scraper/data/full_repos/594965384
git clone --depth 1 --no-tags https://github.com/Frosa009/Lab02-RippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/594847796
git clone --depth 1 --no-tags https://github.com/saiswarup2001/DESIGN-OF-CSR-WITH-APB-INTERFACE.git f:/verilog_sva_gh_scraper/data/full_repos/593139770
git clone --depth 1 --no-tags https://github.com/teaap/PS-2-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/595792681
git clone --depth 1 --no-tags https://github.com/jacobattar123/Pipelined-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/592407465
git clone --depth 1 --no-tags https://github.com/Isaac-Ali/IntelDE2115-AudioSuite.git f:/verilog_sva_gh_scraper/data/full_repos/591551710
git clone --depth 1 --no-tags https://github.com/dannykha/Advanced-Hardware-Description-Language.git f:/verilog_sva_gh_scraper/data/full_repos/591120290
git clone --depth 1 --no-tags https://github.com/Francis1408/Mulitcycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/592760741
git clone --depth 1 --no-tags https://github.com/Tylerd1208022/CE362Project.git f:/verilog_sva_gh_scraper/data/full_repos/592843645
git clone --depth 1 --no-tags https://github.com/jolycode/switch-and-led.git f:/verilog_sva_gh_scraper/data/full_repos/592713159
git clone --depth 1 --no-tags https://github.com/hamedheidarian/CAL-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/589905637
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-2-interfaces-AhmedHany1212.git f:/verilog_sva_gh_scraper/data/full_repos/595189943
git clone --depth 1 --no-tags https://github.com/oops408/vtest.git f:/verilog_sva_gh_scraper/data/full_repos/595231443
git clone --depth 1 --no-tags https://github.com/zeinabmoawad/Five-Stages-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/595338576
git clone --depth 1 --no-tags https://github.com/brnyildiran/CS303_Logic_and_Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/593179763
git clone --depth 1 --no-tags https://github.com/ebylmz/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/593037666
git clone --depth 1 --no-tags https://github.com/Ambrz77/dld-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/590239180
git clone --depth 1 --no-tags https://github.com/Minami-nami/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/594247394
git clone --depth 1 --no-tags https://github.com/AmruthaMuralidhar/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/595694927
git clone --depth 1 --no-tags https://github.com/infinite55/EE224_Project.git f:/verilog_sva_gh_scraper/data/full_repos/595758593
git clone --depth 1 --no-tags https://github.com/Jarvis-Geun/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/594488925
git clone --depth 1 --no-tags https://github.com/nahinulsadad/32bit-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/593736010
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Computer_processor.git f:/verilog_sva_gh_scraper/data/full_repos/594508549
git clone --depth 1 --no-tags https://github.com/Flychy/Hiding-Secrets.git f:/verilog_sva_gh_scraper/data/full_repos/594103002
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-6638-e203_hbirdv2.git f:/verilog_sva_gh_scraper/data/full_repos/595540352
git clone --depth 1 --no-tags https://github.com/glingy/caravel-test.git f:/verilog_sva_gh_scraper/data/full_repos/595177571
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-AhmedHany1212.git f:/verilog_sva_gh_scraper/data/full_repos/595179704
git clone --depth 1 --no-tags https://github.com/LindaAhmeti/CPU16-bit.git f:/verilog_sva_gh_scraper/data/full_repos/595295592
git clone --depth 1 --no-tags https://github.com/adeesharodrigo/32bit-single-Cycle-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/596199859
git clone --depth 1 --no-tags https://github.com/codeviana/hw-sw-codesign-FPGA_MNIST.git f:/verilog_sva_gh_scraper/data/full_repos/596229902
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/verilog-32bit-multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/590646318
git clone --depth 1 --no-tags https://github.com/napen/School-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/589833150
git clone --depth 1 --no-tags https://github.com/VolodymyrOveichyk/Test-icarus-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/591336180
git clone --depth 1 --no-tags https://github.com/abhirathsujith/SwitchlevelmodellingNOR-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/592910303
git clone --depth 1 --no-tags https://github.com/HemanthGaddey/rbsgo.git f:/verilog_sva_gh_scraper/data/full_repos/592300400
git clone --depth 1 --no-tags https://github.com/KKiranR/Bitonic-Soter.git f:/verilog_sva_gh_scraper/data/full_repos/596543141
git clone --depth 1 --no-tags https://github.com/wh-lh/hitegg_verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/596841453
git clone --depth 1 --no-tags https://github.com/jxyang777/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/596952593
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-9483-riscv_vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/595285766
git clone --depth 1 --no-tags https://github.com/milan1321/milan_cpu_16.git f:/verilog_sva_gh_scraper/data/full_repos/596015506
git clone --depth 1 --no-tags https://github.com/minecraftdixit/CNN_fpga-.git f:/verilog_sva_gh_scraper/data/full_repos/595342879
git clone --depth 1 --no-tags https://github.com/oops408/verilogexp.git f:/verilog_sva_gh_scraper/data/full_repos/594924817
git clone --depth 1 --no-tags https://github.com/char0815/VLSI-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/595090305
git clone --depth 1 --no-tags https://github.com/FireBite/adc_sar.git f:/verilog_sva_gh_scraper/data/full_repos/590425972
git clone --depth 1 --no-tags https://github.com/bjybs123/Single-Cycle-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/592562895
git clone --depth 1 --no-tags https://github.com/Nithin2k02/Asynchronous-ARM-720-T.git f:/verilog_sva_gh_scraper/data/full_repos/594036853
git clone --depth 1 --no-tags https://github.com/Momen-Odeh/Controller_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/593663354
git clone --depth 1 --no-tags https://github.com/krishansq/VerilogClock.git f:/verilog_sva_gh_scraper/data/full_repos/593855074
git clone --depth 1 --no-tags https://github.com/0abhinav007/frequency-divider.git f:/verilog_sva_gh_scraper/data/full_repos/592816172
git clone --depth 1 --no-tags https://github.com/Megha2899/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/592847126
git clone --depth 1 --no-tags https://github.com/burraaook/alu-with-sequential-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/594710164
git clone --depth 1 --no-tags https://github.com/Ahmed0100/text_editor_uart_vga_v2_0.git f:/verilog_sva_gh_scraper/data/full_repos/591698084
git clone --depth 1 --no-tags https://github.com/seokbin70/caravel_user.git f:/verilog_sva_gh_scraper/data/full_repos/591703787
git clone --depth 1 --no-tags https://github.com/Mohammadbadawi01/ASM-chart-integer-square-root.git f:/verilog_sva_gh_scraper/data/full_repos/591746382
git clone --depth 1 --no-tags https://github.com/adi271202/Dadda-mulitplier-8-bits.git f:/verilog_sva_gh_scraper/data/full_repos/592006040
git clone --depth 1 --no-tags https://github.com/atlomak/gpio_gcd_module.git f:/verilog_sva_gh_scraper/data/full_repos/592101104
git clone --depth 1 --no-tags https://github.com/JCase536/Error-Correcting-SPI-Communication-Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/592070434
git clone --depth 1 --no-tags https://github.com/ozancolak01/Mips-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/591694554
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab05-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/591092953
git clone --depth 1 --no-tags https://github.com/sthurston99/comparch.git f:/verilog_sva_gh_scraper/data/full_repos/597204612
git clone --depth 1 --no-tags https://github.com/Ariel-Ohayon/CPU-Hardwired.git f:/verilog_sva_gh_scraper/data/full_repos/595696648
git clone --depth 1 --no-tags https://github.com/aghassel/FPGA-CPU-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/594200981
git clone --depth 1 --no-tags https://github.com/zenek65/TM1638_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/591778939
git clone --depth 1 --no-tags https://github.com/Myflash911/ShawnHymel_introduction-to-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/593773562
git clone --depth 1 --no-tags https://github.com/sebascarmar/Montacargas.git f:/verilog_sva_gh_scraper/data/full_repos/593721604
