#ifndef __TX_ISP_DEVICE_H__
#define __TX_ISP_DEVICE_H__

#include <linux/errno.h>
#include <linux/err.h>
#include <linux/interrupt.h>
#include <linux/platform_device.h>
#include <linux/miscdevice.h>
#include <linux/types.h>
#include <asm/irq.h>
#include <asm/io.h>
#include <linux/miscdevice.h>
#include <linux/v4l2-common.h>
#include "tx-isp-debug.h"
#include "tx-libimp.h"


enum tx_isp_subdev_id {
	TX_ISP_CORE_SUBDEV_ID,
	TX_ISP_MAX_SUBDEV_ID,
};


#define ISP_MAX_CHAN 6
#define VIC_MAX_CHAN 6
#define WDR_SHADOW_SIZE (64 * 1024)
#define ISP_CLK_RATE 100000000


#define TX_ISP_ENTITY_ENUM_MAX_DEPTH	16

/* Pad state definitions */
#define TX_ISP_PADSTATE_FREE        (0x2)
#define TX_ISP_PADSTATE_LINKED      (0x3)
#define TX_ISP_PADSTATE_STREAM      (0x4)


/* Device identification */
#define TX_ISP_DEVICE_NAME "tx-isp-t31"
#define TX_ISP_DRIVER_VERSION "1.0.0"

/* Hardware capabilities */
#define TX_ISP_MAX_WIDTH    2592
#define TX_ISP_MAX_HEIGHT   1944
#define TX_ISP_MIN_WIDTH    64
#define TX_ISP_MIN_HEIGHT   64

/* Register base addresses */
#define TX_ISP_CORE_BASE   0x13300000
#define TX_ISP_VIC_BASE    0x10023000
#define TX_ISP_CSI_BASE    0x10022000

/* Register offsets */
/* Core registers */
#define ISP_CTRL           0x0000
#define ISP_STATUS         0x0004
#define ISP_INT_MASK       0x0008
#define ISP_INT_STATUS     0x000C
#define ISP_FRM_SIZE       0x0010
#define ISP_FRM_FORMAT     0x0014

/* VIC registers */
#define VIC_CTRL           0x0000
#define VIC_STATUS         0x0004
#define VIC_INT_MASK       0x0008
#define VIC_INT_STATUS     0x000C
#define VIC_FRAME_SIZE     0x0010
#define VIC_BUFFER_ADDR    0x0014

/* CSI registers */
#define CSI_CTRL           0x0000
#define CSI_STATUS         0x0004
#define CSI_INT_MASK       0x0008
#define CSI_INT_STATUS     0x000C
#define CSI_DATA_TYPE      0x0010
#define CSI_LANE_CTRL      0x0014

/* VIN registers */
#define VIN_CTRL           0x0000
#define VIN_STATUS         0x0004
#define VIN_INT_MASK       0x0008
#define VIN_INT_STATUS     0x000C
#define VIN_FRAME_SIZE     0x0010
#define VIN_FORMAT        0x0014

/* Control register bit definitions */
/* ISP_CTRL bits */
#define ISP_CTRL_EN        BIT(0)
#define ISP_CTRL_RST       BIT(1)
#define ISP_CTRL_CAPTURE   BIT(2)
#define ISP_CTRL_WDR_EN    BIT(3)

/* VIC_CTRL bits */
#define VIC_CTRL_EN        BIT(0)
#define VIC_CTRL_RST       BIT(1)
#define VIC_CTRL_START     BIT(2)
#define VIC_CTRL_STOP      BIT(3)

/* CSI_CTRL bits */
#define CSI_CTRL_EN        BIT(0)
#define CSI_CTRL_RST       BIT(1)
#define CSI_CTRL_LANES_1   (0 << 2)
#define CSI_CTRL_LANES_2   (1 << 2)
#define CSI_CTRL_LANES_4   (2 << 2)

/* VIN_CTRL bits */
#define VIN_CTRL_EN        BIT(0)
#define VIN_CTRL_RST       BIT(1)
#define VIN_CTRL_START     BIT(2)
#define VIN_CTRL_STOP      BIT(3)

/* Interrupt bits - common across all components */
#define INT_FRAME_START    BIT(0)
#define INT_FRAME_DONE     BIT(1)
#define INT_ERROR          BIT(2)
#define INT_OVERFLOW       BIT(3)

/* Format definitions */
#define FMT_RAW8          0x00
#define FMT_RAW10         0x01
#define FMT_RAW12         0x02
#define FMT_YUV422        0x03
#define FMT_RGB888        0x04

/* Status register bit definitions */
#define STATUS_IDLE        BIT(0)
#define STATUS_BUSY        BIT(1)
#define STATUS_ERROR       BIT(2)

struct isp_device_status {
	u32 power_state;
	u32 sensor_state;
	u32 isp_state;
	u32 error_flags;
};

struct isp_device_link_state {
	bool csi_linked;
	bool vic_linked;
	bool vin_linked;
	u32 link_flags;
};

struct isp_component_status {
	u32 state;
	u32 flags;
	u32 error_count;
	u32 frame_count;
};

struct ae_statistics {
	u32 exposure_time;
	u32 gain;
	u32 histogram[256];
	u32 average_brightness;
	bool converged;
};




/* Declare functions but don't define them */
u32 isp_read32(u32 reg);
void isp_write32(u32 reg, u32 val);
u32 vic_read32(u32 reg);
void vic_write32(u32 reg, u32 val);
u32 csi_read32(u32 reg);
void csi_write32(u32 reg, u32 val);


/* Device configuration structure */
struct tx_isp_config {
    u32 width;
    u32 height;
    u32 format;
    u32 fps;
    bool wdr_enable;
    u32 lane_num;
};

/* Forward declaration of device structure */
struct tx_isp_dev;

/* Device operations structure */
struct tx_isp_ops {
    int (*init)(struct tx_isp_dev *isp);
    void (*cleanup)(struct tx_isp_dev *isp);
    int (*start)(struct tx_isp_dev *isp);
    void (*stop)(struct tx_isp_dev *isp);
    int (*set_format)(struct tx_isp_dev *isp, struct tx_isp_config *config);
    int (*get_format)(struct tx_isp_dev *isp, struct tx_isp_config *config);
};

/* Description of the connection between modules */
struct link_pad_description {
	char *name; 		// the module name
	unsigned char type;	// the pad type
	unsigned char index;	// the index in array of some pad type
};

struct tx_isp_link_config {
	struct link_pad_description src;
	struct link_pad_description dst;
	unsigned int flag;
};

struct tx_isp_link_configs {
	struct tx_isp_link_config *config;
	unsigned int length;
};

/* The description of module entity */
struct tx_isp_subdev_link {
	struct tx_isp_subdev_pad *source;	/* Source pad */
	struct tx_isp_subdev_pad *sink;		/* Sink pad  */
	struct tx_isp_subdev_link *reverse;	/* Link in the reverse direction */
	unsigned int flag;				/* Link flag (TX_ISP_LINKTYPE_*) */
	unsigned int state;				/* Link state (TX_ISP_MODULE_*) */
};

struct tx_isp_subdev_pad {
	struct tx_isp_subdev *sd;	/* Subdev this pad belongs to */
	unsigned char index;			/* Pad index in the entity pads array */
	unsigned char type;			/* Pad type (TX_ISP_PADTYPE_*) */
	unsigned char links_type;			/* Pad link type (TX_ISP_PADLINK_*) */
	unsigned char state;				/* Pad state (TX_ISP_PADSTATE_*) */
	struct tx_isp_subdev_link link;	/* The active link */
	int (*event)(struct tx_isp_subdev_pad *, unsigned int event, void *data);
    void (*event_callback)(struct tx_isp_subdev_pad *pad, void *priv);
	void *priv;
};

struct tx_isp_dbg_register {
	char *name;
	unsigned int size;
	unsigned long long reg;
	unsigned long long val;
};

struct tx_isp_dbg_register_list {
	char *name;
	unsigned int size;
	unsigned short *reg;
};

struct tx_isp_chip_ident {
	char name[32];
	char *revision;
	unsigned int ident;
};

struct tx_isp_subdev_core_ops {
	int (*g_chip_ident)(struct tx_isp_subdev *sd, struct tx_isp_chip_ident *chip);
	int (*init)(struct tx_isp_subdev *sd, int on);		// clk's, power's and init ops.
	int (*reset)(struct tx_isp_subdev *sd, int on);
	int (*g_register)(struct tx_isp_subdev *sd, struct tx_isp_dbg_register *reg);
	int (*g_register_list)(struct tx_isp_subdev *sd, struct tx_isp_dbg_register_list *reg);
	int (*g_register_all)(struct tx_isp_subdev *sd, struct tx_isp_dbg_register_list *reg);
	int (*s_register)(struct tx_isp_subdev *sd, const struct tx_isp_dbg_register *reg);
	int (*ioctl)(struct tx_isp_subdev *sd, unsigned int cmd, void *arg);
	irqreturn_t (*interrupt_service_routine)(struct tx_isp_subdev *sd, u32 status, bool *handled);
	irqreturn_t (*interrupt_service_thread)(struct tx_isp_subdev *sd, void *data);
};

struct tx_isp_subdev_video_ops {
	int (*s_stream)(struct tx_isp_subdev *sd, int enable);
	int (*link_stream)(struct tx_isp_subdev *sd, int enable);
	int (*link_setup)(const struct tx_isp_subdev_pad *local,
			  const struct tx_isp_subdev_pad *remote, u32 flags);
};

struct tx_isp_subdev_sensor_ops {
	int (*release_all_sensor)(struct tx_isp_subdev *sd);
	int (*sync_sensor_attr)(struct tx_isp_subdev *sd, void *arg);
	int (*ioctl)(struct tx_isp_subdev *sd, unsigned int cmd, void *arg);
};

/* Sensor operations structure - needed for sensor_init */
struct tx_isp_sensor_ops {
	int (*s_stream)(struct tx_isp_subdev *sd, int enable);
	int (*g_register)(struct tx_isp_subdev *sd, struct tx_isp_dbg_register *reg);
	int (*s_register)(struct tx_isp_subdev *sd, const struct tx_isp_dbg_register *reg);
};

struct tx_isp_subdev_pad_ops {
	int (*g_fmt)(struct tx_isp_subdev *sd, struct v4l2_format *f);
	int (*s_fmt)(struct tx_isp_subdev *sd, struct v4l2_format *f);
	int (*streamon)(struct tx_isp_subdev *sd, void *data);
	int (*streamoff)(struct tx_isp_subdev *sd, void *data);
};

struct tx_isp_irq_device {
	spinlock_t slock;
	/*struct mutex mlock;*/
	int irq;
	void (*enable_irq)(struct tx_isp_irq_device *irq_dev);
	void (*disable_irq)(struct tx_isp_irq_device *irq_dev);
};

/* IRQ info structure for Binary Ninja compatibility */
struct tx_isp_irq_info {
	int irq;
	void *handler;
	void *data;
};

enum tx_isp_module_state {
	TX_ISP_MODULE_UNDEFINE = 0,
	TX_ISP_MODULE_SLAKE,
	TX_ISP_MODULE_ACTIVATE,
	TX_ISP_MODULE_INIT,
	TX_ISP_MODULE_RUNNING,
};



/* All TX descriptors have these 2 fields at the beginning */
struct tx_isp_descriptor {
	unsigned char  type;
	unsigned char  subtype;
	unsigned char  parentid;
	unsigned char  unitid;
};


/*
 * tx_isp_module - MUST match stock SDK layout exactly.
 * Stock offset reference (from BN decompilation):
 *   submods[] array at offset after debug_ops, 16 pointers = 64 bytes
 */
struct tx_isp_module {
	struct tx_isp_descriptor desc;
	struct device *dev;
	const char *name;
	struct miscdevice miscdev;
	struct file_operations *ops;
	struct file_operations *debug_ops;
	struct tx_isp_module *submods[TX_ISP_ENTITY_ENUM_MAX_DEPTH];
	void *parent;
	int (*notify)(struct tx_isp_module *module, unsigned int notification, void *data);
};

/*
 * tx_isp_subdev - MUST match stock SDK layout exactly.
 * Stock offset reference (from BN decompilation of tx-isp-t31.ko):
 *   ops    = 0xc4
 *   dev_priv = 0xd4
 *   host_priv = 0xd8
 *
 * NO private fields after host_priv!  The prebuilt sensor modules
 * embed this struct at offset 0 of tx_isp_sensor, so any extra
 * fields here shift all sensor members and break ABI.
 *
 * ISP-internal state lives in wrapper structs (tx_isp_vic_device,
 * tx_isp_csi_device, tx_isp_dev, etc.).
 *
 * Field mapping for ISP-internal code:
 *   OLD sd->dev        → sd->module.dev
 *   OLD sd->pdev       → to_platform_device(sd->module.dev)
 *   OLD sd->regs       → sd->base          (stock field)
 *   OLD sd->mem_res    → sd->res           (stock field)
 *   OLD sd->isp        → ourISPdev         (global)
 */
struct tx_isp_subdev {
	struct tx_isp_module module;
	struct tx_isp_irq_device irqdev;
	struct tx_isp_chip_ident chip;

	/* basic members */
	struct resource *res;
	void __iomem *base;
	struct clk **clks;
	unsigned int clk_num;
	struct tx_isp_subdev_ops *ops;

	/* expanded members */
	unsigned short num_outpads;
	unsigned short num_inpads;

	struct tx_isp_subdev_pad *outpads;
	struct tx_isp_subdev_pad *inpads;

	void *dev_priv;
	void *host_priv;
};


/* OEM event-dispatch object, 0x24 bytes per channel.
 * Stock code uses byte +0x05 as the active flag, +0x1c as the handler,
 * and +0x20 as the handler-private/live channel pointer.
 */
struct tx_isp_channel_config {
    uint32_t reserved0;                      /* +0x00 */
    uint8_t channel_id;                      /* +0x04 */
    uint8_t enabled;                         /* +0x05 */
    uint8_t reserved6;                       /* +0x06 */
    uint8_t state;                           /* +0x07 */
    uint32_t reserved1[5];                   /* +0x08-0x1b */
    isp_event_cb event_handler;              /* +0x1c */
    void *event_priv;                        /* +0x20 */
} __attribute__((packed, aligned(4)));

/* Netlink socket structure - SAFE replacement for raw offset access at 0x130 */
struct tx_isp_netlink_socket {
    char reserved[0x130];                    /* +0x00-0x12F: Reserved space */
    struct socket *socket_ptr;               /* +0x130: Socket pointer - SAFE ACCESS */
    uint32_t padding[4];                     /* Additional padding */
} __attribute__((packed, aligned(4)));

struct imp_channel_attr {
    uint32_t enable;          // 0x00
    uint32_t width;           // 0x04
    uint32_t height;          // 0x08
    uint32_t format;          // 0x0c
    uint32_t crop_enable;     // 0x10
    struct {
        uint32_t x;           // 0x14
        uint32_t y;           // 0x18
        uint32_t width;       // 0x1c
        uint32_t height;      // 0x20
    } crop;
    uint32_t scaler_enable;   // 0x24
    uint32_t scaler_outwidth; // 0x28
    uint32_t scaler_outheight;// 0x2c
    uint32_t picwidth;        // 0x30
    uint32_t picheight;       // 0x34
    uint32_t fps_num;         // 0x38
    uint32_t fps_den;         // 0x3c
    // Total size must be 0x50 bytes to match firmware copy size
    uint32_t reserved[4];     // Pad to 0x50 bytes
} __attribute__((aligned(4)));

struct isp_channel {
    int id;
    /* Core identification */
    uint32_t magic;                    // Magic identifier
    int channel_id;                    // Channel number
    uint32_t state;                    // Channel state flags
    uint32_t type;                     // Channel type
    struct device *dev;                // Parent device
    struct tx_isp_subdev subdev;  // Add this
    struct tx_isp_subdev_pad pad; // And this
    uint32_t flags;                    // Channel flags
    uint32_t is_open;                  // Open count
    bool enabled;                    // Streaming state
    struct vm_area_struct *vma;

    /* Channel attributes */
    struct imp_channel_attr attr;      // Channel attributes (maintains firmware layout)
    struct frame_thread_data *thread_data;    // Thread data

    /* Format and frame info */
    uint32_t width;                    // Frame width
    uint32_t height;                   // Frame height
    uint32_t fmt;                      // Pixel format
    uint32_t sequence;                 // Frame sequence number

    /* VBM Pool Management */
    struct {
        uint32_t pool_id;
        uint32_t pool_flags;  // Add pool flags from reqbuf
        bool bound;
        void *pool_ptr;      // VBM pool pointer
        void *ctrl_ptr;      // VBM control pointer
    } pool;                  // Consolidate pool-related fields

    /* Event Management */
    void *remote_dev;             // 0x2bc: Remote device handlers
    struct isp_event_handler *event_hdlr;  // Event handler structure
    spinlock_t event_lock;        // 0x2c4: Event lock
    struct completion done;       // 0x2d4: Completion
    struct isp_channel_event *event;
    isp_event_cb event_cb;
    void *event_priv;

    /* Memory management */
    void *buf_base;                    // Virtual base address
    dma_addr_t dma_addr;               // DMA base address
    dma_addr_t *buffer_dma_addrs;      // DMA addresses of each video_buffer
    void *dma_y_virt;
    dma_addr_t dma_y_phys;
    void *dma_uv_virt;
    dma_addr_t dma_uv_phys;
    uint32_t group_offset;             // Group offset
    uint32_t buf_size;                 // Size per buffer
    uint32_t buffer_count;                // Number of buffers
    uint32_t channel_offset;           // Channel memory offset
    uint32_t memory_type;              // Memory allocation type
    uint32_t required_size;            // Required buffer size
    void **vbm_table;                  // VBM entries array
    u32 vbm_count;                     // Number of VBM entries
    uint32_t data_offset;              // Frame data offset
    uint32_t metadata_offset;          // Metadata offset
    dma_addr_t *meta_dma;              // Array of metadata DMA addresses
    uint32_t phys_size;                // Physical memory size per buffer
    uint32_t virt_size;                // Virtual memory size per buffer
    struct vbm_pool *vbm_ptr;          // Pointer to VBM pool structure
    struct vbm_ctrl *ctrl_ptr;
    void __iomem *mapped_vbm;  // Mapped VBM pool memory
    uint32_t stride;                   // Line stride in bytes for frame data
    uint32_t buffer_stride;            // Total stride between buffers including metadata
    bool pre_dequeue_enabled;          // Whether pre-dequeue is enabled for ch0
    void __iomem *ctrl_block;     // Mapped control block
    bool ctrl_block_mapped;       // Control block mapping status
    // For 3.10, just store the physical address and size
    unsigned long ctrl_phys;
    size_t ctrl_size;

    /* Queue and buffer management */
    struct frame_queue *queue;
    atomic_t queued_bufs;              // Available buffer count
    struct frame_group *group;          // Frame grouping info
    struct group_data *group_data;      // Group data
    unsigned long group_phys_mem;       // Physical memory pages
    void __iomem *group_mapped_addr;    // Mapped memory address
    struct frame_node *last_frame;      // Last processed frame

    /* Thread management */
    struct task_struct *frame_thread;   // Frame processing thread
    atomic_t thread_running;            // Thread state
    atomic_t thread_should_stop;        // Thread stop flag

    /* Synchronization */
    spinlock_t vbm_lock;               // VBM access protection
    spinlock_t state_lock;             // State protection
    struct completion frame_complete;   // Frame completion tracking

    /* Statistics */
    struct ae_statistics ae_stats;      // AE statistics
    spinlock_t ae_lock;                // AE lock
    bool ae_valid;                     // AE validity flag
    uint32_t last_irq;                 // Last IRQ status
    uint32_t error_count;              // Error counter
} __attribute__((aligned(8)));

// Frame thread data structure
struct frame_thread_data {
    struct isp_channel *chn;    // Channel being processed
    atomic_t should_stop;       // Stop flag
    atomic_t thread_running;    // Running state
    struct task_struct *task;   // Thread task structure
};

struct tx_isp_frame_channel {
    struct miscdevice misc;
    char name[32];
    struct tx_isp_subdev_pad *pad;
    int pad_id;
    spinlock_t slock;
    struct mutex mlock;
    struct completion frame_done;
    int state;
    int active;

    // Queue management from OEM
    struct list_head queue_head;
    struct list_head done_head;
    int queued_count;
    int done_count;
    wait_queue_head_t wait;
};

/* Frame channel state management - shared between tx-isp-module.c and tx_isp_vic.c */
struct tx_isp_channel_state {
    bool enabled;
    bool streaming;
    bool capture_active;              /* True when sensor/link is active for capture */
    int format;
    int width;
    int height;
    int buffer_count;
    uint32_t sequence;           /* Frame sequence counter */

    /* Binary Ninja state fields - EXACT offsets from decompiled code */
    int state;                   /* Offset 0x2d0 - *($s0 + 0x2d0) - channel state (3=ready, 4=streaming) */
    uint32_t flags;              /* Offset 0x230 - *($s0 + 0x230) - streaming flags (bit 0 = streaming) */

    /* VBM buffer management for VBMFillPool compatibility */
    uint32_t *vbm_buffer_addresses;       /* Array of VBM buffer addresses */
    int vbm_buffer_count;                 /* Number of VBM buffers */
    uint32_t vbm_buffer_size;             /* Size of each VBM buffer */
    spinlock_t vbm_lock;                  /* Protect VBM buffer access */
    /* Geometry */
    u32 bytesperline;                    /* Stride in bytes for Y (and UV) */
    u32 sizeimage;                       /* Total image size for NV12 single-plane */


    /* Reference driver buffer queue management */
    struct list_head queued_buffers;       /* List of queued buffers (ready for VIC) */
    struct list_head completed_buffers;    /* List of completed buffers (ready for DQBUF) */
    spinlock_t queue_lock;                 /* Protect queue access */
    wait_queue_head_t frame_wait;          /* Wait queue for frame completion */
    int queued_count;                      /* Number of queued buffers */
    int completed_count;                   /* Number of completed buffers */
    /* Deliverability gating */
    bool pre_dequeue_ready;                 /* Pre-dequeue ready (for ch0 fast-path) */
    u32 drop_counter;                       /* Frame drop counter for mask/period */

    u32 pre_dequeue_index;                 /* Index reserved for pre-dequeue consumption */

    u32 pre_dequeue_seq;                  /* Sequence reserved for pre-dequeue */
    struct timeval pre_dequeue_ts;        /* Timestamp captured at completion */


    /* OEM-aligned completion for 0x400456bf polling (offset 0x2d4) */
    struct completion frame_done;          /* ISR signals, frame_pooling_thread waits */
    atomic_t frame_ready_count;            /* Frames ready but not yet consumed */
    u32 last_done_phys;                    /* Y phys addr from last MSCA FIFO pop */
    bool msca_configured;                  /* MSCA scaler auto-configured for this channel */

    /* Legacy fields for compatibility */
    struct frame_buffer current_buffer;     /* Current active buffer */
    spinlock_t buffer_lock;                /* Protect buffer access */
    bool frame_ready;                      /* Simple frame ready flag */
};

// Frame channel devices - create video channel devices like reference
// CRITICAL: Add proper alignment and validation for MIPS
struct frame_channel_device {
    struct miscdevice miscdev;
    int channel_num;
    struct tx_isp_channel_state state;

    /* Binary Ninja buffer management fields - ALIGNED for MIPS */
    struct mutex buffer_mutex;           /* Offset 0x28 - private_mutex_lock($s0 + 0x28) */
    spinlock_t buffer_queue_lock;        /* Offset 0x2c4 - __private_spin_lock_irqsave($s0 + 0x2c4) */
    void *buffer_queue_head;             /* Offset 0x214 - *($s0 + 0x214) */
    void *buffer_queue_base;             /* Offset 0x210 - $s0 + 0x210 */
    int buffer_queue_count;              /* Offset 0x218 - *($s0 + 0x218) */
    int streaming_flags;                 /* Offset 0x230 - *($s0 + 0x230) & 1 */
    void *vic_subdev;                    /* Offset 0x2bc - remote event target subdev */
    int buffer_type;                     /* Offset 0x24 - *($s0 + 0x24) */
    int field;                           /* Offset 0x3c - *($s0 + 0x3c) */
    void *buffer_array[64];              /* Buffer array for index lookup */

    /* OEM buffer rotation — per-buffer state for MSCA DMA rotation.
     * States: 0=FREE, 1=QUEUED, 3=ACTIVE(HW), 4=DONE */
    struct {
        u32 phys_addr;
        u32 state;
    } oem_bufs[64];
    int oem_buf_count;
    spinlock_t oem_buf_lock;

    /* CRITICAL: Add validation magic number to detect corruption */
    uint32_t magic;                      /* Magic number for validation */
} __attribute__((aligned(8), packed));   /* MIPS-safe alignment */

#define FRAME_CHANNEL_MAGIC 0xDEADBEEF

extern struct frame_channel_device frame_channels[4]; /* Shared frame channel array */
extern int num_channels; /* Shared frame channel count */

/*
 * Internal ops. Never call this from drivers, only the tx isp device can call
 * these ops.
 *
 * activate_module: called when this subdev is enabled. When called the module
 * could be operated;
 *
 * slake_module: called when this subdev is disabled. When called the
 *	module couldn't be operated.
 *
 */
struct tx_isp_subdev_internal_ops {
	int (*activate_module)(struct tx_isp_subdev *sd);
	int (*slake_module)(struct tx_isp_subdev *sd);
};

struct tx_isp_subdev_ops {
	struct tx_isp_subdev_core_ops		*core;
	struct tx_isp_subdev_video_ops		*video;
	struct tx_isp_subdev_pad_ops		*pad;
	struct tx_isp_subdev_sensor_ops		*sensor;
	struct tx_isp_subdev_internal_ops	*internal;
};

#define tx_isp_call_module_notify(ent, args...)				\
	(!(ent) ? -ENOENT : (((ent)->notify) ?				\
			     (ent)->notify(((ent)->parent), ##args) : -ENOIOCTLCMD))

#define tx_isp_call_subdev_notify(ent, args...)				\
	(!(ent) ? -ENOENT : (((ent)->module.notify) ?			\
			     ((ent)->module.notify(&((ent)->module), ##args)): -ENOIOCTLCMD))

#define tx_isp_call_subdev_event(ent, args...)				\
	(!(ent) ? -ENOENT : (((ent)->event) ?				\
			     (ent)->event((ent), ##args) : -ENOIOCTLCMD))

#define tx_isp_subdev_call(sd, o, f, args...)				\
	(!(sd) ? -ENODEV : (((sd)->ops->o && (sd)->ops->o->f) ?		\
			    (sd)->ops->o->f((sd) , ##args) : -ENOIOCTLCMD))

#define TX_ISP_PLATFORM_MAX_NUM 16

struct tx_isp_platform {
	struct platform_device *dev;
	struct platform_driver *drv;
};

#define miscdev_to_module(mdev) (container_of(mdev, struct tx_isp_module, miscdev))
#define module_to_subdev(mod) (container_of(mod, struct tx_isp_subdev, module))
#define irqdev_to_subdev(dev) (container_of(dev, struct tx_isp_subdev, irqdev))
#define module_to_ispdev(mod) (container_of(mod, struct tx_isp_dev, module))


#define tx_isp_sd_readl(sd, reg)		\
	tx_isp_readl(((sd)->base), reg)
#define tx_isp_sd_writel(sd, reg, value)	\
	tx_isp_writel(((sd)->base), reg, value)

int tx_isp_reg_set(struct tx_isp_subdev *sd, unsigned int reg, int start, int end, int val);

int tx_isp_subdev_init(struct platform_device *pdev, struct tx_isp_subdev *sd, struct tx_isp_subdev_ops *ops);
void tx_isp_subdev_deinit(struct tx_isp_subdev *sd);

/* Provide event routing API used by core/VIC; visible to external t31 sources after sync */
struct v4l2_subdev;
int tx_isp_send_event_to_remote(struct tx_isp_subdev *sd, unsigned int event, void *data);


static inline void tx_isp_set_module_nodeops(struct tx_isp_module *module, struct file_operations *ops)
{
	module->ops = ops;
}

static inline void tx_isp_set_module_debugops(struct tx_isp_module *module, struct file_operations *ops)
{
	module->debug_ops = ops;
}

static inline void tx_isp_set_subdev_nodeops(struct tx_isp_subdev *sd, struct file_operations *ops)
{
	tx_isp_set_module_nodeops(&sd->module, ops);
}

static inline void tx_isp_set_subdevdata(struct tx_isp_subdev *sd, void *data)
{
	sd->dev_priv = data;
}

static inline void *tx_isp_get_subdevdata(struct tx_isp_subdev *sd)
{
	return sd->dev_priv;
}

static inline void tx_isp_set_subdev_hostdata(struct tx_isp_subdev *sd, void *data)
{
	sd->host_priv = data;
}

static inline void *tx_isp_get_subdev_hostdata(struct tx_isp_subdev *sd)
{
	/* CRITICAL SAFETY: Validate subdev pointer before accessing */
	if (!sd) {
		pr_err("*** tx_isp_get_subdev_hostdata: NULL subdev pointer ***\n");
		return NULL;
	}

	/* MIPS ALIGNMENT CHECK: Ensure subdev is properly aligned */
	if (((unsigned long)sd & 0x3) != 0) {
		pr_err("*** tx_isp_get_subdev_hostdata: subdev pointer %p not 4-byte aligned ***\n", sd);
		return NULL;
	}

	/* Validate subdev is in valid kernel memory range */
	if ((unsigned long)sd < 0x80000000 || (unsigned long)sd >= 0xfffff000) {
		pr_err("*** tx_isp_get_subdev_hostdata: subdev pointer %p outside valid kernel memory range ***\n", sd);
		return NULL;
	}

	return sd->host_priv;
}

/* Forward declarations for structures used in tx_isp_dev */
struct isp_tuning_state;
struct ae_info;
struct awb_info;
struct ae_state_info;
struct af_zone_info;
struct isp_core_ctrl;
struct IspModule;

/* White balance gains structure */
struct wb_gains {
	uint32_t r;
	uint32_t g;
	uint32_t b;
};

/* AF zone data structure matching Binary Ninja reference */
#define MAX_AF_ZONES 16
struct af_zone_data {
	uint32_t status;
	uint32_t zone_metrics[MAX_AF_ZONES];
};

/* Global AF zone data - Binary Ninja reference */
extern struct af_zone_data af_zone_data;

/* AF zone info structure */
struct af_zone_info {
    uint32_t zone_metrics[MAX_AF_ZONES];  // Zone metrics like contrast values
    uint32_t zone_status;                 // Overall AF status
    uint32_t flags;                       // Zone configuration flags
    struct {
        uint16_t x;                       // Zone X position
        uint16_t y;                       // Zone Y position
        uint16_t width;                   // Zone width
        uint16_t height;                  // Zone height
    } windows[MAX_AF_ZONES];              // AF windows configuration
};

/* AE state info structure */
struct ae_state_info {
	uint32_t exposure;
	uint32_t gain;
	uint32_t status;
};

/* ISP Core Control structure - Binary Ninja reference */
struct isp_core_ctrl {
	uint32_t cmd;     /* Control command */
	int32_t value;    /* Control value */
	u32 flag;         // Additional flags/data
};

/* ISP Tuning Data structure - Based on Binary Ninja analysis and crash offset */
struct isp_tuning_data {
	/* Base tuning parameters - ensure proper alignment */
	void *regs;                          /* 0x00: Register base pointer */
	spinlock_t lock;                     /* 0x04: Tuning lock */
	struct mutex mutex;                  /* 0x08: Tuning mutex (32-bit aligned) */
	uint32_t state;                      /* 0x0c: Tuning state */

	/* Page allocation tracking for proper cleanup */
	unsigned long allocation_pages;      /* 0x10: Pages allocated via __get_free_pages */
	int allocation_order;                /* 0x14: Allocation order for cleanup */

	/* Control values - CRITICAL: saturation must be at offset +0x68 */
	uint32_t reserved1[20];              /* 0x18-0x67: Reserved for proper alignment (reduced by 2) */

	/* CRITICAL: These must be at the correct offsets for the controls */
	uint32_t saturation;                 /* 0x68: Saturation control (cmd 0x980902) - CRASH LOCATION */
	uint32_t brightness;                 /* 0x6c: Brightness control (cmd 0x980900) */
	uint32_t contrast;                   /* 0x70: Contrast control (cmd 0x980901) */
	uint32_t sharpness;                  /* 0x74: Sharpness control (cmd 0x98091b) */

	/* Additional controls */
	uint32_t hflip;                      /* 0x70: Horizontal flip (cmd 0x980914) */
	uint32_t vflip;                      /* 0x74: Vertical flip (cmd 0x980915) */
	uint32_t antiflicker;                /* 0x78: Anti-flicker (cmd 0x980918) */
	uint32_t shading;                    /* 0x7c: Shading control */

	/* Extended controls */
	uint32_t running_mode;               /* 0x80: ISP running mode */
	uint32_t custom_mode;                /* 0x84: ISP custom mode */
	uint32_t move_state;                 /* 0x88: Move state */
	uint32_t ae_comp;                    /* 0x8c: AE compensation */

	/* Gain controls */
	uint32_t max_again;                  /* 0x90: Maximum analog gain */
	uint32_t max_dgain;                  /* 0x94: Maximum digital gain */
	uint32_t total_gain;                 /* 0x98: Total gain */
	uint32_t exposure;                   /* 0x9c: Exposure value */

	/* Strength controls */
	uint32_t defog_strength;             /* 0xa0: Defog strength */
	uint32_t dpc_strength;               /* 0xa4: DPC strength */
	uint32_t drc_strength;               /* 0xa8: DRC strength */
	uint32_t temper_strength;            /* 0xac: Temper strength */
	uint32_t sinter_strength;            /* 0xb0: Sinter strength */

	/* White balance */
	struct wb_gains wb_gains;            /* 0xb4: WB gains (R,G,B) */
	uint32_t wb_temp;                    /* 0xc0: WB color temperature */

	/* BCSH controls */
	uint8_t bcsh_hue;                    /* 0xc4: BCSH Hue */
	uint8_t bcsh_brightness;             /* 0xc5: BCSH Brightness */
	uint8_t bcsh_contrast;               /* 0xc6: BCSH Contrast */
	uint8_t bcsh_saturation;             /* 0xc7: BCSH Saturation */

	/* FPS control */
	uint32_t fps_num;                    /* 0xc8: FPS numerator */
	uint32_t fps_den;                    /* 0xcc: FPS denominator */

	/* BCSH EV processing - Binary Ninja reference */
	uint32_t bcsh_ev;                    /* 0xd0: BCSH EV value */
	uint32_t bcsh_au32EvList_now[9];     /* 0xd4: EV list array */
	uint32_t bcsh_au32SminListS_now[9];  /* 0xf8: S min list S */
	uint32_t bcsh_au32SmaxListS_now[9];  /* 0x11c: S max list S */
	uint32_t bcsh_au32SminListM_now[9];  /* 0x140: S min list M */
	uint32_t bcsh_au32SmaxListM_now[9];  /* 0x164: S max list M */

	/* BCSH saturation processing */
	uint32_t bcsh_saturation_value;      /* 0x188: Current saturation value */
	uint32_t bcsh_saturation_max;        /* 0x18c: Max saturation */
	uint32_t bcsh_saturation_min;        /* 0x190: Min saturation */
	uint32_t bcsh_saturation_mult;       /* 0x194: Saturation multiplier */

	/* Padding to ensure structure is large enough for all accesses */
	uint32_t reserved2[1000];            /* 0x198+: Reserved for future use and safety */
} __attribute__((aligned(4)));


void frame_channel_wakeup_waiters(struct frame_channel_device *fcd);

#endif/*__TX_ISP_DEVICE_H__*/
