/* (c) HighTec EDV-Systeme GmbH */

/* block "SSCG1" of TriCore TC1793 (19 SFRs) */

#ifndef _HAVE_TRICORE_SSCG1_ADDRESSES_H_
#define _HAVE_TRICORE_SSCG1_ADDRESSES_H_

#define SSCG1_CLC_ADDR        0xF0310A00     /* "Clock Control Register" */
#define SSCG1_PISEL_ADDR      0xF0310A04     /* "Port Input Select Register" */
#define SSCG1_ID_ADDR         0xF0310A08     /* "Module Identification Register" */
#define SSCG1_FDR_ADDR        0xF0310A0C     /* "Fractional Divider Register" */
#define SSCG1_CON_ADDR        0xF0310A10     /* "Control Register" */
#define SSCG1_BR_ADDR         0xF0310A14     /* "Baud Rate Timer Reload Register" */
#define SSCG1_SSOC_ADDR       0xF0310A18     /* "Slave Select Output Control Register" */
#define SSCG1_SSOTC_ADDR      0xF0310A1C     /* "Slave Select Output Timing Control Register" */
#define SSCG1_TB_ADDR         0xF0310A20     /* "Transmit Buffer Register" */
#define SSCG1_RB_ADDR         0xF0310A24     /* "Receive Buffer Register" */
#define SSCG1_STAT_ADDR       0xF0310A28     /* "Status Register" */
#define SSCG1_EFM_ADDR        0xF0310A2C     /* "Error Flag Modification Register" */
#define SSCG1_TB1_ADDR        0xF0310B00     /* "Transmit Buffer Compare Register" */
#define SSCG1_TB1SNAP_ADDR    0xF0310B04     /* "Transmit Buffer Snapshot Register" */
#define SSCG1_RBSNAP_ADDR     0xF0310B08     /* "Receive Buffer Snapshot Register" */
#define SSCG1_GSTAT_ADDR      0xF0310B0C     /* "Guardian Status Register" */
#define SSCG1_GEFM_ADDR       0xF0310B10     /* "Guardian Error Flag Modification Register" */
#define SSCG1_GEN_ADDR        0xF0310B14     /* "Guardian Enable Register" */
#define SSCG1_GSRC_ADDR       0xF0310BFC     /* "Guardian Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSCG1_ADDRESSES_H_ (block "SSCG1") */


