-a "MachXO3L"
-d LCMXO3L-4300C
-t CABGA256
-s 6
-frequency 200
-optimization_goal Balanced
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg 1


-lpf 1
-p "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog"
-ver "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/compiler_directives.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/colorbar_gen.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/top.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/xo3l/oddrx4.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/xo3l/ipexpress/pll_pix2byte_RGB888_2lane.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/io_controller_tx.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/dphy_tx_inst.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/dcs_rom.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/dcs_encoder.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/byte_packetizer.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/crc16_2lane_bb.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/parallel2byte_bb.v"
"C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/packetheader_bb.v"
-top top


-p "C:/lscc/diamond/3.12/ispfpga/xo3c00a/data" "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/xo3l/ngo" "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog" "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog"

-ngd "xo3l_verilog_xo3l_verilog.ngd"

