Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  8 01:42:27 2021
| Host         : DESKTOP-1P7FONU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: View/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                 2106        0.025        0.000                      0                 2106        4.500        0.000                       0                  1607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.567        0.000                      0                 2106        0.025        0.000                      0                 2106        4.500        0.000                       0                  1607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.362ns (23.751%)  route 4.373ns (76.249%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.549     5.100    View/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  View/map1[-1111111110]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  View/map1[-1111111110]_rep/Q
                         net (fo=82, routed)          1.922     7.478    Logic/start_point_reg_i_288_0
    SLICE_X60Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.602 r  Logic/start_point_reg_i_316/O
                         net (fo=1, routed)           0.000     7.602    Logic/start_point_reg_i_316_n_0
    SLICE_X60Y52         MUXF7 (Prop_muxf7_I0_O)      0.241     7.843 r  Logic/start_point_reg_i_147/O
                         net (fo=1, routed)           0.000     7.843    Logic/start_point_reg_i_147_n_0
    SLICE_X60Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     7.941 r  Logic/start_point_reg_i_61/O
                         net (fo=1, routed)           1.046     8.987    Logic/start_point_reg_i_61_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.319     9.306 r  Logic/start_point_reg_i_19/O
                         net (fo=1, routed)           0.807    10.113    View/start_point_reg_8
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.237 r  View/start_point_reg_i_4/O
                         net (fo=1, routed)           0.598    10.835    View/map[1]
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.528    14.899    View/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.402    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 View/map1[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.279ns (22.394%)  route 4.432ns (77.606%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.551     5.102    View/clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  View/map1[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  View/map1[-1111111109]/Q
                         net (fo=104, routed)         1.484     7.042    Logic/start_point_reg_0[2]
    SLICE_X57Y68         MUXF7 (Prop_muxf7_S_O)       0.276     7.318 r  Logic/start_point_reg_i_104/O
                         net (fo=1, routed)           1.155     8.473    Logic/start_point_reg_i_104_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.299     8.772 r  Logic/start_point_reg_i_40/O
                         net (fo=1, routed)           0.640     9.412    Logic/start_point_reg_i_40_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.536 r  Logic/start_point_reg_i_12/O
                         net (fo=1, routed)           0.290     9.826    Logic/start_point_reg_i_12_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I2_O)        0.124     9.950 r  Logic/start_point_reg_i_2/O
                         net (fo=1, routed)           0.863    10.814    View/start_point_reg_0[0]
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.528    14.899    View/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    11.402    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.369ns (24.427%)  route 4.235ns (75.573%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.553     5.104    View/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  View/map1[-1111111110]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  View/map1[-1111111110]_rep__0/Q
                         net (fo=82, routed)          1.653     7.213    Logic/start_point_reg_i_113_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  Logic/start_point_reg_i_253/O
                         net (fo=1, routed)           0.000     7.337    Logic/start_point_reg_i_253_n_0
    SLICE_X37Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.582 r  Logic/start_point_reg_i_114/O
                         net (fo=1, routed)           0.000     7.582    Logic/start_point_reg_i_114_n_0
    SLICE_X37Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.686 r  Logic/start_point_reg_i_46/O
                         net (fo=1, routed)           1.043     8.730    View/start_point_reg_12
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.316     9.046 r  View/start_point_reg_i_14/O
                         net (fo=1, routed)           0.738     9.784    View/start_point_reg_i_14_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  View/start_point_reg_i_3/O
                         net (fo=1, routed)           0.801    10.709    View/map[2]
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.528    14.899    View/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    11.402    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 View/map1[-1111111111]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.076ns (19.399%)  route 4.471ns (80.601%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.549     5.100    View/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  View/map1[-1111111111]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  View/map1[-1111111111]_rep__0/Q
                         net (fo=82, routed)          1.391     6.948    Logic/start_point_reg_i_113_1
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  Logic/start_point_reg_i_348/O
                         net (fo=1, routed)           0.427     7.499    Logic/start_point_reg_i_348_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  Logic/start_point_reg_i_163/O
                         net (fo=1, routed)           0.749     8.372    Logic/start_point_reg_i_163_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.496 r  Logic/start_point_reg_i_68/O
                         net (fo=1, routed)           0.515     9.010    Logic/start_point_reg_i_68_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.134 r  Logic/start_point_reg_i_21/O
                         net (fo=1, routed)           0.574     9.708    View/start_point_reg_3
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.832 r  View/start_point_reg_i_5/O
                         net (fo=1, routed)           0.815    10.647    View/map[0]
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.528    14.899    View/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    11.402    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 Logic/map_reg[167][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.507ns (27.623%)  route 3.949ns (72.377%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.537     5.088    Logic/clk_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  Logic/map_reg[167][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  Logic/map_reg[167][4]/Q
                         net (fo=1, routed)           1.282     6.790    Logic/flattened_map[839]
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.299     7.089 r  Logic/start_point_reg_i_171/O
                         net (fo=1, routed)           0.000     7.089    Logic/start_point_reg_i_171_n_0
    SLICE_X35Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     7.334 r  Logic/start_point_reg_i_72/O
                         net (fo=1, routed)           0.000     7.334    Logic/start_point_reg_i_72_n_0
    SLICE_X35Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     7.438 r  Logic/start_point_reg_i_24/O
                         net (fo=1, routed)           1.085     8.523    View/start_point_reg_16
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.316     8.839 r  View/start_point_reg_i_6/O
                         net (fo=1, routed)           0.925     9.765    View/start_point_reg_i_6_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.889 r  View/start_point_reg_i_1/O
                         net (fo=1, routed)           0.655    10.544    View/map[4]
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.528    14.899    View/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.052    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.330    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 Logic/snake_tile_type_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 0.642ns (7.837%)  route 7.550ns (92.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.539     5.090    Logic/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  Logic/snake_tile_type_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Logic/snake_tile_type_reg[3][3]/Q
                         net (fo=138, routed)         7.550    13.158    Logic/snake_tile_type_reg_n_0_[3][3]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.282 r  Logic/calc_map[20][3]_i_1/O
                         net (fo=1, routed)           0.000    13.282    Logic/calc_map[20][3]_i_1_n_0
    SLICE_X61Y51         FDRE                                         r  Logic/calc_map_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.506    14.877    Logic/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  Logic/calc_map_reg[20][3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)        0.029    15.130    Logic/calc_map_reg[20][3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[63][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 1.424ns (17.975%)  route 6.498ns (82.025%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.538     5.089    Logic/clk_IBUF_BUFG
    SLICE_X43Y71         FDSE                                         r  Logic/snake_pos_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.456     5.545 r  Logic/snake_pos_reg[2][1]/Q
                         net (fo=117, routed)         2.626     8.171    Logic/snake_pos_reg_n_0_[2][1]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.152     8.323 f  Logic/calc_map[63][4]_i_7/O
                         net (fo=8, routed)           1.337     9.660    Logic/calc_map[63][4]_i_7_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.332     9.992 r  Logic/calc_map[63][4]_i_3/O
                         net (fo=8, routed)           1.461    11.453    Logic/calc_map[63][4]_i_3_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.152    11.605 r  Logic/calc_map[63][2]_i_3/O
                         net (fo=1, routed)           1.074    12.680    Logic/calc_map[63][2]_i_3_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.332    13.012 r  Logic/calc_map[63][2]_i_1/O
                         net (fo=1, routed)           0.000    13.012    Logic/calc_map[63][2]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  Logic/calc_map_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.437    14.808    Logic/clk_IBUF_BUFG
    SLICE_X48Y58         FDRE                                         r  Logic/calc_map_reg[63][2]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.029    15.061    Logic/calc_map_reg[63][2]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[0][2]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[112][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.952ns (12.393%)  route 6.730ns (87.607%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X36Y48         FDSE                                         r  Logic/snake_pos_reg[0][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDSE (Prop_fdse_C_Q)         0.456     5.576 f  Logic/snake_pos_reg[0][2]_rep/Q
                         net (fo=148, routed)         2.335     7.911    Logic/snake_pos_reg[0][2]_rep_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.124     8.035 f  Logic/calc_map[64][4]_i_11/O
                         net (fo=46, routed)          3.378    11.414    Logic/calc_map[64][4]_i_11_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.538 f  Logic/calc_map[112][4]_i_4/O
                         net (fo=2, routed)           0.583    12.121    Logic/calc_map[112][4]_i_4_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.245 f  Logic/calc_map[112][3]_i_2/O
                         net (fo=1, routed)           0.433    12.677    Logic/calc_map[112][3]_i_2_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.801 r  Logic/calc_map[112][3]_i_1/O
                         net (fo=1, routed)           0.000    12.801    Logic/calc_map[112][3]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  Logic/calc_map_reg[112][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.427    14.798    Logic/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  Logic/calc_map_reg[112][3]/C
                         clock pessimism              0.180    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.029    14.972    Logic/calc_map_reg[112][3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 Logic/snake_tile_type_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[25][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.642ns (8.212%)  route 7.176ns (91.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.539     5.090    Logic/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  Logic/snake_tile_type_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Logic/snake_tile_type_reg[3][3]/Q
                         net (fo=138, routed)         7.176    12.784    Logic/snake_tile_type_reg_n_0_[3][3]
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.908 r  Logic/calc_map[25][3]_i_1/O
                         net (fo=1, routed)           0.000    12.908    Logic/calc_map[25][3]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  Logic/calc_map_reg[25][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.506    14.877    Logic/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  Logic/calc_map_reg[25][3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.031    15.132    Logic/calc_map_reg[25][3]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 Logic/snake_tile_type_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[27][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.642ns (8.286%)  route 7.106ns (91.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.539     5.090    Logic/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  Logic/snake_tile_type_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Logic/snake_tile_type_reg[3][3]/Q
                         net (fo=138, routed)         7.106    12.715    Logic/snake_tile_type_reg_n_0_[3][3]
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.839 r  Logic/calc_map[27][3]_i_1/O
                         net (fo=1, routed)           0.000    12.839    Logic/calc_map[27][3]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  Logic/calc_map_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        1.440    14.811    Logic/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  Logic/calc_map_reg[27][3]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)        0.031    15.066    Logic/calc_map_reg[27][3]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  2.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[89][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[118][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.807%)  route 0.222ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.554     1.467    Logic/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  Logic/calc_map_reg[89][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Logic/calc_map_reg[89][2]/Q
                         net (fo=1, routed)           0.222     1.831    Logic/calc_map_reg[89]_16[2]
    SLICE_X33Y64         FDRE                                         r  Logic/map_reg[118][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.822     1.981    Logic/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  Logic/map_reg[118][2]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.075     1.806    Logic/map_reg[118][2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[135][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[170][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.585%)  route 0.224ns (61.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.551     1.464    Logic/clk_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  Logic/calc_map_reg[135][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Logic/calc_map_reg[135][4]/Q
                         net (fo=1, routed)           0.224     1.830    Logic/calc_map_reg[135]_68[4]
    SLICE_X35Y69         FDRE                                         r  Logic/map_reg[170][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.817     1.975    Logic/clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  Logic/map_reg[170][4]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.070     1.795    Logic/map_reg[170][4]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[118][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[151][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.635%)  route 0.234ns (62.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.553     1.466    Logic/clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  Logic/calc_map_reg[118][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Logic/calc_map_reg[118][1]/Q
                         net (fo=1, routed)           0.234     1.841    Logic/calc_map_reg[118]_18[1]
    SLICE_X37Y67         FDRE                                         r  Logic/map_reg[151][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.819     1.978    Logic/clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  Logic/map_reg[151][1]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.072     1.800    Logic/map_reg[151][1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[92][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[121][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.562%)  route 0.245ns (63.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.555     1.468    Logic/clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  Logic/calc_map_reg[92][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Logic/calc_map_reg[92][0]/Q
                         net (fo=1, routed)           0.245     1.854    Logic/calc_map_reg[92]_3[0]
    SLICE_X39Y62         FDRE                                         r  Logic/map_reg[121][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.823     1.982    Logic/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  Logic/map_reg[121][0]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.075     1.807    Logic/map_reg[121][0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[95][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[124][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.909%)  route 0.241ns (63.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  Logic/calc_map_reg[95][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Logic/calc_map_reg[95][4]/Q
                         net (fo=1, routed)           0.241     1.853    Logic/calc_map_reg[95]_86[4]
    SLICE_X34Y60         FDRE                                         r  Logic/map_reg[124][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.825     1.983    Logic/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  Logic/map_reg[124][4]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.063     1.796    Logic/map_reg[124][4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[88][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[117][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.130%)  route 0.260ns (64.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.557     1.470    Logic/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  Logic/calc_map_reg[88][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Logic/calc_map_reg[88][0]/Q
                         net (fo=1, routed)           0.260     1.872    Logic/calc_map_reg[88]_82[0]
    SLICE_X37Y61         FDRE                                         r  Logic/map_reg[117][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.826     1.984    Logic/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  Logic/map_reg[117][0]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075     1.809    Logic/map_reg[117][0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[52][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.885%)  route 0.263ns (65.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  Logic/calc_map_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Logic/calc_map_reg[31][0]/Q
                         net (fo=1, routed)           0.263     1.876    Logic/calc_map_reg[31]_98[0]
    SLICE_X31Y58         FDRE                                         r  Logic/map_reg[52][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.826     1.985    Logic/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  Logic/map_reg[52][0]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.070     1.805    Logic/map_reg[52][0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[132][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[167][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.876%)  route 0.258ns (61.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.549     1.462    Logic/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  Logic/calc_map_reg[132][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  Logic/calc_map_reg[132][0]/Q
                         net (fo=1, routed)           0.258     1.884    Logic/calc_map_reg[132]_36[0]
    SLICE_X37Y63         FDRE                                         r  Logic/map_reg[167][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.822     1.981    Logic/clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  Logic/map_reg[167][0]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.075     1.806    Logic/map_reg[167][0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[0][2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.268%)  route 0.265ns (58.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.566     1.479    Logic/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Logic/snake_pos_temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Logic/snake_pos_temp_reg[0][2]/Q
                         net (fo=4, routed)           0.265     1.885    Logic/snake_pos_temp_reg[0]_130[2]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  Logic/snake_pos[0][2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.930    Logic/snake_pos[0][2]_rep__0_i_1_n_0
    SLICE_X36Y50         FDSE                                         r  Logic/snake_pos_reg[0][2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.828     1.987    Logic/clk_IBUF_BUFG
    SLICE_X36Y50         FDSE                                         r  Logic/snake_pos_reg[0][2]_rep__0/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDSE (Hold_fdse_C_D)         0.091     1.833    Logic/snake_pos_reg[0][2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Logic/snake_tile_type_reg[4][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[137][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.888%)  route 0.269ns (59.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.547     1.460    Logic/clk_IBUF_BUFG
    SLICE_X32Y73         FDSE                                         r  Logic/snake_tile_type_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDSE (Prop_fdse_C_Q)         0.141     1.601 r  Logic/snake_tile_type_reg[4][4]/Q
                         net (fo=139, routed)         0.269     1.870    Logic/snake_tile_type_reg_n_0_[4][4]
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.915 r  Logic/calc_map[137][4]_i_1/O
                         net (fo=1, routed)           0.000     1.915    Logic/calc_map[137][4]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  Logic/calc_map_reg[137][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1606, routed)        0.814     1.973    Logic/clk_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  Logic/calc_map_reg[137][4]/C
                         clock pessimism             -0.250     1.723    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.091     1.814    Logic/calc_map_reg[137][4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   View/ram1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   View/ram1/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   View/ram1/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   View/ram1/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   View/ram1/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   View/ram1/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   View/ram1/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   View/ram1/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  View/ram1/RAM_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   View/ram1/RAM_reg_1_9/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y62  Logic/map_reg[174][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64  Logic/map_reg[174][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y60  Logic/map_reg[17][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65  Logic/map_reg[18][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y65  Logic/map_reg[18][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y66  Logic/map_reg[18][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y65  Logic/map_reg[18][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y65  Logic/map_reg[18][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60  Logic/map_reg[19][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60  Logic/map_reg[19][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  Input/direction_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  Input/direction_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  Input/direction_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  Input/direction_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y48  Input/game_started_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64  Logic/map_reg[174][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65  Logic/map_reg[18][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y65  Logic/map_reg[18][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y66  Logic/map_reg[18][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y65  Logic/map_reg[18][3]/C



