xilinx rtfpga
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs2_mantissa_reg[22:0]' into 'decode_mul_rData_rs2_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12407]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs2_mantissa_reg[22:0]' into 'decode_mul_rData_rs2_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12407]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs1_mantissa_reg[22:0]' into 'decode_mul_rData_rs1_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12403]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs1_mantissa_reg[22:0]' into 'decode_mul_rData_rs1_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12403]
WARNING: [Synth 8-3936] Found unconnected internal register 'roundBack_input_payload_exactMask_reg' and it is trimmed from '25' to '24' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:9113]
DSP Report: Generating DSP mul_sum1_output_rData_muls2_0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_sum1_output_rData_muls2_1_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register decode_mul_rData_rs2_mantissa_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_sum1_output_rData_muls2_0_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_sum1_output_rData_muls2_0_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_mul_output_rData_muls_2_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: operator mul_mul_output_payload_muls_2 is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: Generating DSP mul_mul_output_rData_muls_1_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_sum1_output_rData_muls2_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register decode_mul_rData_rs1_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: operator mul_mul_output_payload_muls_1 is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: Generating DSP mul_mul_output_rData_muls_0_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register decode_mul_rData_rs2_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_0_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register decode_mul_rData_rs1_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_0_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: operator mul_mul_output_payload_muls_0 is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: operator mul_mul_output_payload_muls_0 is absorbed into DSP mul_mul_output_rData_muls_0_reg.
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3611]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3617]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj_vcc_pwrgood driven by constant 1
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj2_vcc_pwrgood driven by constant 1
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj_vdd_pwrgood driven by constant 1
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj2_vdd_pwrgood driven by constant 1
WARNING: [Synth 8-3331] design StreamArbiter_1 has unconnected port clk
WARNING: [Synth 8-3331] design StreamArbiter_1 has unconnected port reset
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_exclusiveOk
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writesPending
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_args_totalyConsistent
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isFiring
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_mem_rsp_payload_last
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal "\soc/core /VexRiscv/FpuPlugin_fpu/rf_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\soc/core /VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs2_mantissa_reg[0]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs2_mantissa_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/\mul_result_mulToAdd_rData_rs2_mantissa_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[21]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111108]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111107]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111106]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111106]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[18]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[19]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111110]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[20]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111109]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[18]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111111]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[21]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111108]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111107]__0' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[19]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111110]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[20]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111109]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/decode_mul_rData_msb1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/\add_shifter_output_rData_xMantissa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/div_divider/\shifter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/\load_s1_fsm_shift_output_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/div_divider/\div1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/div_divider/\div1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/decode_mul_rData_divSqrt_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_needCommit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/\shortPip_output_rData_value_mantissa_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/shortPip_output_rData_scrap_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/load_s1_output_rData_NV_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[0]' (FDSE) to 'soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/\CsrPlugin_interrupt_code_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' (FDCPE) to 'soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/dataCache_1/loader_killReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_PC_reg[0]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_PC_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/dataCache_1/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/dataCache_1/\stageA_wayInvalidate_reg[0] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_refilling_reg' (FDE) to 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg' (FDE) to 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_allowWrite_reg' (FDE) to 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg)
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' (FDE) to 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' (FDE) to 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[7]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface4_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
