INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/Homework3/Homework3.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/Homework3/Homework3.srcs/sim_1/new/testbench_TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_TopModule
