set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {TomasPuto.vo TomasPuto_v.sdo}}
	{{"Fast Model"} {TomasPuto_fast.vo TomasPuto_v_fast.sdo}}
}
