#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1322ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1323080 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1317070 .functor NOT 1, L_0x1360750, C4<0>, C4<0>, C4<0>;
L_0x1360460 .functor XOR 1, L_0x1360290, L_0x13603c0, C4<0>, C4<0>;
L_0x1360640 .functor XOR 1, L_0x1360460, L_0x1360570, C4<0>, C4<0>;
v0x134e7c0_0 .net *"_ivl_10", 0 0, L_0x1360570;  1 drivers
v0x134e8c0_0 .net *"_ivl_12", 0 0, L_0x1360640;  1 drivers
v0x134e9a0_0 .net *"_ivl_2", 0 0, L_0x13601f0;  1 drivers
v0x134ea60_0 .net *"_ivl_4", 0 0, L_0x1360290;  1 drivers
v0x134eb40_0 .net *"_ivl_6", 0 0, L_0x13603c0;  1 drivers
v0x134ec70_0 .net *"_ivl_8", 0 0, L_0x1360460;  1 drivers
v0x134ed50_0 .var "clk", 0 0;
v0x134edf0_0 .net "reset", 0 0, v0x134da70_0;  1 drivers
v0x134ee90_0 .net "shift_ena_dut", 0 0, v0x134e350_0;  1 drivers
v0x134ef30_0 .net "shift_ena_ref", 0 0, L_0x1360090;  1 drivers
v0x134efd0_0 .var/2u "stats1", 159 0;
v0x134f070_0 .var/2u "strobe", 0 0;
v0x134f130_0 .net "tb_match", 0 0, L_0x1360750;  1 drivers
v0x134f1f0_0 .net "tb_mismatch", 0 0, L_0x1317070;  1 drivers
E_0x131e580/0 .event negedge, v0x134d310_0;
E_0x131e580/1 .event posedge, v0x134d310_0;
E_0x131e580 .event/or E_0x131e580/0, E_0x131e580/1;
L_0x13601f0 .concat [ 1 0 0 0], L_0x1360090;
L_0x1360290 .concat [ 1 0 0 0], L_0x1360090;
L_0x13603c0 .concat [ 1 0 0 0], v0x134e350_0;
L_0x1360570 .concat [ 1 0 0 0], L_0x1360090;
L_0x1360750 .cmp/eeq 1, L_0x13601f0, L_0x1360640;
S_0x1323210 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1323080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x12f0a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x12f0a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x12f0ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x12f0b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x12f0b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x135f8f0 .functor OR 1, L_0x135f4a0, L_0x135f750, C4<0>, C4<0>;
L_0x135fcc0 .functor OR 1, L_0x135f8f0, L_0x135fb40, C4<0>, C4<0>;
L_0x1360090 .functor OR 1, L_0x135fcc0, L_0x135ff00, C4<0>, C4<0>;
v0x1313b30_0 .net *"_ivl_0", 31 0, L_0x134f330;  1 drivers
L_0x7f263dfa60a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134c490_0 .net *"_ivl_11", 28 0, L_0x7f263dfa60a8;  1 drivers
L_0x7f263dfa60f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x134c570_0 .net/2u *"_ivl_12", 31 0, L_0x7f263dfa60f0;  1 drivers
v0x134c660_0 .net *"_ivl_14", 0 0, L_0x135f750;  1 drivers
v0x134c720_0 .net *"_ivl_17", 0 0, L_0x135f8f0;  1 drivers
v0x134c830_0 .net *"_ivl_18", 31 0, L_0x135fa00;  1 drivers
L_0x7f263dfa6138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134c910_0 .net *"_ivl_21", 28 0, L_0x7f263dfa6138;  1 drivers
L_0x7f263dfa6180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x134c9f0_0 .net/2u *"_ivl_22", 31 0, L_0x7f263dfa6180;  1 drivers
v0x134cad0_0 .net *"_ivl_24", 0 0, L_0x135fb40;  1 drivers
v0x134cb90_0 .net *"_ivl_27", 0 0, L_0x135fcc0;  1 drivers
v0x134cc50_0 .net *"_ivl_28", 31 0, L_0x135fdd0;  1 drivers
L_0x7f263dfa6018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134cd30_0 .net *"_ivl_3", 28 0, L_0x7f263dfa6018;  1 drivers
L_0x7f263dfa61c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134ce10_0 .net *"_ivl_31", 28 0, L_0x7f263dfa61c8;  1 drivers
L_0x7f263dfa6210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x134cef0_0 .net/2u *"_ivl_32", 31 0, L_0x7f263dfa6210;  1 drivers
v0x134cfd0_0 .net *"_ivl_34", 0 0, L_0x135ff00;  1 drivers
L_0x7f263dfa6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134d090_0 .net/2u *"_ivl_4", 31 0, L_0x7f263dfa6060;  1 drivers
v0x134d170_0 .net *"_ivl_6", 0 0, L_0x135f4a0;  1 drivers
v0x134d230_0 .net *"_ivl_8", 31 0, L_0x135f610;  1 drivers
v0x134d310_0 .net "clk", 0 0, v0x134ed50_0;  1 drivers
v0x134d3d0_0 .var "next", 2 0;
v0x134d4b0_0 .net "reset", 0 0, v0x134da70_0;  alias, 1 drivers
v0x134d570_0 .net "shift_ena", 0 0, L_0x1360090;  alias, 1 drivers
v0x134d630_0 .var "state", 2 0;
E_0x131e7d0 .event posedge, v0x134d310_0;
E_0x131f2e0 .event anyedge, v0x134d630_0;
L_0x134f330 .concat [ 3 29 0 0], v0x134d630_0, L_0x7f263dfa6018;
L_0x135f4a0 .cmp/eq 32, L_0x134f330, L_0x7f263dfa6060;
L_0x135f610 .concat [ 3 29 0 0], v0x134d630_0, L_0x7f263dfa60a8;
L_0x135f750 .cmp/eq 32, L_0x135f610, L_0x7f263dfa60f0;
L_0x135fa00 .concat [ 3 29 0 0], v0x134d630_0, L_0x7f263dfa6138;
L_0x135fb40 .cmp/eq 32, L_0x135fa00, L_0x7f263dfa6180;
L_0x135fdd0 .concat [ 3 29 0 0], v0x134d630_0, L_0x7f263dfa61c8;
L_0x135ff00 .cmp/eq 32, L_0x135fdd0, L_0x7f263dfa6210;
S_0x134d790 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1323080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x134d9b0_0 .net "clk", 0 0, v0x134ed50_0;  alias, 1 drivers
v0x134da70_0 .var "reset", 0 0;
E_0x13059f0 .event negedge, v0x134d310_0;
S_0x134db60 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1323080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x134dd70 .param/l "STATE_HOLD" 1 4 9, C4<10>;
P_0x134ddb0 .param/l "STATE_IDLE" 1 4 7, C4<00>;
P_0x134ddf0 .param/l "STATE_SHIFT" 1 4 8, C4<01>;
v0x134dfb0_0 .net "clk", 0 0, v0x134ed50_0;  alias, 1 drivers
v0x134e0c0_0 .var "cycle_count", 1 0;
v0x134e1a0_0 .var "next_state", 1 0;
v0x134e260_0 .net "reset", 0 0, v0x134da70_0;  alias, 1 drivers
v0x134e350_0 .var "shift_ena", 0 0;
v0x134e460_0 .var "state", 1 0;
E_0x132d9e0 .event anyedge, v0x134e460_0, v0x134d4b0_0;
S_0x134e5c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1323080;
 .timescale -12 -12;
E_0x132dcd0 .event anyedge, v0x134f070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x134f070_0;
    %nor/r;
    %assign/vec4 v0x134f070_0, 0;
    %wait E_0x132dcd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x134d790;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13059f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x134da70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1323210;
T_2 ;
Ewait_0 .event/or E_0x131f2e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x134d630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x134d3d0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x134d3d0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x134d3d0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x134d3d0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x134d3d0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1323210;
T_3 ;
    %wait E_0x131e7d0;
    %load/vec4 v0x134d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x134d630_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x134d3d0_0;
    %assign/vec4 v0x134d630_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x134db60;
T_4 ;
    %wait E_0x131e7d0;
    %load/vec4 v0x134e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x134e460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x134e0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x134e350_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x134e1a0_0;
    %assign/vec4 v0x134e460_0, 0;
    %load/vec4 v0x134e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x134e1a0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134e350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x134e0c0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x134e350_0, 0;
    %load/vec4 v0x134e0c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x134e0c0_0, 0;
    %load/vec4 v0x134e0c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x134e1a0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134e350_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x134db60;
T_5 ;
    %wait E_0x132d9e0;
    %load/vec4 v0x134e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134e1a0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x134e260_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x134e1a0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134e1a0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134e1a0_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1323080;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134ed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134f070_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1323080;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x134ed50_0;
    %inv;
    %store/vec4 v0x134ed50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1323080;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x134d9b0_0, v0x134f1f0_0, v0x134ed50_0, v0x134edf0_0, v0x134ef30_0, v0x134ee90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1323080;
T_9 ;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1323080;
T_10 ;
    %wait E_0x131e580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134efd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134efd0_0, 4, 32;
    %load/vec4 v0x134f130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134efd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134efd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134efd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x134ef30_0;
    %load/vec4 v0x134ef30_0;
    %load/vec4 v0x134ee90_0;
    %xor;
    %load/vec4 v0x134ef30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134efd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x134efd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134efd0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/review2015_fsmshift/iter0/response22/top_module.sv";
