# VerilogParser
a simple parser for verilog gate level netlist
