// Seed: 1438996724
`define pp_8 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_18(
      id_2, 1
  );
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  uwire id_12;
  logic id_13 = 1'd0;
  assign id_9 = 1'b0;
  logic id_14;
  assign id_1 = 1 && 1;
  logic id_15;
  type_25(
      id_4, id_12[1 : 1]
  );
  logic id_16 = 1;
  assign id_15 = 1;
  assign id_3[1] = id_8;
  assign id_4 = 1 * 1 + 1;
  logic id_17;
  assign id_15 = 1;
  assign id_14 = id_9 ? 1'd0 : id_6 ? 1 : id_8;
endmodule
