// Seed: 2991195722
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    output uwire id_12,
    input tri0 id_13,
    output supply1 id_14,
    output wand id_15,
    input wand id_16,
    output supply0 id_17,
    output wor id_18,
    input uwire id_19,
    input wand id_20,
    output uwire id_21
    , id_24,
    input wand id_22
);
  wire id_25;
endmodule
module module_1 (
    inout logic id_0,
    inout supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    input wand id_4
);
  always_ff id_0 = #id_6 id_0;
  initial begin
    id_3 <= 1;
  end
  module_0(
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_1,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4
  );
  supply1 id_7 = 1'b0;
  wire id_8, id_9, id_10;
endmodule
