// Seed: 557180991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output supply0 id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = id_1 == -1;
  assign id_9 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6
    , id_9,
    output wor id_7
);
  always @(id_1 or posedge 1) $unsigned(19);
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
