# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_View_time_synth.v"
verilog xil_defaultlib  "../../../../CPU.srcs/sim_1/new/tb_View.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
