

================================================================
== Vivado HLS Report for 'rinvToInvPt'
================================================================
* Date:           Thu Aug 23 18:04:03 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.53|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     138|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |       21|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     106|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       21|      1|     106|     138|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |prop_hw_mac_muladeOg_U4  |prop_hw_mac_muladeOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |rinvToInvPt_table9_U  |rinvToInvPt_rinvTdEe  |       21|  0|   0|  16384|   21|     1|       344064|
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                 |                      |       21|  0|   0|  16384|   21|     1|       344064|
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_107_p2         |     +    |      0|  0|  25|           1|          25|
    |sel_tmp2_fu_169_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_154_p2          |   icmp   |      0|  0|   7|          18|           1|
    |tmp_5_fu_101_p2         |   icmp   |      0|  0|   8|          22|           1|
    |tmp_1_fu_182_p2         |    or    |      0|  0|   1|           1|           1|
    |ap_return               |  select  |      0|  0|  21|           1|          21|
    |index_fu_128_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp_cast_fu_174_p3  |  select  |      0|  0|   9|           1|           1|
    |tmp_3_fu_120_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_164_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 138|          48|         117|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_icmp_reg_237    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_tmp_18_reg_231  |   1|   0|    1|          0|
    |icmp_reg_237                              |   1|   0|    1|          0|
    |index_reg_226                             |  32|   0|   32|          0|
    |r_V_reg_210                               |  32|   0|   32|          0|
    |tmp_17_reg_221                            |   8|   0|    8|          0|
    |tmp_18_reg_231                            |   1|   0|    1|          0|
    |tmp_9_reg_215                             |  24|   0|   24|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 106|   0|  106|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_done      | out |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_return    | out |   21| ap_ctrl_hs |  rinvToInvPt | return value |
|data_V_read  |  in |   24|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.92ns
ST_1: data_V_read_2 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_V_read)

ST_1: OP1_V_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:2  %OP1_V_cast = sext i24 %data_V_read_2 to i32

ST_1: tmp (6)  [3/3] 0.92ns  loc: src/tk-mu_simple.h:431
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast


 <State 2>: 0.92ns
ST_2: tmp (6)  [2/3] 0.92ns  loc: src/tk-mu_simple.h:431
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast


 <State 3>: 2.50ns
ST_3: tmp (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast

ST_3: r_V (7)  [1/1] 2.50ns  loc: src/tk-mu_simple.h:431
_ifconv:4  %r_V = add i32 4194304, %tmp

ST_3: tmp_9 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:5  %tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_V, i32 8, i32 31)

ST_3: tmp_17 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:8  %tmp_17 = trunc i32 %r_V to i8


 <State 4>: 3.53ns
ST_4: ret_V_cast_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:6  %ret_V_cast_cast = sext i24 %tmp_9 to i25

ST_4: tmp_16 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:7  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

ST_4: p_Result_4 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:9  %p_Result_4 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %tmp_17, i14 0)

ST_4: tmp_5 (13)  [1/1] 1.34ns  loc: src/tk-mu_simple.h:431
_ifconv:10  %tmp_5 = icmp eq i22 %p_Result_4, 0

ST_4: ret_V (14)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:431
_ifconv:11  %ret_V = add i25 1, %ret_V_cast_cast

ST_4: tmp_s (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:12  %tmp_s = sext i24 %tmp_9 to i32

ST_4: tmp_2 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:13  %tmp_2 = sext i25 %ret_V to i32

ST_4: tmp_3 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:14  %tmp_3 = select i1 %tmp_5, i32 %tmp_s, i32 %tmp_2

ST_4: index (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:431 (out node of the LUT)
_ifconv:15  %index = select i1 %tmp_16, i32 %tmp_3, i32 %tmp_s

ST_4: tmp_18 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433
_ifconv:16  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_4: tmp_19 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:434
_ifconv:17  %tmp_19 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %index, i32 14, i32 31)

ST_4: icmp (21)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:434
_ifconv:18  %icmp = icmp sgt i18 %tmp_19, 0


 <State 5>: 2.39ns
ST_5: tmp_8 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435
_ifconv:19  %tmp_8 = zext i32 %index to i64

ST_5: rinvToInvPt_table9_a (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435
_ifconv:20  %rinvToInvPt_table9_a = getelementptr [16384 x i21]* @rinvToInvPt_table9, i64 0, i64 %tmp_8

ST_5: rinvToInvPt_table9_l (24)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:435
_ifconv:21  %rinvToInvPt_table9_l = load i21* %rinvToInvPt_table9_a, align 4


 <State 6>: 3.10ns
ST_6: StgValue_30 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:428
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: rinvToInvPt_table9_l (24)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:435
_ifconv:21  %rinvToInvPt_table9_l = load i21* %rinvToInvPt_table9_a, align 4

ST_6: sel_tmp1 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433 (grouped into LUT with out node sel_tmp2)
_ifconv:22  %sel_tmp1 = xor i1 %tmp_18, true

ST_6: sel_tmp2 (26)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:434 (out node of the LUT)
_ifconv:23  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_6: sel_tmp_cast (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:24  %sel_tmp_cast = select i1 %sel_tmp2, i21 0, i21 -128

ST_6: tmp_1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:25  %tmp_1 = or i1 %sel_tmp2, %tmp_18

ST_6: ssdm_int_V_write_ass (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:435 (out node of the LUT)
_ifconv:26  %ssdm_int_V_write_ass = select i1 %tmp_1, i21 %sel_tmp_cast, i21 %rinvToInvPt_table9_l

ST_6: StgValue_37 (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:437
_ifconv:27  ret i21 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rinvToInvPt_table9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_2        (read          ) [ 0000000]
OP1_V_cast           (sext          ) [ 0111000]
tmp                  (mul           ) [ 0000000]
r_V                  (add           ) [ 0100100]
tmp_9                (partselect    ) [ 0100100]
tmp_17               (trunc         ) [ 0100100]
ret_V_cast_cast      (sext          ) [ 0000000]
tmp_16               (bitselect     ) [ 0000000]
p_Result_4           (bitconcatenate) [ 0000000]
tmp_5                (icmp          ) [ 0000000]
ret_V                (add           ) [ 0000000]
tmp_s                (sext          ) [ 0000000]
tmp_2                (sext          ) [ 0000000]
tmp_3                (select        ) [ 0000000]
index                (select        ) [ 0100010]
tmp_18               (bitselect     ) [ 0100011]
tmp_19               (partselect    ) [ 0000000]
icmp                 (icmp          ) [ 0100011]
tmp_8                (zext          ) [ 0000000]
rinvToInvPt_table9_a (getelementptr ) [ 0100001]
StgValue_30          (specpipeline  ) [ 0000000]
rinvToInvPt_table9_l (load          ) [ 0000000]
sel_tmp1             (xor           ) [ 0000000]
sel_tmp2             (and           ) [ 0000000]
sel_tmp_cast         (select        ) [ 0000000]
tmp_1                (or            ) [ 0000000]
ssdm_int_V_write_ass (select        ) [ 0000000]
StgValue_37          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rinvToInvPt_table9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rinvToInvPt_table9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i8.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="data_V_read_2_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="24" slack="0"/>
<pin id="53" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="rinvToInvPt_table9_a_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="21" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="25" slack="0"/>
<pin id="60" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rinvToInvPt_table9_a/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="14" slack="0"/>
<pin id="65" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rinvToInvPt_table9_l/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="OP1_V_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_9_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_17_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ret_V_cast_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="1"/>
<pin id="86" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast_cast/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_16_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Result_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="22" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="1"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_5_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="22" slack="0"/>
<pin id="103" dir="0" index="1" bw="22" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="ret_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="24" slack="0"/>
<pin id="110" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="25" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="index_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_18_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="25" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_19_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="25" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="0"/>
<pin id="156" dir="0" index="1" bw="18" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_8_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sel_tmp1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="2"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sel_tmp2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="2"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sel_tmp_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="21" slack="0"/>
<pin id="177" dir="0" index="2" bw="21" slack="0"/>
<pin id="178" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_cast/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="2"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="ssdm_int_V_write_ass_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="21" slack="0"/>
<pin id="190" dir="0" index="2" bw="21" slack="0"/>
<pin id="191" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/6 "/>
</bind>
</comp>

<comp id="195" class="1007" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="0"/>
<pin id="198" dir="0" index="2" bw="24" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp/1 r_V/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="OP1_V_cast_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="210" class="1005" name="r_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_9_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="1"/>
<pin id="217" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_17_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="226" class="1005" name="index_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_18_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2"/>
<pin id="239" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="242" class="1005" name="rinvToInvPt_table9_a_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="1"/>
<pin id="244" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="rinvToInvPt_table9_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="50" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="84" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="101" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="87" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="120" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="113" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="128" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="128" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="158"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="169" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="174" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="63" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="68" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="204"><net_src comp="195" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="208"><net_src comp="68" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="213"><net_src comp="195" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="218"><net_src comp="72" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="224"><net_src comp="81" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="229"><net_src comp="128" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="234"><net_src comp="136" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="240"><net_src comp="154" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="245"><net_src comp="56" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: rinvToInvPt_table9 | {}
 - Input state : 
	Port: rinvToInvPt : data_V_read | {1 }
	Port: rinvToInvPt : rinvToInvPt_table9 | {5 6 }
  - Chain level:
	State 1
		tmp : 1
	State 2
	State 3
		r_V : 1
		tmp_9 : 2
		tmp_17 : 2
	State 4
		tmp_5 : 1
		ret_V : 1
		tmp_2 : 2
		tmp_3 : 3
		index : 4
		tmp_18 : 5
		tmp_19 : 5
		icmp : 6
	State 5
		rinvToInvPt_table9_a : 1
		rinvToInvPt_table9_l : 2
	State 6
		StgValue_37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_120        |    0    |    0    |    32   |
|  select  |         index_fu_128        |    0    |    0    |    32   |
|          |     sel_tmp_cast_fu_174     |    0    |    0    |    21   |
|          | ssdm_int_V_write_ass_fu_187 |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_107        |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_5_fu_101        |    0    |    0    |    8    |
|          |         icmp_fu_154         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_164       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_169       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         tmp_1_fu_182        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_195         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_2_read_fu_50  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       OP1_V_cast_fu_68      |    0    |    0    |    0    |
|   sext   |    ret_V_cast_cast_fu_84    |    0    |    0    |    0    |
|          |         tmp_s_fu_113        |    0    |    0    |    0    |
|          |         tmp_2_fu_116        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_9_fu_72         |    0    |    0    |    0    |
|          |        tmp_19_fu_144        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         tmp_17_fu_81        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_16_fu_87        |    0    |    0    |    0    |
|          |        tmp_18_fu_136        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_4_fu_94      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_8_fu_160        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   148   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     OP1_V_cast_reg_205     |   32   |
|        icmp_reg_237        |    1   |
|        index_reg_226       |   32   |
|         r_V_reg_210        |   32   |
|rinvToInvPt_table9_a_reg_242|   14   |
|       tmp_17_reg_221       |    8   |
|       tmp_18_reg_231       |    1   |
|        tmp_9_reg_215       |   24   |
+----------------------------+--------+
|            Total           |   144  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  14  |   28   ||    14   |
|    grp_fu_195    |  p1  |   2  |  24  |   48   ||    24   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  1.784  ||    38   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   148  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   144  |   186  |
+-----------+--------+--------+--------+--------+
