# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
![image](https://github.com/PreethiS647/Experiment--02-Implementation-of-combinational-logic-/assets/147313372/74284ae0-b273-44e8-b896-b2dd6fef1214)


Developed by: PREETHI S


RegisterNumber:  212223230157
*/
## RTL realization
![image](https://github.com/PreethiS647/Experiment--02-Implementation-of-combinational-logic-/assets/147313372/4f542203-4602-4879-8f07-a92acbbd69ca)

## Truth table:
![image](https://github.com/PreethiS647/Experiment--02-Implementation-of-combinational-logic-/assets/147313372/9967737a-29f0-499f-9b2a-2705e69e69d6)


## Timing Diagram

![image](https://github.com/PreethiS647/Experiment--02-Implementation-of-combinational-logic-/assets/147313372/ad3f1488-e1bf-4599-831b-e783e59ca45b)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
