m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/aluno/Documents/CI_DIGITAL/SD122/A-101
Emux_2x1
Z0 w1744675719
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z3 dC:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001
Z4 8C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/mux_2x1.vhd
Z5 FC:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/mux_2x1.vhd
l0
L4 1
VYioULI>4<`3n[eUAL>H5T1
!s100 lId;8bLU8hYl35R91I`6K1
Z6 OV;C;2020.1;71
33
Z7 !s110 1744677418
!i10b 1
Z8 !s108 1744677418.000000
Z9 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/mux_2x1.vhd|
Z10 !s107 C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/mux_2x1.vhd|
!i113 1
Z11 o-work work -2008 -explicit
Z12 tExplicit 1 NoCoverage 1 CvgOpt 0
Abehavioural
R1
R2
DEx4 work 7 mux_2x1 0 22 YioULI>4<`3n[eUAL>H5T1
!i122 0
l14
L13 13
VQS]HSnTT@]@Nbm^Sf1GU50
!s100 QS_1T:n<PnYj0K3B:NCP81
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etestbench_mux_2x1
Z13 w1744675742
Z14 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
R1
R2
!i122 1
R3
Z15 8C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/testbench_mux_2x1.vhd
Z16 FC:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/testbench_mux_2x1.vhd
l0
L7 1
VOGBbTMe::?>_0mQam^akl2
!s100 9W@FLn5J67h[;7JF]n:z[3
R6
33
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/testbench_mux_2x1.vhd|
!s107 C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/testbench_mux_2x1.vhd|
!i113 1
R11
R12
Astimulus
R14
R1
R2
DEx4 work 17 testbench_mux_2x1 0 22 OGBbTMe::?>_0mQam^akl2
!i122 1
l23
L10 38
ViCeAb:Y3@W1fXjI1SWkB12
!s100 iR;0lmWPMnd1SAjhH<4e>0
R6
33
R7
!i10b 1
R8
R17
Z18 !s107 C:/Users/aluno/Documents/CI_DIGITAL/VHDL/A-001/testbench_mux_2x1.vhd|
!i113 1
R11
R12
