<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dummy_plug.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUMMY_PLUG_AXI4_STREAM_TEST_1_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DUMMY_PLUG_AXI4_TEST_1_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DUMMY_PLUG_AXI4_TEST_1_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DUMMY_PLUG_AXI4_TEST_1_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1351395219" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1351395219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356862333" xil_pn:in_ck="1294800870985496410" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1356862333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_channel_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_core.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_master_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_models.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_signal_printer.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_slave_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_stream_master_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_stream_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_stream_slave_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_types.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/core.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/marchal.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/reader.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/sync.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/util.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/vocal.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_stream_test_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_stream_test_1_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_2.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_3.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1356854479" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1228012688670093358" xil_pn:start_ts="1356854479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356854479" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5161545050447831212" xil_pn:start_ts="1356854479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351395220" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="273262939652916993" xil_pn:start_ts="1351395220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356862333" xil_pn:in_ck="1294800870985496410" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1356862333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_channel_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_core.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_master_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_models.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_signal_printer.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_slave_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_stream_master_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_stream_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_stream_slave_player.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_types.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/core.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/marchal.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/reader.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/sync.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/util.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/core/vocal.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_stream_test_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_stream_test_1_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_1.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_2.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_3.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4/axi4_test_1_4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1356862421" xil_pn:in_ck="1294800870985496410" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6145818100162342278" xil_pn:start_ts="1356862395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DUMMY_PLUG_AXI4_TEST_1_1_beh.prj"/>
      <outfile xil_pn:name="DUMMY_PLUG_AXI4_TEST_1_1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1356862423" xil_pn:in_ck="-2862125765806754842" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4137345294877792904" xil_pn:start_ts="1356862421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DUMMY_PLUG_AXI4_TEST_1_1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
