Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Sep 29 17:21:42 2018
| Host         : wymt-GP62-6QG running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file adder_top_control_sets_placed.rpt
| Design       : adder_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              54 |           11 |
| No           | Yes                   | No                     |              60 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              68 |           12 |
| Yes          | Yes                   | No                     |              98 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_blk/d_oversample_tick_cnt                | btnC_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                  | btnC_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_blk/q_state[4]_i_1__0_n_0                | btnC_IBUF        |                2 |             10 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_tx_blk/q_state[4]_i_1_n_0                   | btnC_IBUF        |                2 |             10 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_fifo/q_adder_opr2_reg[8][1]              | btnC_IBUF        |                2 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_fifo/q_adder_opr1_reg[9]_0[1]            | btnC_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_fifo/q_adder_opr2_reg[8][0]              | btnC_IBUF        |                2 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_blk/d_data                               | btnC_IBUF        |                2 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_tx_blk/d_data                               | btnC_IBUF        |                2 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_fifo/E[0]                                | btnC_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_fifo/q_adder_opr1_reg[9]_0[0]            | btnC_IBUF        |                3 |             16 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_tx_fifo/E[0]                                | btnC_IBUF        |                3 |             18 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5_i_1__0_n_0 |                  |                2 |             32 |
|  clk_IBUF_BUFG | adder_hci/uart_blk/uart_rx_blk/q_adder_opr1_reg[7]                  |                  |                2 |             32 |
|  clk_IBUF_BUFG |                                                                     | btnC_IBUF        |               26 |            114 |
+----------------+---------------------------------------------------------------------+------------------+------------------+----------------+


