

================================================================
== Vitis HLS Report for 'load_tile_mm_Loop_InputTileHread_proc'
================================================================
* Date:           Tue Oct 21 03:21:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.94>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%p_read_12 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 4 'read' 'p_read_12' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%p_read_13 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 5 'read' 'p_read_13' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%p_read47 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 6 'read' 'p_read47' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i64 %p_read47"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i64 %p_read47" [src/srcnn.cpp:32]   --->   Operation 8 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i58.i5, i58 %trunc_ln32, i5 0" [src/srcnn.cpp:32]   --->   Operation 9 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i64 %p_read47" [src/srcnn.cpp:32]   --->   Operation 10 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %trunc_ln32_1, i2 0" [src/srcnn.cpp:32]   --->   Operation 11 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.08ns)   --->   "%sub_ln32 = sub i63 %p_shl, i63 %p_shl2" [src/srcnn.cpp:32]   --->   Operation 12 'sub' 'sub_ln32' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.11ns)   --->   "%mul_ln32 = mul i10 %empty, i10 280" [src/srcnn.cpp:32]   --->   Operation 13 'mul' 'mul_ln32' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cast = zext i9 %p_read_13"   --->   Operation 14 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cast1 = zext i9 %p_read_12"   --->   Operation 15 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.74ns)   --->   "%bound = mul i18 %cast, i18 %cast1"   --->   Operation 16 'mul' 'bound' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 17 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.83ns)   --->   "%p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 19 [1/1] (1.83ns)   --->   "%p_read_11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln47 = add i10 %p_read_11, i10 1018" [src/srcnn.cpp:47]   --->   Operation 20 'add' 'add_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln32 = call void @load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, i10 %mul_ln32, i10 %add_ln47, i10 %add_ln47, i18 %bound, i9 %p_read_12, i10 %p_read_10, i64 %in_read, i32 %gmem_in, i63 %sub_ln32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" [src/srcnn.cpp:32]   --->   Operation 21 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln32 = call void @load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, i10 %mul_ln32, i10 %add_ln47, i10 %add_ln47, i18 %bound, i9 %p_read_12, i10 %p_read_10, i64 %in_read, i32 %gmem_in, i63 %sub_ln32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" [src/srcnn.cpp:32]   --->   Operation 26 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.948ns
The critical path consists of the following:
	wire read operation ('p_read47') on port 'p_read' [16]  (1.838 ns)
	'mul' operation ('mul_ln32', src/srcnn.cpp:32) [27]  (2.110 ns)

 <State 2>: 2.625ns
The critical path consists of the following:
	wire read operation ('p_read_11') on port 'p_read3' [13]  (1.838 ns)
	'add' operation ('add_ln47', src/srcnn.cpp:47) [28]  (0.787 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
