(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "xilinx_pci_exp_8_lane_ep")
  (DATE "Fri Feb 23 13:38:20 2007")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "J.32")
  (DIVIDER /)
  (VOLTAGE 0.95)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1694 )( 1694 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1685 )( 1685 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1685 )( 1685 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1676 )( 1676 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1710 )( 1710 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1706 )( 1706 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1701 )( 1701 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2277 )( 2277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2574 )( 2574 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_1__ram_tdp2_inst)
      (DELAY
        (ABSOLUTE
          (PORT DIA[31] ( 2024 ))
          (PORT DIA[30] ( 2448 ))
          (PORT DIA[29] ( 2192 ))
          (PORT DIA[28] ( 2122 ))
          (PORT DIA[27] ( 2224 ))
          (PORT DIA[26] ( 2223 ))
          (PORT DIA[25] ( 2233 ))
          (PORT DIA[24] ( 2133 ))
          (PORT DIA[23] ( 2080 ))
          (PORT DIA[22] ( 2139 ))
          (PORT DIA[21] ( 1936 ))
          (PORT DIA[20] ( 1792 ))
          (PORT DIA[19] ( 1932 ))
          (PORT DIA[18] ( 1964 ))
          (PORT DIA[17] ( 1970 ))
          (PORT DIA[16] ( 1945 ))
          (PORT DIA[15] ( 2148 ))
          (PORT DIA[14] ( 2131 ))
          (PORT DIA[13] ( 2129 ))
          (PORT DIA[12] ( 1784 ))
          (PORT DIA[11] ( 2195 ))
          (PORT DIA[10] ( 1888 ))
          (PORT DIA[9] ( 1927 ))
          (PORT DIA[8] ( 2164 ))
          (PORT DIA[7] ( 2132 ))
          (PORT DIA[6] ( 2106 ))
          (PORT DIA[5] ( 2072 ))
          (PORT DIA[4] ( 1746 ))
          (PORT DIA[3] ( 2159 ))
          (PORT DIA[2] ( 2020 ))
          (PORT DIA[1] ( 1948 ))
          (PORT DIA[0] ( 1974 ))
          (PORT ADDRAL[14] ( 2443 ))
          (PORT ADDRAL[13] ( 2189 ))
          (PORT ADDRAL[12] ( 1744 ))
          (PORT ADDRAL[11] ( 2511 ))
          (PORT ADDRAL[10] ( 2399 ))
          (PORT ADDRAL[9] ( 2213 ))
          (PORT ADDRAL[8] ( 2256 ))
          (PORT ADDRAL[7] ( 2329 ))
          (PORT ADDRAL[6] ( 2315 ))
          (PORT ADDRAL[5] ( 2505 ))
          (PORT ADDRBL[14] ( 2162 ))
          (PORT ADDRBL[13] ( 2118 ))
          (PORT ADDRBL[12] ( 2426 ))
          (PORT ADDRBL[11] ( 2492 ))
          (PORT ADDRBL[10] ( 2259 ))
          (PORT ADDRBL[9] ( 2049 ))
          (PORT ADDRBL[8] ( 1604 ))
          (PORT ADDRBL[7] ( 2393 ))
          (PORT ADDRBL[6] ( 2091 ))
          (PORT ADDRBL[5] ( 2099 ))
          (PORT WEAL[3] ( 2336 ))
          (PORT WEAL[2] ( 2336 ))
          (PORT WEAL[1] ( 2133 ))
          (PORT WEAL[0] ( 2133 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1753 )( 1753 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1762 )( 1762 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1753 )( 1753 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1762 )( 1762 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1774 )( 1774 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1778 )( 1778 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1774 )( 1774 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2159 )( 2159 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2084 )( 2084 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_1__ram_tdp2_inst)
      (DELAY
        (ABSOLUTE
          (PORT DIA[31] ( 2299 ))
          (PORT DIA[30] ( 2095 ))
          (PORT DIA[29] ( 2565 ))
          (PORT DIA[28] ( 2148 ))
          (PORT DIA[27] ( 2444 ))
          (PORT DIA[26] ( 1826 ))
          (PORT DIA[25] ( 2661 ))
          (PORT DIA[24] ( 2352 ))
          (PORT DIA[23] ( 2274 ))
          (PORT DIA[22] ( 2243 ))
          (PORT DIA[21] ( 2584 ))
          (PORT DIA[20] ( 2227 ))
          (PORT DIA[19] ( 2567 ))
          (PORT DIA[18] ( 2570 ))
          (PORT DIA[17] ( 2640 ))
          (PORT DIA[16] ( 2127 ))
          (PORT DIA[15] ( 2447 ))
          (PORT DIA[14] ( 2433 ))
          (PORT DIA[13] ( 2733 ))
          (PORT DIA[12] ( 2264 ))
          (PORT DIA[11] ( 2517 ))
          (PORT DIA[10] ( 2172 ))
          (PORT DIA[9] ( 2419 ))
          (PORT DIA[8] ( 2265 ))
          (PORT DIA[7] ( 2192 ))
          (PORT DIA[6] ( 2358 ))
          (PORT DIA[5] ( 2260 ))
          (PORT DIA[4] ( 2059 ))
          (PORT DIA[3] ( 1972 ))
          (PORT DIA[2] ( 2121 ))
          (PORT DIA[1] ( 1752 ))
          (PORT DIA[0] ( 1867 ))
          (PORT ADDRAL[14] ( 2104 ))
          (PORT ADDRAL[13] ( 2472 ))
          (PORT ADDRAL[12] ( 2345 ))
          (PORT ADDRAL[11] ( 2065 ))
          (PORT ADDRAL[10] ( 2474 ))
          (PORT ADDRAL[9] ( 1797 ))
          (PORT ADDRAL[8] ( 2312 ))
          (PORT ADDRAL[7] ( 2368 ))
          (PORT ADDRAL[6] ( 2662 ))
          (PORT ADDRAL[5] ( 2737 ))
          (PORT ADDRBL[14] ( 2740 ))
          (PORT ADDRBL[13] ( 2370 ))
          (PORT ADDRBL[12] ( 1607 ))
          (PORT ADDRBL[11] ( 2433 ))
          (PORT ADDRBL[10] ( 2141 ))
          (PORT ADDRBL[9] ( 2143 ))
          (PORT ADDRBL[8] ( 1944 ))
          (PORT ADDRBL[7] ( 1579 ))
          (PORT ADDRBL[6] ( 1565 ))
          (PORT ADDRBL[5] ( 2158 ))
          (PORT WEAL[3] ( 1809 ))
          (PORT WEAL[2] ( 1809 ))
          (PORT WEAL[1] ( 1770 ))
          (PORT WEAL[0] ( 1770 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1792 )( 1792 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1825 )( 1825 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1792 )( 1792 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1825 )( 1825 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1820 )( 1820 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1836 )( 1836 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1820 )( 1820 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2109 )( 2109 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1334 )( 1334 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem32)
      (DELAY
        (ABSOLUTE
          (PORT DIB[31] ( 1035 ))
          (PORT DIB[30] ( 1070 ))
          (PORT DIB[29] ( 1376 ))
          (PORT DIB[28] ( 977 ))
          (PORT DIB[27] ( 1248 ))
          (PORT DIB[26] ( 820 ))
          (PORT DIB[25] ( 974 ))
          (PORT DIB[24] ( 728 ))
          (PORT DIB[23] ( 885 ))
          (PORT DIB[22] ( 722 ))
          (PORT DIB[21] ( 899 ))
          (PORT DIB[20] ( 618 ))
          (PORT DIB[19] ( 1384 ))
          (PORT DIB[18] ( 895 ))
          (PORT DIB[17] ( 1022 ))
          (PORT DIB[16] ( 923 ))
          (PORT DIB[15] ( 1117 ))
          (PORT DIB[14] ( 958 ))
          (PORT DIB[13] ( 1108 ))
          (PORT DIB[12] ( 1205 ))
          (PORT DIB[11] ( 941 ))
          (PORT DIB[10] ( 661 ))
          (PORT DIB[9] ( 726 ))
          (PORT DIB[8] ( 683 ))
          (PORT DIB[7] ( 857 ))
          (PORT DIB[6] ( 890 ))
          (PORT DIB[5] ( 843 ))
          (PORT DIB[4] ( 605 ))
          (PORT DIB[3] ( 857 ))
          (PORT DIB[2] ( 710 ))
          (PORT DIB[1] ( 1039 ))
          (PORT DIB[0] ( 992 ))
          (PORT ADDRAL[14] ( 1269 ))
          (PORT ADDRAL[13] ( 1040 ))
          (PORT ADDRAL[12] ( 1327 ))
          (PORT ADDRAL[11] ( 1102 ))
          (PORT ADDRAL[10] ( 1352 ))
          (PORT ADDRAL[9] ( 820 ))
          (PORT ADDRAL[8] ( 899 ))
          (PORT ADDRAL[7] ( 755 ))
          (PORT ADDRAL[6] ( 1592 ))
          (PORT ADDRBL[14] ( 1115 ))
          (PORT ADDRBL[13] ( 1258 ))
          (PORT ADDRBL[12] ( 1296 ))
          (PORT ADDRBL[11] ( 1217 ))
          (PORT ADDRBL[10] ( 1001 ))
          (PORT ADDRBL[9] ( 995 ))
          (PORT ADDRBL[8] ( 1082 ))
          (PORT ADDRBL[7] ( 1136 ))
          (PORT ADDRBL[6] ( 1161 ))
          (PORT WEBL[3] ( 1023 ))
          (PORT WEBL[2] ( 1023 ))
          (PORT WEBL[1] ( 1023 ))
          (PORT WEBL[0] ( 1023 ))
          (IOPATH REGCLKAL DOA[0] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[10] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[12] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[14] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[16] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[18] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[2] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[20] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[22] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[24] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[26] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[28] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[30] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[4] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[6] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[8] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1825 )( 1825 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1792 )( 1792 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1825 )( 1825 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1792 )( 1792 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1836 )( 1836 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1820 )( 1820 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1836 )( 1836 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1127 )( 1127 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 810 )( 810 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem64)
      (DELAY
        (ABSOLUTE
          (PORT DIB[31] ( 795 ))
          (PORT DIB[30] ( 729 ))
          (PORT DIB[29] ( 916 ))
          (PORT DIB[28] ( 791 ))
          (PORT DIB[27] ( 801 ))
          (PORT DIB[26] ( 607 ))
          (PORT DIB[25] ( 675 ))
          (PORT DIB[24] ( 522 ))
          (PORT DIB[23] ( 657 ))
          (PORT DIB[22] ( 649 ))
          (PORT DIB[21] ( 602 ))
          (PORT DIB[20] ( 408 ))
          (PORT DIB[19] ( 920 ))
          (PORT DIB[18] ( 1073 ))
          (PORT DIB[17] ( 767 ))
          (PORT DIB[16] ( 509 ))
          (PORT DIB[15] ( 729 ))
          (PORT DIB[14] ( 923 ))
          (PORT DIB[13] ( 899 ))
          (PORT DIB[12] ( 763 ))
          (PORT DIB[11] ( 741 ))
          (PORT DIB[10] ( 672 ))
          (PORT DIB[9] ( 519 ))
          (PORT DIB[8] ( 709 ))
          (PORT DIB[7] ( 693 ))
          (PORT DIB[6] ( 770 ))
          (PORT DIB[5] ( 495 ))
          (PORT DIB[4] ( 608 ))
          (PORT DIB[3] ( 769 ))
          (PORT DIB[2] ( 744 ))
          (PORT DIB[1] ( 1154 ))
          (PORT DIB[0] ( 778 ))
          (PORT ADDRAL[14] ( 1236 ))
          (PORT ADDRAL[13] ( 719 ))
          (PORT ADDRAL[12] ( 1038 ))
          (PORT ADDRAL[11] ( 664 ))
          (PORT ADDRAL[10] ( 851 ))
          (PORT ADDRAL[9] ( 670 ))
          (PORT ADDRAL[8] ( 1081 ))
          (PORT ADDRAL[7] ( 548 ))
          (PORT ADDRAL[6] ( 915 ))
          (PORT ADDRBL[14] ( 910 ))
          (PORT ADDRBL[13] ( 934 ))
          (PORT ADDRBL[12] ( 1094 ))
          (PORT ADDRBL[11] ( 960 ))
          (PORT ADDRBL[10] ( 898 ))
          (PORT ADDRBL[9] ( 980 ))
          (PORT ADDRBL[8] ( 766 ))
          (PORT ADDRBL[7] ( 1295 ))
          (PORT ADDRBL[6] ( 1024 ))
          (PORT WEBL[3] ( 992 ))
          (PORT WEBL[2] ( 992 ))
          (PORT WEBL[1] ( 992 ))
          (PORT WEBL[0] ( 992 ))
          (IOPATH REGCLKAL DOA[0] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[10] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[12] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[14] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[16] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[18] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[2] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[20] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[22] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[24] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[26] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[28] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[30] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[4] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[6] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[8] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1842 )( 1842 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1830 )( 1830 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1842 )( 1842 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1830 )( 1830 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1858 )( 1858 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1851 )( 1851 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1858 )( 1858 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 678 )( 678 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 663 )( 663 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_io_mem)
      (DELAY
        (ABSOLUTE
          (PORT DIB[31] ( 573 ))
          (PORT DIB[30] ( 571 ))
          (PORT DIB[29] ( 733 ))
          (PORT DIB[28] ( 591 ))
          (PORT DIB[27] ( 422 ))
          (PORT DIB[26] ( 554 ))
          (PORT DIB[25] ( 473 ))
          (PORT DIB[24] ( 329 ))
          (PORT DIB[23] ( 669 ))
          (PORT DIB[22] ( 923 ))
          (PORT DIB[21] ( 461 ))
          (PORT DIB[20] ( 760 ))
          (PORT DIB[19] ( 763 ))
          (PORT DIB[18] ( 858 ))
          (PORT DIB[17] ( 482 ))
          (PORT DIB[16] ( 766 ))
          (PORT DIB[15] ( 720 ))
          (PORT DIB[14] ( 839 ))
          (PORT DIB[13] ( 701 ))
          (PORT DIB[12] ( 948 ))
          (PORT DIB[11] ( 768 ))
          (PORT DIB[10] ( 694 ))
          (PORT DIB[9] ( 693 ))
          (PORT DIB[8] ( 842 ))
          (PORT DIB[7] ( 527 ))
          (PORT DIB[6] ( 966 ))
          (PORT DIB[5] ( 692 ))
          (PORT DIB[4] ( 803 ))
          (PORT DIB[3] ( 524 ))
          (PORT DIB[2] ( 956 ))
          (PORT DIB[1] ( 655 ))
          (PORT DIB[0] ( 874 ))
          (PORT ADDRAL[14] ( 555 ))
          (PORT ADDRAL[13] ( 711 ))
          (PORT ADDRAL[12] ( 566 ))
          (PORT ADDRAL[11] ( 762 ))
          (PORT ADDRAL[10] ( 648 ))
          (PORT ADDRAL[9] ( 822 ))
          (PORT ADDRAL[8] ( 613 ))
          (PORT ADDRAL[7] ( 498 ))
          (PORT ADDRAL[6] ( 685 ))
          (PORT ADDRBL[14] ( 764 ))
          (PORT ADDRBL[13] ( 634 ))
          (PORT ADDRBL[12] ( 886 ))
          (PORT ADDRBL[11] ( 784 ))
          (PORT ADDRBL[10] ( 733 ))
          (PORT ADDRBL[9] ( 727 ))
          (PORT ADDRBL[8] ( 740 ))
          (PORT ADDRBL[7] ( 724 ))
          (PORT ADDRBL[6] ( 636 ))
          (PORT WEBL[3] ( 712 ))
          (PORT WEBL[2] ( 712 ))
          (PORT WEBL[1] ( 712 ))
          (PORT WEBL[0] ( 712 ))
          (IOPATH REGCLKAL DOA[0] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[10] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[12] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[14] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[16] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[18] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[2] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[20] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[22] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[24] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[26] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[28] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[30] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[4] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[6] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[8] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMUSERCLKINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1808 )( 1808 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMCORECLKINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1808 )( 1808 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMCORECLKDLOINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1708 )( 1708 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMUSERCLKTXOINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1806 )( 1806 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMCORECLKTXOINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1806 )( 1806 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMUSERCLKRXOINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1776 )( 1776 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep_CRMCORECLKRXOINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1776 )( 1776 ))
        )
      )
  )
  (CELL (CELLTYPE "X_PCIE_INTERNAL_1_1")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_ep)
      (DELAY
        (ABSOLUTE
          (PORT PIPERXELECIDLEL0 ( 1579 ))
          (PORT PIPEPHYSTATUSL0 ( 2018 ))
          (PORT PIPERXDATAKL0 ( 2174 ))
          (PORT PIPERXVALIDL0 ( 2020 ))
          (PORT PIPERXCHANISALIGNEDL0 ( 1985 ))
          (PORT PIPERXELECIDLEL1 ( 1870 ))
          (PORT PIPEPHYSTATUSL1 ( 2005 ))
          (PORT PIPERXDATAKL1 ( 2163 ))
          (PORT PIPERXVALIDL1 ( 1862 ))
          (PORT PIPERXCHANISALIGNEDL1 ( 1936 ))
          (PORT PIPERXELECIDLEL2 ( 2265 ))
          (PORT PIPEPHYSTATUSL2 ( 2160 ))
          (PORT PIPERXDATAKL2 ( 2377 ))
          (PORT PIPERXVALIDL2 ( 1940 ))
          (PORT PIPERXCHANISALIGNEDL2 ( 1299 ))
          (PORT PIPERXELECIDLEL3 ( 2151 ))
          (PORT PIPEPHYSTATUSL3 ( 1737 ))
          (PORT PIPERXDATAKL3 ( 2079 ))
          (PORT PIPERXVALIDL3 ( 1961 ))
          (PORT PIPERXCHANISALIGNEDL3 ( 1709 ))
          (PORT CRMURSTN ( 922 ))
          (PORT CRMMGMTRSTN ( 1599 ))
          (PORT CRMUSERCFGRSTN ( 415 ))
          (PORT LLKTXSRCRDYN ( 1542 ))
          (PORT LLKTXSRCDSCN ( 765 ))
          (PORT LLKTXSOFN ( 1608 ))
          (PORT LLKTXEOFN ( 996 ))
          (PORT LLKRXDSTREQN ( 1386 ))
          (PORT LLKRXDSTCONTREQN ( 1762 ))
          (PORT MGMTWREN ( 2221 ))
          (PORT MGMTRDEN ( 2806 ))
          (PORT L0SETDETECTEDFATALERROR ( 2019 ))
          (PORT L0SETUSERDETECTEDPARITYERROR ( 2114 ))
          (PORT L0SETUSERMASTERDATAPARITY ( 2506 ))
          (PORT L0SETUSERRECEIVEDMASTERABORT ( 2381 ))
          (PORT L0SETUSERRECEIVEDTARGETABORT ( 2283 ))
          (PORT L0SETUSERSYSTEMERROR ( 2569 ))
          (PORT L0SETUNSUPPORTEDREQUESTOTHERERROR ( 3107 ))
          (PORT PIPERXSTATUSL0[2] ( 1980 ))
          (PORT PIPERXSTATUSL0[1] ( 1900 ))
          (PORT PIPERXSTATUSL0[0] ( 1909 ))
          (PORT PIPERXDATAL0[7] ( 1936 ))
          (PORT PIPERXDATAL0[6] ( 1760 ))
          (PORT PIPERXDATAL0[5] ( 2012 ))
          (PORT PIPERXDATAL0[4] ( 1922 ))
          (PORT PIPERXDATAL0[3] ( 2068 ))
          (PORT PIPERXDATAL0[2] ( 2238 ))
          (PORT PIPERXDATAL0[1] ( 2302 ))
          (PORT PIPERXDATAL0[0] ( 2224 ))
          (PORT PIPERXSTATUSL1[2] ( 1235 ))
          (PORT PIPERXSTATUSL1[1] ( 1312 ))
          (PORT PIPERXSTATUSL1[0] ( 2122 ))
          (PORT PIPERXDATAL1[7] ( 1150 ))
          (PORT PIPERXDATAL1[6] ( 1180 ))
          (PORT PIPERXDATAL1[5] ( 2162 ))
          (PORT PIPERXDATAL1[4] ( 2246 ))
          (PORT PIPERXDATAL1[3] ( 2162 ))
          (PORT PIPERXDATAL1[2] ( 1180 ))
          (PORT PIPERXDATAL1[1] ( 2157 ))
          (PORT PIPERXDATAL1[0] ( 1366 ))
          (PORT PIPERXSTATUSL2[2] ( 1903 ))
          (PORT PIPERXSTATUSL2[1] ( 1869 ))
          (PORT PIPERXSTATUSL2[0] ( 2029 ))
          (PORT PIPERXDATAL2[7] ( 1275 ))
          (PORT PIPERXDATAL2[6] ( 2316 ))
          (PORT PIPERXDATAL2[5] ( 2343 ))
          (PORT PIPERXDATAL2[4] ( 1357 ))
          (PORT PIPERXDATAL2[3] ( 2268 ))
          (PORT PIPERXDATAL2[2] ( 2170 ))
          (PORT PIPERXDATAL2[1] ( 2357 ))
          (PORT PIPERXDATAL2[0] ( 2190 ))
          (PORT PIPERXSTATUSL3[2] ( 1708 ))
          (PORT PIPERXSTATUSL3[1] ( 1787 ))
          (PORT PIPERXSTATUSL3[0] ( 1693 ))
          (PORT PIPERXDATAL3[7] ( 2163 ))
          (PORT PIPERXDATAL3[6] ( 2138 ))
          (PORT PIPERXDATAL3[5] ( 2391 ))
          (PORT PIPERXDATAL3[4] ( 1348 ))
          (PORT PIPERXDATAL3[3] ( 2323 ))
          (PORT PIPERXDATAL3[2] ( 2401 ))
          (PORT PIPERXDATAL3[1] ( 2156 ))
          (PORT PIPERXDATAL3[0] ( 2100 ))
          (PORT MIMRXBRDATA[63] ( 1783 ))
          (PORT MIMRXBRDATA[62] ( 2847 ))
          (PORT MIMRXBRDATA[61] ( 2817 ))
          (PORT MIMRXBRDATA[60] ( 2843 ))
          (PORT MIMRXBRDATA[59] ( 2586 ))
          (PORT MIMRXBRDATA[58] ( 2735 ))
          (PORT MIMRXBRDATA[57] ( 2401 ))
          (PORT MIMRXBRDATA[56] ( 2158 ))
          (PORT MIMRXBRDATA[55] ( 2817 ))
          (PORT MIMRXBRDATA[54] ( 2685 ))
          (PORT MIMRXBRDATA[53] ( 1813 ))
          (PORT MIMRXBRDATA[52] ( 2842 ))
          (PORT MIMRXBRDATA[51] ( 2905 ))
          (PORT MIMRXBRDATA[50] ( 2916 ))
          (PORT MIMRXBRDATA[49] ( 2812 ))
          (PORT MIMRXBRDATA[48] ( 1847 ))
          (PORT MIMRXBRDATA[47] ( 2959 ))
          (PORT MIMRXBRDATA[46] ( 1821 ))
          (PORT MIMRXBRDATA[45] ( 2786 ))
          (PORT MIMRXBRDATA[44] ( 1820 ))
          (PORT MIMRXBRDATA[43] ( 2105 ))
          (PORT MIMRXBRDATA[42] ( 1847 ))
          (PORT MIMRXBRDATA[41] ( 2020 ))
          (PORT MIMRXBRDATA[40] ( 2577 ))
          (PORT MIMRXBRDATA[39] ( 1910 ))
          (PORT MIMRXBRDATA[38] ( 1999 ))
          (PORT MIMRXBRDATA[37] ( 1892 ))
          (PORT MIMRXBRDATA[36] ( 1977 ))
          (PORT MIMRXBRDATA[35] ( 1820 ))
          (PORT MIMRXBRDATA[34] ( 2884 ))
          (PORT MIMRXBRDATA[33] ( 2667 ))
          (PORT MIMRXBRDATA[32] ( 2871 ))
          (PORT MIMRXBRDATA[31] ( 2587 ))
          (PORT MIMRXBRDATA[30] ( 2145 ))
          (PORT MIMRXBRDATA[29] ( 2616 ))
          (PORT MIMRXBRDATA[28] ( 2688 ))
          (PORT MIMRXBRDATA[27] ( 2227 ))
          (PORT MIMRXBRDATA[26] ( 2803 ))
          (PORT MIMRXBRDATA[25] ( 2281 ))
          (PORT MIMRXBRDATA[24] ( 2139 ))
          (PORT MIMRXBRDATA[23] ( 2820 ))
          (PORT MIMRXBRDATA[22] ( 1723 ))
          (PORT MIMRXBRDATA[21] ( 2038 ))
          (PORT MIMRXBRDATA[20] ( 1690 ))
          (PORT MIMRXBRDATA[19] ( 2769 ))
          (PORT MIMRXBRDATA[18] ( 1634 ))
          (PORT MIMRXBRDATA[17] ( 2773 ))
          (PORT MIMRXBRDATA[16] ( 2285 ))
          (PORT MIMRXBRDATA[15] ( 2864 ))
          (PORT MIMRXBRDATA[14] ( 2858 ))
          (PORT MIMRXBRDATA[13] ( 2805 ))
          (PORT MIMRXBRDATA[12] ( 1709 ))
          (PORT MIMRXBRDATA[11] ( 2606 ))
          (PORT MIMRXBRDATA[10] ( 2863 ))
          (PORT MIMRXBRDATA[9] ( 2580 ))
          (PORT MIMRXBRDATA[8] ( 1859 ))
          (PORT MIMRXBRDATA[7] ( 2204 ))
          (PORT MIMRXBRDATA[6] ( 2326 ))
          (PORT MIMRXBRDATA[5] ( 2423 ))
          (PORT MIMRXBRDATA[4] ( 1890 ))
          (PORT MIMRXBRDATA[3] ( 2272 ))
          (PORT MIMRXBRDATA[2] ( 1888 ))
          (PORT MIMRXBRDATA[1] ( 1909 ))
          (PORT MIMRXBRDATA[0] ( 1699 ))
          (PORT MIMTXBRDATA[63] ( 1620 ))
          (PORT MIMTXBRDATA[62] ( 1589 ))
          (PORT MIMTXBRDATA[61] ( 1547 ))
          (PORT MIMTXBRDATA[60] ( 1503 ))
          (PORT MIMTXBRDATA[59] ( 2130 ))
          (PORT MIMTXBRDATA[58] ( 1654 ))
          (PORT MIMTXBRDATA[57] ( 2165 ))
          (PORT MIMTXBRDATA[56] ( 2656 ))
          (PORT MIMTXBRDATA[55] ( 2194 ))
          (PORT MIMTXBRDATA[54] ( 1486 ))
          (PORT MIMTXBRDATA[53] ( 1482 ))
          (PORT MIMTXBRDATA[52] ( 1445 ))
          (PORT MIMTXBRDATA[51] ( 2332 ))
          (PORT MIMTXBRDATA[50] ( 2207 ))
          (PORT MIMTXBRDATA[49] ( 1656 ))
          (PORT MIMTXBRDATA[48] ( 2261 ))
          (PORT MIMTXBRDATA[47] ( 2118 ))
          (PORT MIMTXBRDATA[46] ( 1882 ))
          (PORT MIMTXBRDATA[45] ( 1487 ))
          (PORT MIMTXBRDATA[44] ( 2207 ))
          (PORT MIMTXBRDATA[43] ( 2269 ))
          (PORT MIMTXBRDATA[42] ( 2459 ))
          (PORT MIMTXBRDATA[41] ( 1927 ))
          (PORT MIMTXBRDATA[40] ( 2103 ))
          (PORT MIMTXBRDATA[39] ( 2433 ))
          (PORT MIMTXBRDATA[38] ( 2194 ))
          (PORT MIMTXBRDATA[37] ( 1486 ))
          (PORT MIMTXBRDATA[36] ( 1681 ))
          (PORT MIMTXBRDATA[35] ( 1897 ))
          (PORT MIMTXBRDATA[34] ( 2174 ))
          (PORT MIMTXBRDATA[33] ( 2042 ))
          (PORT MIMTXBRDATA[32] ( 2225 ))
          (PORT MIMTXBRDATA[31] ( 2300 ))
          (PORT MIMTXBRDATA[30] ( 2444 ))
          (PORT MIMTXBRDATA[29] ( 2204 ))
          (PORT MIMTXBRDATA[28] ( 2535 ))
          (PORT MIMTXBRDATA[27] ( 2385 ))
          (PORT MIMTXBRDATA[26] ( 2251 ))
          (PORT MIMTXBRDATA[25] ( 1993 ))
          (PORT MIMTXBRDATA[24] ( 2580 ))
          (PORT MIMTXBRDATA[23] ( 1544 ))
          (PORT MIMTXBRDATA[22] ( 2494 ))
          (PORT MIMTXBRDATA[21] ( 1542 ))
          (PORT MIMTXBRDATA[20] ( 2592 ))
          (PORT MIMTXBRDATA[19] ( 2633 ))
          (PORT MIMTXBRDATA[18] ( 2415 ))
          (PORT MIMTXBRDATA[17] ( 1964 ))
          (PORT MIMTXBRDATA[16] ( 2318 ))
          (PORT MIMTXBRDATA[15] ( 1695 ))
          (PORT MIMTXBRDATA[14] ( 1716 ))
          (PORT MIMTXBRDATA[13] ( 2591 ))
          (PORT MIMTXBRDATA[12] ( 1701 ))
          (PORT MIMTXBRDATA[11] ( 1504 ))
          (PORT MIMTXBRDATA[10] ( 1727 ))
          (PORT MIMTXBRDATA[9] ( 2303 ))
          (PORT MIMTXBRDATA[8] ( 2263 ))
          (PORT MIMTXBRDATA[7] ( 2039 ))
          (PORT MIMTXBRDATA[6] ( 2293 ))
          (PORT MIMTXBRDATA[5] ( 1573 ))
          (PORT MIMTXBRDATA[4] ( 1693 ))
          (PORT MIMTXBRDATA[3] ( 2459 ))
          (PORT MIMTXBRDATA[2] ( 2103 ))
          (PORT MIMTXBRDATA[1] ( 2276 ))
          (PORT MIMTXBRDATA[0] ( 2216 ))
          (PORT MIMDLLBRDATA[63] ( 2130 ))
          (PORT MIMDLLBRDATA[62] ( 2048 ))
          (PORT MIMDLLBRDATA[61] ( 1451 ))
          (PORT MIMDLLBRDATA[60] ( 1493 ))
          (PORT MIMDLLBRDATA[59] ( 1598 ))
          (PORT MIMDLLBRDATA[58] ( 1503 ))
          (PORT MIMDLLBRDATA[57] ( 1434 ))
          (PORT MIMDLLBRDATA[56] ( 2653 ))
          (PORT MIMDLLBRDATA[55] ( 2067 ))
          (PORT MIMDLLBRDATA[54] ( 2267 ))
          (PORT MIMDLLBRDATA[53] ( 1660 ))
          (PORT MIMDLLBRDATA[52] ( 2200 ))
          (PORT MIMDLLBRDATA[51] ( 1432 ))
          (PORT MIMDLLBRDATA[50] ( 2426 ))
          (PORT MIMDLLBRDATA[49] ( 2300 ))
          (PORT MIMDLLBRDATA[48] ( 1734 ))
          (PORT MIMDLLBRDATA[47] ( 2040 ))
          (PORT MIMDLLBRDATA[46] ( 1542 ))
          (PORT MIMDLLBRDATA[45] ( 2041 ))
          (PORT MIMDLLBRDATA[44] ( 1701 ))
          (PORT MIMDLLBRDATA[43] ( 1692 ))
          (PORT MIMDLLBRDATA[42] ( 1702 ))
          (PORT MIMDLLBRDATA[41] ( 2241 ))
          (PORT MIMDLLBRDATA[40] ( 1715 ))
          (PORT MIMDLLBRDATA[39] ( 1700 ))
          (PORT MIMDLLBRDATA[38] ( 2375 ))
          (PORT MIMDLLBRDATA[37] ( 2474 ))
          (PORT MIMDLLBRDATA[36] ( 1691 ))
          (PORT MIMDLLBRDATA[35] ( 2203 ))
          (PORT MIMDLLBRDATA[34] ( 2579 ))
          (PORT MIMDLLBRDATA[33] ( 1470 ))
          (PORT MIMDLLBRDATA[32] ( 2673 ))
          (PORT MIMDLLBRDATA[31] ( 1496 ))
          (PORT MIMDLLBRDATA[30] ( 2691 ))
          (PORT MIMDLLBRDATA[29] ( 1437 ))
          (PORT MIMDLLBRDATA[28] ( 2685 ))
          (PORT MIMDLLBRDATA[27] ( 1462 ))
          (PORT MIMDLLBRDATA[26] ( 1691 ))
          (PORT MIMDLLBRDATA[25] ( 2145 ))
          (PORT MIMDLLBRDATA[24] ( 2677 ))
          (PORT MIMDLLBRDATA[23] ( 1490 ))
          (PORT MIMDLLBRDATA[22] ( 1699 ))
          (PORT MIMDLLBRDATA[21] ( 2195 ))
          (PORT MIMDLLBRDATA[20] ( 1704 ))
          (PORT MIMDLLBRDATA[19] ( 2461 ))
          (PORT MIMDLLBRDATA[18] ( 2234 ))
          (PORT MIMDLLBRDATA[17] ( 1601 ))
          (PORT MIMDLLBRDATA[16] ( 2646 ))
          (PORT MIMDLLBRDATA[15] ( 1449 ))
          (PORT MIMDLLBRDATA[14] ( 1658 ))
          (PORT MIMDLLBRDATA[13] ( 1273 ))
          (PORT MIMDLLBRDATA[12] ( 2541 ))
          (PORT MIMDLLBRDATA[11] ( 2179 ))
          (PORT MIMDLLBRDATA[10] ( 1499 ))
          (PORT MIMDLLBRDATA[9] ( 1876 ))
          (PORT MIMDLLBRDATA[8] ( 2378 ))
          (PORT MIMDLLBRDATA[7] ( 1491 ))
          (PORT MIMDLLBRDATA[6] ( 1647 ))
          (PORT MIMDLLBRDATA[5] ( 2056 ))
          (PORT MIMDLLBRDATA[4] ( 2065 ))
          (PORT MIMDLLBRDATA[3] ( 2495 ))
          (PORT MIMDLLBRDATA[2] ( 1490 ))
          (PORT MIMDLLBRDATA[1] ( 2209 ))
          (PORT MIMDLLBRDATA[0] ( 2111 ))
          (PORT LLKTXDATA[63] ( 2045 ))
          (PORT LLKTXDATA[62] ( 2682 ))
          (PORT LLKTXDATA[61] ( 2398 ))
          (PORT LLKTXDATA[60] ( 2230 ))
          (PORT LLKTXDATA[59] ( 2828 ))
          (PORT LLKTXDATA[58] ( 2305 ))
          (PORT LLKTXDATA[57] ( 2857 ))
          (PORT LLKTXDATA[56] ( 2771 ))
          (PORT LLKTXDATA[55] ( 1956 ))
          (PORT LLKTXDATA[54] ( 2827 ))
          (PORT LLKTXDATA[53] ( 2655 ))
          (PORT LLKTXDATA[52] ( 2670 ))
          (PORT LLKTXDATA[51] ( 2602 ))
          (PORT LLKTXDATA[50] ( 2866 ))
          (PORT LLKTXDATA[49] ( 2678 ))
          (PORT LLKTXDATA[48] ( 2835 ))
          (PORT LLKTXDATA[47] ( 2777 ))
          (PORT LLKTXDATA[46] ( 2036 ))
          (PORT LLKTXDATA[45] ( 2242 ))
          (PORT LLKTXDATA[44] ( 2324 ))
          (PORT LLKTXDATA[43] ( 2282 ))
          (PORT LLKTXDATA[42] ( 2704 ))
          (PORT LLKTXDATA[41] ( 2487 ))
          (PORT LLKTXDATA[40] ( 2033 ))
          (PORT LLKTXDATA[39] ( 2347 ))
          (PORT LLKTXDATA[38] ( 2522 ))
          (PORT LLKTXDATA[37] ( 2237 ))
          (PORT LLKTXDATA[36] ( 2414 ))
          (PORT LLKTXDATA[35] ( 2082 ))
          (PORT LLKTXDATA[34] ( 2161 ))
          (PORT LLKTXDATA[33] ( 2123 ))
          (PORT LLKTXDATA[32] ( 2514 ))
          (PORT LLKTXDATA[31] ( 2686 ))
          (PORT LLKTXDATA[30] ( 2841 ))
          (PORT LLKTXDATA[29] ( 2623 ))
          (PORT LLKTXDATA[28] ( 2712 ))
          (PORT LLKTXDATA[27] ( 2431 ))
          (PORT LLKTXDATA[26] ( 2801 ))
          (PORT LLKTXDATA[25] ( 2730 ))
          (PORT LLKTXDATA[24] ( 2738 ))
          (PORT LLKTXDATA[23] ( 2652 ))
          (PORT LLKTXDATA[22] ( 2486 ))
          (PORT LLKTXDATA[21] ( 2683 ))
          (PORT LLKTXDATA[20] ( 2572 ))
          (PORT LLKTXDATA[19] ( 2792 ))
          (PORT LLKTXDATA[18] ( 2948 ))
          (PORT LLKTXDATA[17] ( 2134 ))
          (PORT LLKTXDATA[16] ( 2296 ))
          (PORT LLKTXDATA[15] ( 2406 ))
          (PORT LLKTXDATA[14] ( 2587 ))
          (PORT LLKTXDATA[13] ( 3005 ))
          (PORT LLKTXDATA[12] ( 2671 ))
          (PORT LLKTXDATA[11] ( 2681 ))
          (PORT LLKTXDATA[10] ( 2844 ))
          (PORT LLKTXDATA[9] ( 2696 ))
          (PORT LLKTXDATA[8] ( 2854 ))
          (PORT LLKTXDATA[7] ( 2690 ))
          (PORT LLKTXDATA[6] ( 2861 ))
          (PORT LLKTXDATA[5] ( 2847 ))
          (PORT LLKTXDATA[4] ( 2850 ))
          (PORT LLKTXDATA[3] ( 2405 ))
          (PORT LLKTXDATA[2] ( 2835 ))
          (PORT LLKTXDATA[1] ( 2904 ))
          (PORT LLKTXDATA[0] ( 2562 ))
          (PORT LLKTXENABLEN[0] ( 1551 ))
          (PORT LLKTXCHTC[2] ( 2625 ))
          (PORT LLKTXCHTC[1] ( 1905 ))
          (PORT LLKTXCHTC[0] ( 1889 ))
          (PORT LLKTXCHFIFO[1] ( 2612 ))
          (PORT LLKTXCHFIFO[0] ( 2142 ))
          (PORT LLKRXCHTC[2] ( 2823 ))
          (PORT LLKRXCHTC[1] ( 1776 ))
          (PORT LLKRXCHTC[0] ( 2729 ))
          (PORT LLKRXCHFIFO[1] ( 2778 ))
          (PORT LLKRXCHFIFO[0] ( 1867 ))
          (PORT MGMTWDATA[24] ( 2989 ))
          (PORT MGMTWDATA[11] ( 3135 ))
          (PORT MGMTWDATA[9] ( 2576 ))
          (PORT MGMTWDATA[5] ( 2734 ))
          (PORT MGMTWDATA[4] ( 1996 ))
          (PORT MGMTWDATA[2] ( 2216 ))
          (PORT MGMTWDATA[0] ( 2972 ))
          (PORT MGMTADDR[6] ( 2703 ))
          (PORT MGMTADDR[5] ( 2635 ))
          (PORT MGMTADDR[4] ( 2172 ))
          (PORT MGMTADDR[3] ( 1953 ))
          (PORT MGMTADDR[2] ( 1813 ))
          (PORT MGMTADDR[1] ( 1912 ))
          (PORT MGMTADDR[0] ( 2048 ))
          (IOPATH CRMCORECLK CRMPWRSOFTRESETN ( 1310 )( 1310 ))
          (IOPATH CRMCORECLK L0LTSSMSTATE[0] ( 1817 )( 1817 ))
          (IOPATH CRMCORECLK L0LTSSMSTATE[1] ( 1891 )( 1891 ))
          (IOPATH CRMCORECLK L0LTSSMSTATE[2] ( 1831 )( 1831 ))
          (IOPATH CRMCORECLK L0LTSSMSTATE[3] ( 1852 )( 1852 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL0[0] ( 1959 )( 1959 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL0[1] ( 2026 )( 2026 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL1[0] ( 1940 )( 1940 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL1[1] ( 1770 )( 1770 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL2[0] ( 1592 )( 1592 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL2[1] ( 1711 )( 1711 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL3[0] ( 1618 )( 1618 ))
          (IOPATH CRMCORECLK PIPEPOWERDOWNL3[1] ( 1636 )( 1636 ))
          (IOPATH CRMCORECLK PIPERESETL0 ( 1791 )( 1791 ))
          (IOPATH CRMCORECLK PIPERESETL1 ( 1784 )( 1784 ))
          (IOPATH CRMCORECLK PIPERESETL2 ( 1632 )( 1632 ))
          (IOPATH CRMCORECLK PIPERESETL3 ( 1479 )( 1479 ))
          (IOPATH CRMCORECLK PIPERXPOLARITYL0 ( 1593 )( 1593 ))
          (IOPATH CRMCORECLK PIPERXPOLARITYL1 ( 1623 )( 1623 ))
          (IOPATH CRMCORECLK PIPERXPOLARITYL2 ( 1508 )( 1508 ))
          (IOPATH CRMCORECLK PIPERXPOLARITYL3 ( 1183 )( 1183 ))
          (IOPATH CRMCORECLK PIPETXCOMPLIANCEL0 ( 1888 )( 1888 ))
          (IOPATH CRMCORECLK PIPETXCOMPLIANCEL1 ( 1481 )( 1481 ))
          (IOPATH CRMCORECLK PIPETXCOMPLIANCEL2 ( 1359 )( 1359 ))
          (IOPATH CRMCORECLK PIPETXCOMPLIANCEL3 ( 1215 )( 1215 ))
          (IOPATH CRMCORECLK PIPETXDATAKL0 ( 1845 )( 1845 ))
          (IOPATH CRMCORECLK PIPETXDATAKL1 ( 1471 )( 1471 ))
          (IOPATH CRMCORECLK PIPETXDATAKL2 ( 1367 )( 1367 ))
          (IOPATH CRMCORECLK PIPETXDATAKL3 ( 1153 )( 1153 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[0] ( 1763 )( 1763 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[1] ( 1676 )( 1676 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[2] ( 1695 )( 1695 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[3] ( 1675 )( 1675 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[4] ( 1773 )( 1773 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[5] ( 1818 )( 1818 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[6] ( 1825 )( 1825 ))
          (IOPATH CRMCORECLK PIPETXDATAL0[7] ( 1750 )( 1750 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[0] ( 1572 )( 1572 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[1] ( 1482 )( 1482 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[2] ( 1405 )( 1405 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[3] ( 1505 )( 1505 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[4] ( 1505 )( 1505 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[5] ( 1536 )( 1536 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[6] ( 1456 )( 1456 ))
          (IOPATH CRMCORECLK PIPETXDATAL1[7] ( 1539 )( 1539 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[0] ( 1459 )( 1459 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[1] ( 1363 )( 1363 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[2] ( 1486 )( 1486 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[3] ( 1404 )( 1404 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[4] ( 1418 )( 1418 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[5] ( 1387 )( 1387 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[6] ( 1444 )( 1444 ))
          (IOPATH CRMCORECLK PIPETXDATAL2[7] ( 1438 )( 1438 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[0] ( 1189 )( 1189 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[1] ( 1192 )( 1192 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[2] ( 1189 )( 1189 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[3] ( 1188 )( 1188 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[4] ( 1171 )( 1171 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[5] ( 1178 )( 1178 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[6] ( 1170 )( 1170 ))
          (IOPATH CRMCORECLK PIPETXDATAL3[7] ( 1171 )( 1171 ))
          (IOPATH CRMCORECLK PIPETXDETECTRXLOOPBACKL0 ( 1989 )( 1989 ))
          (IOPATH CRMCORECLK PIPETXDETECTRXLOOPBACKL1 ( 1797 )( 1797 ))
          (IOPATH CRMCORECLK PIPETXDETECTRXLOOPBACKL2 ( 1623 )( 1623 ))
          (IOPATH CRMCORECLK PIPETXDETECTRXLOOPBACKL3 ( 1572 )( 1572 ))
          (IOPATH CRMCORECLK PIPETXELECIDLEL0 ( 1744 )( 1744 ))
          (IOPATH CRMCORECLK PIPETXELECIDLEL1 ( 1560 )( 1560 ))
          (IOPATH CRMCORECLK PIPETXELECIDLEL2 ( 1356 )( 1356 ))
          (IOPATH CRMCORECLK PIPETXELECIDLEL3 ( 1177 )( 1177 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[0] ( 532 )( 532 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[1] ( 516 )( 516 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[2] ( 475 )( 475 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[3] ( 467 )( 467 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[4] ( 498 )( 498 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[5] ( 477 )( 477 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[6] ( 524 )( 524 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[7] ( 510 )( 510 ))
          (IOPATH CRMCORECLKDLO MIMDLLBRADD[8] ( 550 )( 550 ))
          (IOPATH CRMCORECLKDLO MIMDLLBREN ( 553 )( 553 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[0] ( 528 )( 528 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[1] ( 511 )( 511 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[2] ( 511 )( 511 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[3] ( 554 )( 554 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[4] ( 532 )( 532 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[5] ( 493 )( 493 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[6] ( 482 )( 482 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[7] ( 505 )( 505 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWADD[8] ( 519 )( 519 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[0] ( 542 )( 542 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[1] ( 586 )( 586 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[10] ( 562 )( 562 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[11] ( 559 )( 559 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[12] ( 551 )( 551 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[13] ( 562 )( 562 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[14] ( 590 )( 590 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[15] ( 594 )( 594 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[16] ( 598 )( 598 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[17] ( 586 )( 586 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[18] ( 671 )( 671 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[19] ( 664 )( 664 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[2] ( 558 )( 558 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[20] ( 672 )( 672 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[21] ( 627 )( 627 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[22] ( 713 )( 713 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[23] ( 621 )( 621 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[24] ( 654 )( 654 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[25] ( 639 )( 639 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[26] ( 761 )( 761 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[27] ( 672 )( 672 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[28] ( 685 )( 685 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[29] ( 695 )( 695 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[3] ( 517 )( 517 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[30] ( 682 )( 682 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[31] ( 681 )( 681 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[32] ( 649 )( 649 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[33] ( 699 )( 699 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[34] ( 709 )( 709 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[35] ( 697 )( 697 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[36] ( 684 )( 684 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[37] ( 790 )( 790 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[38] ( 786 )( 786 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[39] ( 695 )( 695 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[4] ( 550 )( 550 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[40] ( 725 )( 725 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[41] ( 680 )( 680 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[42] ( 674 )( 674 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[43] ( 670 )( 670 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[44] ( 724 )( 724 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[45] ( 673 )( 673 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[46] ( 643 )( 643 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[47] ( 677 )( 677 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[48] ( 659 )( 659 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[49] ( 676 )( 676 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[5] ( 506 )( 506 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[50] ( 609 )( 609 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[51] ( 625 )( 625 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[52] ( 655 )( 655 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[53] ( 609 )( 609 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[54] ( 618 )( 618 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[55] ( 703 )( 703 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[56] ( 690 )( 690 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[57] ( 594 )( 594 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[58] ( 635 )( 635 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[59] ( 625 )( 625 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[6] ( 552 )( 552 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[60] ( 616 )( 616 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[61] ( 590 )( 590 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[62] ( 604 )( 604 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[63] ( 601 )( 601 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[7] ( 548 )( 548 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[8] ( 542 )( 542 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWDATA[9] ( 558 )( 558 ))
          (IOPATH CRMCORECLKDLO MIMDLLBWEN ( 603 )( 603 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[0] ( 670 )( 670 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[1] ( 747 )( 747 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[2] ( 794 )( 794 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[3] ( 742 )( 742 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[4] ( 792 )( 792 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[5] ( 684 )( 684 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[6] ( 752 )( 752 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[7] ( 702 )( 702 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[8] ( 715 )( 715 ))
          (IOPATH CRMCORECLKRXO MIMRXBWADD[9] ( 692 )( 692 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[0] ( 703 )( 703 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[1] ( 642 )( 642 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[10] ( 622 )( 622 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[11] ( 611 )( 611 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[12] ( 538 )( 538 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[13] ( 562 )( 562 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[14] ( 570 )( 570 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[15] ( 574 )( 574 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[16] ( 556 )( 556 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[17] ( 556 )( 556 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[18] ( 604 )( 604 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[19] ( 590 )( 590 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[2] ( 665 )( 665 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[20] ( 592 )( 592 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[21] ( 573 )( 573 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[22] ( 590 )( 590 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[23] ( 614 )( 614 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[24] ( 542 )( 542 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[25] ( 515 )( 515 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[26] ( 549 )( 549 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[27] ( 554 )( 554 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[28] ( 559 )( 559 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[29] ( 654 )( 654 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[3] ( 669 )( 669 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[30] ( 597 )( 597 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[31] ( 595 )( 595 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[32] ( 687 )( 687 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[33] ( 621 )( 621 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[34] ( 802 )( 802 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[35] ( 657 )( 657 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[36] ( 672 )( 672 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[37] ( 646 )( 646 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[38] ( 630 )( 630 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[39] ( 651 )( 651 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[4] ( 723 )( 723 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[40] ( 682 )( 682 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[41] ( 646 )( 646 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[42] ( 757 )( 757 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[43] ( 695 )( 695 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[44] ( 647 )( 647 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[45] ( 672 )( 672 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[46] ( 688 )( 688 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[47] ( 645 )( 645 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[48] ( 750 )( 750 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[49] ( 699 )( 699 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[5] ( 651 )( 651 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[50] ( 707 )( 707 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[51] ( 709 )( 709 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[52] ( 680 )( 680 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[53] ( 667 )( 667 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[54] ( 697 )( 697 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[55] ( 681 )( 681 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[56] ( 691 )( 691 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[57] ( 661 )( 661 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[58] ( 656 )( 656 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[59] ( 650 )( 650 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[6] ( 758 )( 758 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[60] ( 680 )( 680 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[61] ( 654 )( 654 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[62] ( 696 )( 696 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[63] ( 626 )( 626 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[7] ( 633 )( 633 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[8] ( 629 )( 629 ))
          (IOPATH CRMCORECLKRXO MIMRXBWDATA[9] ( 660 )( 660 ))
          (IOPATH CRMCORECLKRXO MIMRXBWEN ( 629 )( 629 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[0] ( 690 )( 690 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[1] ( 682 )( 682 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[2] ( 658 )( 658 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[3] ( 671 )( 671 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[4] ( 664 )( 664 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[5] ( 665 )( 665 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[6] ( 670 )( 670 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[7] ( 698 )( 698 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[8] ( 664 )( 664 ))
          (IOPATH CRMCORECLKTXO MIMTXBRADD[9] ( 713 )( 713 ))
          (IOPATH CRMCORECLKTXO MIMTXBREN ( 743 )( 743 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[0] ( 2021 )( 2021 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[1] ( 2059 )( 2059 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[10] ( 2298 )( 2298 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[11] ( 2266 )( 2266 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[12] ( 2083 )( 2083 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[2] ( 2003 )( 2003 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[3] ( 1962 )( 1962 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[4] ( 2019 )( 2019 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[5] ( 2045 )( 2045 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[6] ( 2060 )( 2060 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[7] ( 2075 )( 2075 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[8] ( 2093 )( 2093 ))
          (IOPATH CRMUSERCLK L0COMPLETERID[9] ( 2041 )( 2041 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[0] ( 1754 )( 1754 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[1] ( 1749 )( 1749 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[2] ( 1713 )( 1713 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[3] ( 1741 )( 1741 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[4] ( 1745 )( 1745 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[5] ( 1736 )( 1736 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[6] ( 1738 )( 1738 ))
          (IOPATH CRMUSERCLK LLKRXCHCOMPLETIONAVAILABLEN[7] ( 1719 )( 1719 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[0] ( 1758 )( 1758 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[1] ( 1730 )( 1730 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[2] ( 1731 )( 1731 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[3] ( 1743 )( 1743 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[4] ( 1729 )( 1729 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[5] ( 1725 )( 1725 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[6] ( 1725 )( 1725 ))
          (IOPATH CRMUSERCLK LLKRXCHNONPOSTEDAVAILABLEN[7] ( 1746 )( 1746 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[0] ( 1791 )( 1791 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[1] ( 1767 )( 1767 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[2] ( 1767 )( 1767 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[3] ( 1748 )( 1748 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[4] ( 1739 )( 1739 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[5] ( 1766 )( 1766 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[6] ( 1751 )( 1751 ))
          (IOPATH CRMUSERCLK LLKRXCHPOSTEDAVAILABLEN[7] ( 1733 )( 1733 ))
          (IOPATH CRMUSERCLK LLKRXDATA[0] ( 2224 )( 2224 ))
          (IOPATH CRMUSERCLK LLKRXDATA[1] ( 2276 )( 2276 ))
          (IOPATH CRMUSERCLK LLKRXDATA[10] ( 2329 )( 2329 ))
          (IOPATH CRMUSERCLK LLKRXDATA[11] ( 2308 )( 2308 ))
          (IOPATH CRMUSERCLK LLKRXDATA[12] ( 2284 )( 2284 ))
          (IOPATH CRMUSERCLK LLKRXDATA[13] ( 2259 )( 2259 ))
          (IOPATH CRMUSERCLK LLKRXDATA[14] ( 2225 )( 2225 ))
          (IOPATH CRMUSERCLK LLKRXDATA[15] ( 2297 )( 2297 ))
          (IOPATH CRMUSERCLK LLKRXDATA[16] ( 2318 )( 2318 ))
          (IOPATH CRMUSERCLK LLKRXDATA[17] ( 2342 )( 2342 ))
          (IOPATH CRMUSERCLK LLKRXDATA[18] ( 2261 )( 2261 ))
          (IOPATH CRMUSERCLK LLKRXDATA[19] ( 2278 )( 2278 ))
          (IOPATH CRMUSERCLK LLKRXDATA[2] ( 2233 )( 2233 ))
          (IOPATH CRMUSERCLK LLKRXDATA[20] ( 2260 )( 2260 ))
          (IOPATH CRMUSERCLK LLKRXDATA[21] ( 2286 )( 2286 ))
          (IOPATH CRMUSERCLK LLKRXDATA[22] ( 2283 )( 2283 ))
          (IOPATH CRMUSERCLK LLKRXDATA[23] ( 2361 )( 2361 ))
          (IOPATH CRMUSERCLK LLKRXDATA[24] ( 2339 )( 2339 ))
          (IOPATH CRMUSERCLK LLKRXDATA[25] ( 2273 )( 2273 ))
          (IOPATH CRMUSERCLK LLKRXDATA[26] ( 2329 )( 2329 ))
          (IOPATH CRMUSERCLK LLKRXDATA[27] ( 2260 )( 2260 ))
          (IOPATH CRMUSERCLK LLKRXDATA[28] ( 2271 )( 2271 ))
          (IOPATH CRMUSERCLK LLKRXDATA[29] ( 2244 )( 2244 ))
          (IOPATH CRMUSERCLK LLKRXDATA[3] ( 2231 )( 2231 ))
          (IOPATH CRMUSERCLK LLKRXDATA[30] ( 2191 )( 2191 ))
          (IOPATH CRMUSERCLK LLKRXDATA[31] ( 2233 )( 2233 ))
          (IOPATH CRMUSERCLK LLKRXDATA[32] ( 2195 )( 2195 ))
          (IOPATH CRMUSERCLK LLKRXDATA[33] ( 2211 )( 2211 ))
          (IOPATH CRMUSERCLK LLKRXDATA[34] ( 2268 )( 2268 ))
          (IOPATH CRMUSERCLK LLKRXDATA[35] ( 2232 )( 2232 ))
          (IOPATH CRMUSERCLK LLKRXDATA[36] ( 2180 )( 2180 ))
          (IOPATH CRMUSERCLK LLKRXDATA[37] ( 2107 )( 2107 ))
          (IOPATH CRMUSERCLK LLKRXDATA[38] ( 2178 )( 2178 ))
          (IOPATH CRMUSERCLK LLKRXDATA[39] ( 2256 )( 2256 ))
          (IOPATH CRMUSERCLK LLKRXDATA[4] ( 2233 )( 2233 ))
          (IOPATH CRMUSERCLK LLKRXDATA[40] ( 2124 )( 2124 ))
          (IOPATH CRMUSERCLK LLKRXDATA[41] ( 2181 )( 2181 ))
          (IOPATH CRMUSERCLK LLKRXDATA[42] ( 2163 )( 2163 ))
          (IOPATH CRMUSERCLK LLKRXDATA[43] ( 2015 )( 2015 ))
          (IOPATH CRMUSERCLK LLKRXDATA[44] ( 1984 )( 1984 ))
          (IOPATH CRMUSERCLK LLKRXDATA[45] ( 2012 )( 2012 ))
          (IOPATH CRMUSERCLK LLKRXDATA[46] ( 1908 )( 1908 ))
          (IOPATH CRMUSERCLK LLKRXDATA[47] ( 1943 )( 1943 ))
          (IOPATH CRMUSERCLK LLKRXDATA[48] ( 1939 )( 1939 ))
          (IOPATH CRMUSERCLK LLKRXDATA[49] ( 1973 )( 1973 ))
          (IOPATH CRMUSERCLK LLKRXDATA[5] ( 2294 )( 2294 ))
          (IOPATH CRMUSERCLK LLKRXDATA[50] ( 2001 )( 2001 ))
          (IOPATH CRMUSERCLK LLKRXDATA[51] ( 1950 )( 1950 ))
          (IOPATH CRMUSERCLK LLKRXDATA[52] ( 1947 )( 1947 ))
          (IOPATH CRMUSERCLK LLKRXDATA[53] ( 1938 )( 1938 ))
          (IOPATH CRMUSERCLK LLKRXDATA[54] ( 1932 )( 1932 ))
          (IOPATH CRMUSERCLK LLKRXDATA[55] ( 1963 )( 1963 ))
          (IOPATH CRMUSERCLK LLKRXDATA[56] ( 2136 )( 2136 ))
          (IOPATH CRMUSERCLK LLKRXDATA[57] ( 2100 )( 2100 ))
          (IOPATH CRMUSERCLK LLKRXDATA[58] ( 2111 )( 2111 ))
          (IOPATH CRMUSERCLK LLKRXDATA[59] ( 2129 )( 2129 ))
          (IOPATH CRMUSERCLK LLKRXDATA[6] ( 2325 )( 2325 ))
          (IOPATH CRMUSERCLK LLKRXDATA[60] ( 2162 )( 2162 ))
          (IOPATH CRMUSERCLK LLKRXDATA[61] ( 2053 )( 2053 ))
          (IOPATH CRMUSERCLK LLKRXDATA[62] ( 2159 )( 2159 ))
          (IOPATH CRMUSERCLK LLKRXDATA[63] ( 2019 )( 2019 ))
          (IOPATH CRMUSERCLK LLKRXDATA[7] ( 2300 )( 2300 ))
          (IOPATH CRMUSERCLK LLKRXDATA[8] ( 2307 )( 2307 ))
          (IOPATH CRMUSERCLK LLKRXDATA[9] ( 2318 )( 2318 ))
          (IOPATH CRMUSERCLK LLKRXEOFN ( 1989 )( 1989 ))
          (IOPATH CRMUSERCLK LLKRXSOFN ( 2032 )( 2032 ))
          (IOPATH CRMUSERCLK LLKRXSRCLASTREQN ( 2067 )( 2067 ))
          (IOPATH CRMUSERCLK LLKRXSRCRDYN ( 1994 )( 1994 ))
          (IOPATH CRMUSERCLK LLKRXVALIDN[0] ( 2177 )( 2177 ))
          (IOPATH CRMUSERCLK LLKTCSTATUS[0] ( 1801 )( 1801 ))
          (IOPATH CRMUSERCLK LLKTXDSTRDYN ( 1933 )( 1933 ))
          (IOPATH CRMUSERCLK MGMTRDATA[0] ( 2006 )( 2006 ))
          (IOPATH CRMUSERCLK MGMTRDATA[1] ( 1971 )( 1971 ))
          (IOPATH CRMUSERCLK MGMTRDATA[10] ( 1856 )( 1856 ))
          (IOPATH CRMUSERCLK MGMTRDATA[11] ( 1790 )( 1790 ))
          (IOPATH CRMUSERCLK MGMTRDATA[12] ( 1790 )( 1790 ))
          (IOPATH CRMUSERCLK MGMTRDATA[13] ( 1806 )( 1806 ))
          (IOPATH CRMUSERCLK MGMTRDATA[14] ( 1786 )( 1786 ))
          (IOPATH CRMUSERCLK MGMTRDATA[15] ( 1796 )( 1796 ))
          (IOPATH CRMUSERCLK MGMTRDATA[16] ( 1777 )( 1777 ))
          (IOPATH CRMUSERCLK MGMTRDATA[17] ( 1792 )( 1792 ))
          (IOPATH CRMUSERCLK MGMTRDATA[18] ( 1814 )( 1814 ))
          (IOPATH CRMUSERCLK MGMTRDATA[19] ( 1896 )( 1896 ))
          (IOPATH CRMUSERCLK MGMTRDATA[2] ( 2006 )( 2006 ))
          (IOPATH CRMUSERCLK MGMTRDATA[20] ( 1824 )( 1824 ))
          (IOPATH CRMUSERCLK MGMTRDATA[21] ( 1851 )( 1851 ))
          (IOPATH CRMUSERCLK MGMTRDATA[22] ( 1840 )( 1840 ))
          (IOPATH CRMUSERCLK MGMTRDATA[23] ( 1852 )( 1852 ))
          (IOPATH CRMUSERCLK MGMTRDATA[24] ( 1848 )( 1848 ))
          (IOPATH CRMUSERCLK MGMTRDATA[25] ( 1819 )( 1819 ))
          (IOPATH CRMUSERCLK MGMTRDATA[26] ( 1814 )( 1814 ))
          (IOPATH CRMUSERCLK MGMTRDATA[27] ( 1798 )( 1798 ))
          (IOPATH CRMUSERCLK MGMTRDATA[28] ( 1836 )( 1836 ))
          (IOPATH CRMUSERCLK MGMTRDATA[29] ( 1836 )( 1836 ))
          (IOPATH CRMUSERCLK MGMTRDATA[3] ( 1938 )( 1938 ))
          (IOPATH CRMUSERCLK MGMTRDATA[30] ( 1821 )( 1821 ))
          (IOPATH CRMUSERCLK MGMTRDATA[31] ( 1816 )( 1816 ))
          (IOPATH CRMUSERCLK MGMTRDATA[4] ( 1923 )( 1923 ))
          (IOPATH CRMUSERCLK MGMTRDATA[5] ( 1965 )( 1965 ))
          (IOPATH CRMUSERCLK MGMTRDATA[6] ( 1911 )( 1911 ))
          (IOPATH CRMUSERCLK MGMTRDATA[7] ( 1817 )( 1817 ))
          (IOPATH CRMUSERCLK MGMTRDATA[8] ( 1848 )( 1848 ))
          (IOPATH CRMUSERCLK MGMTRDATA[9] ( 1818 )( 1818 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[0] ( 2244 )( 2244 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[1] ( 2064 )( 2064 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[2] ( 1995 )( 1995 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[3] ( 2033 )( 2033 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[4] ( 2033 )( 2033 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[5] ( 1993 )( 1993 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[6] ( 1925 )( 1925 ))
          (IOPATH CRMUSERCLK MGMTSTATSCREDIT[7] ( 1941 )( 1941 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[0] ( 1333 )( 1333 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[1] ( 1339 )( 1339 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[2] ( 1346 )( 1346 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[3] ( 1345 )( 1345 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[4] ( 1314 )( 1314 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[5] ( 1243 )( 1243 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[6] ( 1252 )( 1252 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[7] ( 1375 )( 1375 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[8] ( 1313 )( 1313 ))
          (IOPATH CRMUSERCLKRXO MIMRXBRADD[9] ( 1296 )( 1296 ))
          (IOPATH CRMUSERCLKRXO MIMRXBREN ( 1420 )( 1420 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[0] ( 1425 )( 1425 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[1] ( 1349 )( 1349 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[2] ( 1368 )( 1368 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[3] ( 1361 )( 1361 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[4] ( 1316 )( 1316 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[5] ( 1325 )( 1325 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[6] ( 1366 )( 1366 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[7] ( 1363 )( 1363 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[8] ( 1363 )( 1363 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWADD[9] ( 1344 )( 1344 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[0] ( 1399 )( 1399 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[1] ( 1337 )( 1337 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[10] ( 1396 )( 1396 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[11] ( 1373 )( 1373 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[12] ( 1385 )( 1385 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[13] ( 1388 )( 1388 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[14] ( 1462 )( 1462 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[15] ( 1431 )( 1431 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[16] ( 1426 )( 1426 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[17] ( 1436 )( 1436 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[18] ( 1406 )( 1406 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[19] ( 1397 )( 1397 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[2] ( 1330 )( 1330 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[20] ( 1402 )( 1402 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[21] ( 1410 )( 1410 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[22] ( 1441 )( 1441 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[23] ( 1550 )( 1550 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[24] ( 1476 )( 1476 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[25] ( 1492 )( 1492 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[26] ( 1435 )( 1435 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[27] ( 1474 )( 1474 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[28] ( 1477 )( 1477 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[29] ( 1468 )( 1468 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[3] ( 1345 )( 1345 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[30] ( 1529 )( 1529 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[31] ( 1591 )( 1591 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[32] ( 1647 )( 1647 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[33] ( 1681 )( 1681 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[34] ( 1765 )( 1765 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[35] ( 1616 )( 1616 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[36] ( 1608 )( 1608 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[37] ( 1653 )( 1653 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[38] ( 1609 )( 1609 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[39] ( 1542 )( 1542 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[4] ( 1339 )( 1339 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[40] ( 1585 )( 1585 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[41] ( 1635 )( 1635 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[42] ( 1558 )( 1558 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[43] ( 1594 )( 1594 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[44] ( 1690 )( 1690 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[45] ( 1599 )( 1599 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[46] ( 1556 )( 1556 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[47] ( 1491 )( 1491 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[48] ( 1527 )( 1527 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[49] ( 1571 )( 1571 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[5] ( 1379 )( 1379 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[50] ( 1453 )( 1453 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[51] ( 1476 )( 1476 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[52] ( 1471 )( 1471 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[53] ( 1435 )( 1435 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[54] ( 1423 )( 1423 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[55] ( 1491 )( 1491 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[56] ( 1418 )( 1418 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[57] ( 1410 )( 1410 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[58] ( 1372 )( 1372 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[59] ( 1395 )( 1395 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[6] ( 1365 )( 1365 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[60] ( 1410 )( 1410 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[61] ( 1473 )( 1473 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[62] ( 1392 )( 1392 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[63] ( 1409 )( 1409 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[7] ( 1407 )( 1407 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[8] ( 1410 )( 1410 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWDATA[9] ( 1400 )( 1400 ))
          (IOPATH CRMUSERCLKTXO MIMTXBWEN ( 1480 )( 1480 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL0[0] ( 2234 )( 2234 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL0[1] ( 1937 )( 1937 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL1[0] ( 1966 )( 1966 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL1[1] ( 1726 )( 1726 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL2[0] ( 1840 )( 1840 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL2[1] ( 1469 )( 1469 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL3[0] ( 1701 )( 1701 ))
          (IOPATH MAINPOWER PIPEPOWERDOWNL3[1] ( 1486 )( 1486 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge AUXPOWER) (posedge CRMUSERCLK) (207)(1980))
        (SETUPHOLD(negedge AUXPOWER) (posedge CRMUSERCLK) (207)(1980))
        (SETUPHOLD(posedge L0ALLDOWNPORTSINL1) (posedge CRMUSERCLK) (289)(1967))
        (SETUPHOLD(negedge L0ALLDOWNPORTSINL1) (posedge CRMUSERCLK) (289)(1967))
        (SETUPHOLD(posedge L0ALLDOWNRXPORTSINL0S) (posedge CRMUSERCLK) (911)(1750))
        (SETUPHOLD(negedge L0ALLDOWNRXPORTSINL0S) (posedge CRMUSERCLK) (911)(1750))
        (SETUPHOLD(posedge L0ATTENTIONBUTTONPRESSED) (posedge CRMUSERCLK) (332)(1984))
        (SETUPHOLD(negedge L0ATTENTIONBUTTONPRESSED) (posedge CRMUSERCLK) (332)(1984))
        (SETUPHOLD(posedge L0ELECTROMECHANICALINTERLOCKENGAGED) (posedge CRMUSERCLK) (949)(1782))
        (SETUPHOLD(negedge L0ELECTROMECHANICALINTERLOCKENGAGED) (posedge CRMUSERCLK) (949)(1782))
        (SETUPHOLD(posedge L0FWDASSERTINTALEGACYINT) (posedge CRMUSERCLK) (179)(1972))
        (SETUPHOLD(negedge L0FWDASSERTINTALEGACYINT) (posedge CRMUSERCLK) (179)(1972))
        (SETUPHOLD(posedge L0FWDASSERTINTBLEGACYINT) (posedge CRMUSERCLK) (275)(1985))
        (SETUPHOLD(negedge L0FWDASSERTINTBLEGACYINT) (posedge CRMUSERCLK) (275)(1985))
        (SETUPHOLD(posedge L0FWDASSERTINTCLEGACYINT) (posedge CRMUSERCLK) (249)(1996))
        (SETUPHOLD(negedge L0FWDASSERTINTCLEGACYINT) (posedge CRMUSERCLK) (249)(1996))
        (SETUPHOLD(posedge L0FWDASSERTINTDLEGACYINT) (posedge CRMUSERCLK) (252)(1958))
        (SETUPHOLD(negedge L0FWDASSERTINTDLEGACYINT) (posedge CRMUSERCLK) (252)(1958))
        (SETUPHOLD(posedge L0FWDCORRERRIN) (posedge CRMUSERCLK) (1049)(1722))
        (SETUPHOLD(negedge L0FWDCORRERRIN) (posedge CRMUSERCLK) (1049)(1722))
        (SETUPHOLD(posedge L0FWDDEASSERTINTALEGACYINT) (posedge CRMUSERCLK) (296)(1963))
        (SETUPHOLD(negedge L0FWDDEASSERTINTALEGACYINT) (posedge CRMUSERCLK) (296)(1963))
        (SETUPHOLD(posedge L0FWDDEASSERTINTBLEGACYINT) (posedge CRMUSERCLK) (354)(1957))
        (SETUPHOLD(negedge L0FWDDEASSERTINTBLEGACYINT) (posedge CRMUSERCLK) (354)(1957))
        (SETUPHOLD(posedge L0FWDDEASSERTINTCLEGACYINT) (posedge CRMUSERCLK) (229)(1950))
        (SETUPHOLD(negedge L0FWDDEASSERTINTCLEGACYINT) (posedge CRMUSERCLK) (229)(1950))
        (SETUPHOLD(posedge L0FWDDEASSERTINTDLEGACYINT) (posedge CRMUSERCLK) (211)(1959))
        (SETUPHOLD(negedge L0FWDDEASSERTINTDLEGACYINT) (posedge CRMUSERCLK) (211)(1959))
        (SETUPHOLD(posedge L0FWDFATALERRIN) (posedge CRMUSERCLK) (911)(1790))
        (SETUPHOLD(negedge L0FWDFATALERRIN) (posedge CRMUSERCLK) (911)(1790))
        (SETUPHOLD(posedge L0FWDNONFATALERRIN) (posedge CRMUSERCLK) (837)(1796))
        (SETUPHOLD(negedge L0FWDNONFATALERRIN) (posedge CRMUSERCLK) (837)(1796))
        (SETUPHOLD(posedge L0LEGACYINTFUNCT0) (posedge CRMUSERCLK) (275)(1989))
        (SETUPHOLD(negedge L0LEGACYINTFUNCT0) (posedge CRMUSERCLK) (275)(1989))
        (SETUPHOLD(posedge L0MRLSENSORCLOSEDN) (posedge CRMUSERCLK) (263)(1970))
        (SETUPHOLD(negedge L0MRLSENSORCLOSEDN) (posedge CRMUSERCLK) (263)(1970))
        (SETUPHOLD(posedge L0MSIREQUEST0[0]) (posedge CRMUSERCLK) (214)(1996))
        (SETUPHOLD(negedge L0MSIREQUEST0[0]) (posedge CRMUSERCLK) (214)(1996))
        (SETUPHOLD(posedge L0MSIREQUEST0[1]) (posedge CRMUSERCLK) (207)(1994))
        (SETUPHOLD(negedge L0MSIREQUEST0[1]) (posedge CRMUSERCLK) (207)(1994))
        (SETUPHOLD(posedge L0MSIREQUEST0[2]) (posedge CRMUSERCLK) (200)(1993))
        (SETUPHOLD(negedge L0MSIREQUEST0[2]) (posedge CRMUSERCLK) (200)(1993))
        (SETUPHOLD(posedge L0MSIREQUEST0[3]) (posedge CRMUSERCLK) (203)(1995))
        (SETUPHOLD(negedge L0MSIREQUEST0[3]) (posedge CRMUSERCLK) (203)(1995))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[0]) (posedge CRMUSERCLK) (810)(1810))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[0]) (posedge CRMUSERCLK) (810)(1810))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[1]) (posedge CRMUSERCLK) (779)(1737))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[1]) (posedge CRMUSERCLK) (779)(1737))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[10]) (posedge CRMUSERCLK) (752)(1783))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[10]) (posedge CRMUSERCLK) (752)(1783))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[100]) (posedge CRMUSERCLK) (246)(2004))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[100]) (posedge CRMUSERCLK) (246)(2004))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[101]) (posedge CRMUSERCLK) (249)(1987))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[101]) (posedge CRMUSERCLK) (249)(1987))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[102]) (posedge CRMUSERCLK) (260)(1985))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[102]) (posedge CRMUSERCLK) (260)(1985))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[103]) (posedge CRMUSERCLK) (312)(1986))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[103]) (posedge CRMUSERCLK) (312)(1986))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[104]) (posedge CRMUSERCLK) (302)(1981))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[104]) (posedge CRMUSERCLK) (302)(1981))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[105]) (posedge CRMUSERCLK) (285)(1952))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[105]) (posedge CRMUSERCLK) (285)(1952))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[106]) (posedge CRMUSERCLK) (264)(1952))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[106]) (posedge CRMUSERCLK) (264)(1952))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[107]) (posedge CRMUSERCLK) (321)(1956))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[107]) (posedge CRMUSERCLK) (321)(1956))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[108]) (posedge CRMUSERCLK) (296)(1976))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[108]) (posedge CRMUSERCLK) (296)(1976))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[109]) (posedge CRMUSERCLK) (349)(1990))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[109]) (posedge CRMUSERCLK) (349)(1990))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[11]) (posedge CRMUSERCLK) (699)(1829))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[11]) (posedge CRMUSERCLK) (699)(1829))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[110]) (posedge CRMUSERCLK) (340)(1949))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[110]) (posedge CRMUSERCLK) (340)(1949))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[111]) (posedge CRMUSERCLK) (320)(1959))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[111]) (posedge CRMUSERCLK) (320)(1959))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[112]) (posedge CRMUSERCLK) (342)(1959))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[112]) (posedge CRMUSERCLK) (342)(1959))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[113]) (posedge CRMUSERCLK) (341)(1962))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[113]) (posedge CRMUSERCLK) (341)(1962))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[114]) (posedge CRMUSERCLK) (336)(1963))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[114]) (posedge CRMUSERCLK) (336)(1963))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[115]) (posedge CRMUSERCLK) (318)(1960))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[115]) (posedge CRMUSERCLK) (318)(1960))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[116]) (posedge CRMUSERCLK) (345)(1951))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[116]) (posedge CRMUSERCLK) (345)(1951))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[117]) (posedge CRMUSERCLK) (362)(1987))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[117]) (posedge CRMUSERCLK) (362)(1987))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[118]) (posedge CRMUSERCLK) (330)(1943))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[118]) (posedge CRMUSERCLK) (330)(1943))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[119]) (posedge CRMUSERCLK) (362)(1960))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[119]) (posedge CRMUSERCLK) (362)(1960))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[12]) (posedge CRMUSERCLK) (777)(1806))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[12]) (posedge CRMUSERCLK) (777)(1806))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[120]) (posedge CRMUSERCLK) (303)(1951))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[120]) (posedge CRMUSERCLK) (303)(1951))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[121]) (posedge CRMUSERCLK) (321)(1971))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[121]) (posedge CRMUSERCLK) (321)(1971))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[122]) (posedge CRMUSERCLK) (295)(1953))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[122]) (posedge CRMUSERCLK) (295)(1953))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[123]) (posedge CRMUSERCLK) (306)(1979))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[123]) (posedge CRMUSERCLK) (306)(1979))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[124]) (posedge CRMUSERCLK) (299)(1978))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[124]) (posedge CRMUSERCLK) (299)(1978))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[125]) (posedge CRMUSERCLK) (339)(1983))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[125]) (posedge CRMUSERCLK) (339)(1983))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[126]) (posedge CRMUSERCLK) (318)(1992))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[126]) (posedge CRMUSERCLK) (318)(1992))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[127]) (posedge CRMUSERCLK) (279)(1987))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[127]) (posedge CRMUSERCLK) (279)(1987))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[13]) (posedge CRMUSERCLK) (651)(1776))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[13]) (posedge CRMUSERCLK) (651)(1776))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[14]) (posedge CRMUSERCLK) (566)(1827))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[14]) (posedge CRMUSERCLK) (566)(1827))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[15]) (posedge CRMUSERCLK) (616)(1802))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[15]) (posedge CRMUSERCLK) (616)(1802))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[16]) (posedge CRMUSERCLK) (721)(1830))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[16]) (posedge CRMUSERCLK) (721)(1830))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[17]) (posedge CRMUSERCLK) (593)(1813))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[17]) (posedge CRMUSERCLK) (593)(1813))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[18]) (posedge CRMUSERCLK) (617)(1818))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[18]) (posedge CRMUSERCLK) (617)(1818))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[19]) (posedge CRMUSERCLK) (538)(1887))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[19]) (posedge CRMUSERCLK) (538)(1887))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[2]) (posedge CRMUSERCLK) (723)(1803))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[2]) (posedge CRMUSERCLK) (723)(1803))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[20]) (posedge CRMUSERCLK) (568)(1897))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[20]) (posedge CRMUSERCLK) (568)(1897))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[21]) (posedge CRMUSERCLK) (491)(1935))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[21]) (posedge CRMUSERCLK) (491)(1935))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[22]) (posedge CRMUSERCLK) (611)(1946))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[22]) (posedge CRMUSERCLK) (611)(1946))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[23]) (posedge CRMUSERCLK) (596)(1935))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[23]) (posedge CRMUSERCLK) (596)(1935))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[24]) (posedge CRMUSERCLK) (627)(1931))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[24]) (posedge CRMUSERCLK) (627)(1931))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[25]) (posedge CRMUSERCLK) (528)(1936))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[25]) (posedge CRMUSERCLK) (528)(1936))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[26]) (posedge CRMUSERCLK) (496)(1885))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[26]) (posedge CRMUSERCLK) (496)(1885))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[27]) (posedge CRMUSERCLK) (559)(1933))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[27]) (posedge CRMUSERCLK) (559)(1933))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[28]) (posedge CRMUSERCLK) (618)(1887))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[28]) (posedge CRMUSERCLK) (618)(1887))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[29]) (posedge CRMUSERCLK) (546)(1949))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[29]) (posedge CRMUSERCLK) (546)(1949))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[3]) (posedge CRMUSERCLK) (730)(1784))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[3]) (posedge CRMUSERCLK) (730)(1784))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[30]) (posedge CRMUSERCLK) (326)(1970))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[30]) (posedge CRMUSERCLK) (326)(1970))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[31]) (posedge CRMUSERCLK) (337)(1967))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[31]) (posedge CRMUSERCLK) (337)(1967))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[32]) (posedge CRMUSERCLK) (329)(1976))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[32]) (posedge CRMUSERCLK) (329)(1976))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[33]) (posedge CRMUSERCLK) (312)(1986))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[33]) (posedge CRMUSERCLK) (312)(1986))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[34]) (posedge CRMUSERCLK) (279)(1965))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[34]) (posedge CRMUSERCLK) (279)(1965))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[35]) (posedge CRMUSERCLK) (278)(1954))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[35]) (posedge CRMUSERCLK) (278)(1954))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[36]) (posedge CRMUSERCLK) (293)(1968))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[36]) (posedge CRMUSERCLK) (293)(1968))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[37]) (posedge CRMUSERCLK) (270)(1964))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[37]) (posedge CRMUSERCLK) (270)(1964))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[38]) (posedge CRMUSERCLK) (291)(1976))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[38]) (posedge CRMUSERCLK) (291)(1976))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[39]) (posedge CRMUSERCLK) (355)(1920))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[39]) (posedge CRMUSERCLK) (355)(1920))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[4]) (posedge CRMUSERCLK) (691)(1776))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[4]) (posedge CRMUSERCLK) (691)(1776))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[40]) (posedge CRMUSERCLK) (521)(1962))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[40]) (posedge CRMUSERCLK) (521)(1962))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[41]) (posedge CRMUSERCLK) (483)(1950))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[41]) (posedge CRMUSERCLK) (483)(1950))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[42]) (posedge CRMUSERCLK) (416)(1969))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[42]) (posedge CRMUSERCLK) (416)(1969))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[43]) (posedge CRMUSERCLK) (462)(1945))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[43]) (posedge CRMUSERCLK) (462)(1945))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[44]) (posedge CRMUSERCLK) (402)(2002))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[44]) (posedge CRMUSERCLK) (402)(2002))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[45]) (posedge CRMUSERCLK) (401)(1987))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[45]) (posedge CRMUSERCLK) (401)(1987))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[46]) (posedge CRMUSERCLK) (381)(1945))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[46]) (posedge CRMUSERCLK) (381)(1945))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[47]) (posedge CRMUSERCLK) (432)(1995))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[47]) (posedge CRMUSERCLK) (432)(1995))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[48]) (posedge CRMUSERCLK) (398)(1984))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[48]) (posedge CRMUSERCLK) (398)(1984))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[49]) (posedge CRMUSERCLK) (375)(1993))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[49]) (posedge CRMUSERCLK) (375)(1993))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[5]) (posedge CRMUSERCLK) (654)(1757))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[5]) (posedge CRMUSERCLK) (654)(1757))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[50]) (posedge CRMUSERCLK) (353)(1981))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[50]) (posedge CRMUSERCLK) (353)(1981))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[51]) (posedge CRMUSERCLK) (386)(1984))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[51]) (posedge CRMUSERCLK) (386)(1984))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[52]) (posedge CRMUSERCLK) (365)(1982))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[52]) (posedge CRMUSERCLK) (365)(1982))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[53]) (posedge CRMUSERCLK) (309)(1998))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[53]) (posedge CRMUSERCLK) (309)(1998))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[54]) (posedge CRMUSERCLK) (288)(1999))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[54]) (posedge CRMUSERCLK) (288)(1999))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[55]) (posedge CRMUSERCLK) (355)(2007))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[55]) (posedge CRMUSERCLK) (355)(2007))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[56]) (posedge CRMUSERCLK) (325)(1998))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[56]) (posedge CRMUSERCLK) (325)(1998))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[57]) (posedge CRMUSERCLK) (297)(2005))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[57]) (posedge CRMUSERCLK) (297)(2005))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[58]) (posedge CRMUSERCLK) (265)(1991))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[58]) (posedge CRMUSERCLK) (265)(1991))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[59]) (posedge CRMUSERCLK) (331)(2012))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[59]) (posedge CRMUSERCLK) (331)(2012))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[6]) (posedge CRMUSERCLK) (752)(1705))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[6]) (posedge CRMUSERCLK) (752)(1705))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[60]) (posedge CRMUSERCLK) (300)(2002))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[60]) (posedge CRMUSERCLK) (300)(2002))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[61]) (posedge CRMUSERCLK) (249)(2003))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[61]) (posedge CRMUSERCLK) (249)(2003))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[62]) (posedge CRMUSERCLK) (240)(1999))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[62]) (posedge CRMUSERCLK) (240)(1999))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[63]) (posedge CRMUSERCLK) (257)(2010))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[63]) (posedge CRMUSERCLK) (257)(2010))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[64]) (posedge CRMUSERCLK) (242)(1990))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[64]) (posedge CRMUSERCLK) (242)(1990))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[65]) (posedge CRMUSERCLK) (239)(2011))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[65]) (posedge CRMUSERCLK) (239)(2011))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[66]) (posedge CRMUSERCLK) (234)(1996))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[66]) (posedge CRMUSERCLK) (234)(1996))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[67]) (posedge CRMUSERCLK) (222)(2002))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[67]) (posedge CRMUSERCLK) (222)(2002))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[68]) (posedge CRMUSERCLK) (228)(2006))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[68]) (posedge CRMUSERCLK) (228)(2006))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[69]) (posedge CRMUSERCLK) (186)(2005))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[69]) (posedge CRMUSERCLK) (186)(2005))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[7]) (posedge CRMUSERCLK) (776)(1697))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[7]) (posedge CRMUSERCLK) (776)(1697))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[70]) (posedge CRMUSERCLK) (192)(2001))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[70]) (posedge CRMUSERCLK) (192)(2001))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[71]) (posedge CRMUSERCLK) (213)(2008))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[71]) (posedge CRMUSERCLK) (213)(2008))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[72]) (posedge CRMUSERCLK) (204)(1994))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[72]) (posedge CRMUSERCLK) (204)(1994))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[73]) (posedge CRMUSERCLK) (187)(1992))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[73]) (posedge CRMUSERCLK) (187)(1992))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[74]) (posedge CRMUSERCLK) (201)(1997))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[74]) (posedge CRMUSERCLK) (201)(1997))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[75]) (posedge CRMUSERCLK) (194)(2003))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[75]) (posedge CRMUSERCLK) (194)(2003))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[76]) (posedge CRMUSERCLK) (197)(2004))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[76]) (posedge CRMUSERCLK) (197)(2004))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[77]) (posedge CRMUSERCLK) (342)(2001))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[77]) (posedge CRMUSERCLK) (342)(2001))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[78]) (posedge CRMUSERCLK) (276)(2004))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[78]) (posedge CRMUSERCLK) (276)(2004))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[79]) (posedge CRMUSERCLK) (297)(2005))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[79]) (posedge CRMUSERCLK) (297)(2005))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[8]) (posedge CRMUSERCLK) (677)(1772))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[8]) (posedge CRMUSERCLK) (677)(1772))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[80]) (posedge CRMUSERCLK) (303)(2002))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[80]) (posedge CRMUSERCLK) (303)(2002))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[81]) (posedge CRMUSERCLK) (284)(1996))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[81]) (posedge CRMUSERCLK) (284)(1996))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[82]) (posedge CRMUSERCLK) (267)(2006))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[82]) (posedge CRMUSERCLK) (267)(2006))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[83]) (posedge CRMUSERCLK) (270)(2005))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[83]) (posedge CRMUSERCLK) (270)(2005))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[84]) (posedge CRMUSERCLK) (268)(2011))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[84]) (posedge CRMUSERCLK) (268)(2011))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[85]) (posedge CRMUSERCLK) (258)(2006))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[85]) (posedge CRMUSERCLK) (258)(2006))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[86]) (posedge CRMUSERCLK) (259)(1957))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[86]) (posedge CRMUSERCLK) (259)(1957))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[87]) (posedge CRMUSERCLK) (257)(1962))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[87]) (posedge CRMUSERCLK) (257)(1962))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[88]) (posedge CRMUSERCLK) (248)(1959))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[88]) (posedge CRMUSERCLK) (248)(1959))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[89]) (posedge CRMUSERCLK) (298)(1978))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[89]) (posedge CRMUSERCLK) (298)(1978))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[9]) (posedge CRMUSERCLK) (643)(1776))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[9]) (posedge CRMUSERCLK) (643)(1776))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[90]) (posedge CRMUSERCLK) (307)(1976))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[90]) (posedge CRMUSERCLK) (307)(1976))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[91]) (posedge CRMUSERCLK) (213)(2013))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[91]) (posedge CRMUSERCLK) (213)(2013))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[92]) (posedge CRMUSERCLK) (210)(2011))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[92]) (posedge CRMUSERCLK) (210)(2011))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[93]) (posedge CRMUSERCLK) (197)(2016))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[93]) (posedge CRMUSERCLK) (197)(2016))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[94]) (posedge CRMUSERCLK) (281)(2013))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[94]) (posedge CRMUSERCLK) (281)(2013))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[95]) (posedge CRMUSERCLK) (220)(2004))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[95]) (posedge CRMUSERCLK) (220)(2004))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[96]) (posedge CRMUSERCLK) (230)(2010))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[96]) (posedge CRMUSERCLK) (230)(2010))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[97]) (posedge CRMUSERCLK) (224)(1995))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[97]) (posedge CRMUSERCLK) (224)(1995))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[98]) (posedge CRMUSERCLK) (231)(1995))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[98]) (posedge CRMUSERCLK) (231)(1995))
        (SETUPHOLD(posedge L0PACKETHEADERFROMUSER[99]) (posedge CRMUSERCLK) (268)(1996))
        (SETUPHOLD(negedge L0PACKETHEADERFROMUSER[99]) (posedge CRMUSERCLK) (268)(1996))
        (SETUPHOLD(posedge L0PORTNUMBER[0]) (posedge CRMUSERCLK) (763)(1824))
        (SETUPHOLD(negedge L0PORTNUMBER[0]) (posedge CRMUSERCLK) (763)(1824))
        (SETUPHOLD(posedge L0PORTNUMBER[1]) (posedge CRMUSERCLK) (830)(1831))
        (SETUPHOLD(negedge L0PORTNUMBER[1]) (posedge CRMUSERCLK) (830)(1831))
        (SETUPHOLD(posedge L0PORTNUMBER[2]) (posedge CRMUSERCLK) (1191)(1701))
        (SETUPHOLD(negedge L0PORTNUMBER[2]) (posedge CRMUSERCLK) (1191)(1701))
        (SETUPHOLD(posedge L0PORTNUMBER[3]) (posedge CRMUSERCLK) (777)(1794))
        (SETUPHOLD(negedge L0PORTNUMBER[3]) (posedge CRMUSERCLK) (777)(1794))
        (SETUPHOLD(posedge L0PORTNUMBER[4]) (posedge CRMUSERCLK) (737)(1802))
        (SETUPHOLD(negedge L0PORTNUMBER[4]) (posedge CRMUSERCLK) (737)(1802))
        (SETUPHOLD(posedge L0PORTNUMBER[5]) (posedge CRMUSERCLK) (830)(1875))
        (SETUPHOLD(negedge L0PORTNUMBER[5]) (posedge CRMUSERCLK) (830)(1875))
        (SETUPHOLD(posedge L0PORTNUMBER[6]) (posedge CRMUSERCLK) (768)(1831))
        (SETUPHOLD(negedge L0PORTNUMBER[6]) (posedge CRMUSERCLK) (768)(1831))
        (SETUPHOLD(posedge L0PORTNUMBER[7]) (posedge CRMUSERCLK) (942)(1870))
        (SETUPHOLD(negedge L0PORTNUMBER[7]) (posedge CRMUSERCLK) (942)(1870))
        (SETUPHOLD(posedge L0POWERFAULTDETECTED) (posedge CRMUSERCLK) (214)(2001))
        (SETUPHOLD(negedge L0POWERFAULTDETECTED) (posedge CRMUSERCLK) (214)(2001))
        (SETUPHOLD(posedge L0PRESENCEDETECTSLOTEMPTYN) (posedge CRMUSERCLK) (286)(1977))
        (SETUPHOLD(negedge L0PRESENCEDETECTSLOTEMPTYN) (posedge CRMUSERCLK) (286)(1977))
        (SETUPHOLD(posedge L0ROOTTURNOFFREQ) (posedge CRMUSERCLK) (261)(1913))
        (SETUPHOLD(negedge L0ROOTTURNOFFREQ) (posedge CRMUSERCLK) (261)(1913))
        (SETUPHOLD(posedge L0SENDUNLOCKMESSAGE) (posedge CRMUSERCLK) (228)(1985))
        (SETUPHOLD(negedge L0SENDUNLOCKMESSAGE) (posedge CRMUSERCLK) (228)(1985))
        (SETUPHOLD(posedge L0SETCOMPLETERABORTERROR) (posedge CRMUSERCLK) (710)(1918))
        (SETUPHOLD(negedge L0SETCOMPLETERABORTERROR) (posedge CRMUSERCLK) (710)(1918))
        (SETUPHOLD(posedge L0SETCOMPLETIONTIMEOUTCORRERROR) (posedge CRMUSERCLK) (730)(1887))
        (SETUPHOLD(negedge L0SETCOMPLETIONTIMEOUTCORRERROR) (posedge CRMUSERCLK) (730)(1887))
        (SETUPHOLD(posedge L0SETCOMPLETIONTIMEOUTUNCORRERROR) (posedge CRMUSERCLK) (696)(1883))
        (SETUPHOLD(negedge L0SETCOMPLETIONTIMEOUTUNCORRERROR) (posedge CRMUSERCLK) (696)(1883))
        (SETUPHOLD(posedge L0SETDETECTEDCORRERROR) (posedge CRMUSERCLK) (719)(1888))
        (SETUPHOLD(negedge L0SETDETECTEDCORRERROR) (posedge CRMUSERCLK) (719)(1888))
        (SETUPHOLD(posedge L0SETDETECTEDFATALERROR) (posedge CRMUSERCLK) (708)(1923))
        (SETUPHOLD(negedge L0SETDETECTEDFATALERROR) (posedge CRMUSERCLK) (708)(1923))
        (SETUPHOLD(posedge L0SETDETECTEDNONFATALERROR) (posedge CRMUSERCLK) (760)(1931))
        (SETUPHOLD(negedge L0SETDETECTEDNONFATALERROR) (posedge CRMUSERCLK) (760)(1931))
        (SETUPHOLD(posedge L0SETLINKDETECTEDPARITYERROR) (posedge CRMUSERCLK) (1108)(1895))
        (SETUPHOLD(negedge L0SETLINKDETECTEDPARITYERROR) (posedge CRMUSERCLK) (1108)(1895))
        (SETUPHOLD(posedge L0SETLINKMASTERDATAPARITY) (posedge CRMUSERCLK) (684)(1887))
        (SETUPHOLD(negedge L0SETLINKMASTERDATAPARITY) (posedge CRMUSERCLK) (684)(1887))
        (SETUPHOLD(posedge L0SETLINKRECEIVEDMASTERABORT) (posedge CRMUSERCLK) (708)(1894))
        (SETUPHOLD(negedge L0SETLINKRECEIVEDMASTERABORT) (posedge CRMUSERCLK) (708)(1894))
        (SETUPHOLD(posedge L0SETLINKRECEIVEDTARGETABORT) (posedge CRMUSERCLK) (863)(1929))
        (SETUPHOLD(negedge L0SETLINKRECEIVEDTARGETABORT) (posedge CRMUSERCLK) (863)(1929))
        (SETUPHOLD(posedge L0SETLINKSIGNALLEDTARGETABORT) (posedge CRMUSERCLK) (841)(1900))
        (SETUPHOLD(negedge L0SETLINKSIGNALLEDTARGETABORT) (posedge CRMUSERCLK) (841)(1900))
        (SETUPHOLD(posedge L0SETLINKSYSTEMERROR) (posedge CRMUSERCLK) (714)(1864))
        (SETUPHOLD(negedge L0SETLINKSYSTEMERROR) (posedge CRMUSERCLK) (714)(1864))
        (SETUPHOLD(posedge L0SETUNEXPECTEDCOMPLETIONCORRERROR) (posedge CRMUSERCLK) (830)(1862))
        (SETUPHOLD(negedge L0SETUNEXPECTEDCOMPLETIONCORRERROR) (posedge CRMUSERCLK) (830)(1862))
        (SETUPHOLD(posedge L0SETUNEXPECTEDCOMPLETIONUNCORRERROR) (posedge CRMUSERCLK) (1089)(1871))
        (SETUPHOLD(negedge L0SETUNEXPECTEDCOMPLETIONUNCORRERROR) (posedge CRMUSERCLK) (1089)(1871))
        (SETUPHOLD(posedge L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR) (posedge CRMUSERCLK) (1072)(1771))
        (SETUPHOLD(negedge L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR) (posedge CRMUSERCLK) (1072)(1771))
        (SETUPHOLD(posedge L0SETUNSUPPORTEDREQUESTOTHERERROR) (posedge CRMUSERCLK) (1137)(1770))
        (SETUPHOLD(negedge L0SETUNSUPPORTEDREQUESTOTHERERROR) (posedge CRMUSERCLK) (1137)(1770))
        (SETUPHOLD(posedge L0SETUSERDETECTEDPARITYERROR) (posedge CRMUSERCLK) (1065)(1747))
        (SETUPHOLD(negedge L0SETUSERDETECTEDPARITYERROR) (posedge CRMUSERCLK) (1065)(1747))
        (SETUPHOLD(posedge L0SETUSERMASTERDATAPARITY) (posedge CRMUSERCLK) (957)(1682))
        (SETUPHOLD(negedge L0SETUSERMASTERDATAPARITY) (posedge CRMUSERCLK) (957)(1682))
        (SETUPHOLD(posedge L0SETUSERRECEIVEDMASTERABORT) (posedge CRMUSERCLK) (1104)(1700))
        (SETUPHOLD(negedge L0SETUSERRECEIVEDMASTERABORT) (posedge CRMUSERCLK) (1104)(1700))
        (SETUPHOLD(posedge L0SETUSERRECEIVEDTARGETABORT) (posedge CRMUSERCLK) (1007)(1737))
        (SETUPHOLD(negedge L0SETUSERRECEIVEDTARGETABORT) (posedge CRMUSERCLK) (1007)(1737))
        (SETUPHOLD(posedge L0SETUSERSIGNALLEDTARGETABORT) (posedge CRMUSERCLK) (1048)(1697))
        (SETUPHOLD(negedge L0SETUSERSIGNALLEDTARGETABORT) (posedge CRMUSERCLK) (1048)(1697))
        (SETUPHOLD(posedge L0SETUSERSYSTEMERROR) (posedge CRMUSERCLK) (1157)(1713))
        (SETUPHOLD(negedge L0SETUSERSYSTEMERROR) (posedge CRMUSERCLK) (1157)(1713))
        (SETUPHOLD(posedge L0TRANSACTIONSPENDING) (posedge CRMUSERCLK) (332)(1950))
        (SETUPHOLD(negedge L0TRANSACTIONSPENDING) (posedge CRMUSERCLK) (332)(1950))
        (SETUPHOLD(posedge L0UPSTREAMRXPORTINL0S) (posedge CRMUSERCLK) (718)(1756))
        (SETUPHOLD(negedge L0UPSTREAMRXPORTINL0S) (posedge CRMUSERCLK) (718)(1756))
        (SETUPHOLD(posedge LLKRXCHFIFO[0]) (posedge CRMUSERCLK) (1076)(1926))
        (SETUPHOLD(negedge LLKRXCHFIFO[0]) (posedge CRMUSERCLK) (1076)(1926))
        (SETUPHOLD(posedge LLKRXCHFIFO[1]) (posedge CRMUSERCLK) (828)(1928))
        (SETUPHOLD(negedge LLKRXCHFIFO[1]) (posedge CRMUSERCLK) (828)(1928))
        (SETUPHOLD(posedge LLKRXCHTC[0]) (posedge CRMUSERCLK) (1111)(1887))
        (SETUPHOLD(negedge LLKRXCHTC[0]) (posedge CRMUSERCLK) (1111)(1887))
        (SETUPHOLD(posedge LLKRXCHTC[1]) (posedge CRMUSERCLK) (1192)(1885))
        (SETUPHOLD(negedge LLKRXCHTC[1]) (posedge CRMUSERCLK) (1192)(1885))
        (SETUPHOLD(posedge LLKRXCHTC[2]) (posedge CRMUSERCLK) (911)(1899))
        (SETUPHOLD(negedge LLKRXCHTC[2]) (posedge CRMUSERCLK) (911)(1899))
        (SETUPHOLD(posedge LLKRXDSTCONTREQN) (posedge CRMUSERCLK) (681)(1959))
        (SETUPHOLD(negedge LLKRXDSTCONTREQN) (posedge CRMUSERCLK) (681)(1959))
        (SETUPHOLD(posedge LLKRXDSTREQN) (posedge CRMUSERCLK) (735)(1945))
        (SETUPHOLD(negedge LLKRXDSTREQN) (posedge CRMUSERCLK) (735)(1945))
        (SETUPHOLD(posedge LLKTX4DWHEADERN) (posedge CRMUSERCLK) (722)(1829))
        (SETUPHOLD(negedge LLKTX4DWHEADERN) (posedge CRMUSERCLK) (722)(1829))
        (SETUPHOLD(posedge LLKTXCHFIFO[0]) (posedge CRMUSERCLK) (1184)(1865))
        (SETUPHOLD(negedge LLKTXCHFIFO[0]) (posedge CRMUSERCLK) (1184)(1865))
        (SETUPHOLD(posedge LLKTXCHFIFO[1]) (posedge CRMUSERCLK) (1206)(1843))
        (SETUPHOLD(negedge LLKTXCHFIFO[1]) (posedge CRMUSERCLK) (1206)(1843))
        (SETUPHOLD(posedge LLKTXCHTC[0]) (posedge CRMUSERCLK) (1185)(1803))
        (SETUPHOLD(negedge LLKTXCHTC[0]) (posedge CRMUSERCLK) (1185)(1803))
        (SETUPHOLD(posedge LLKTXCHTC[1]) (posedge CRMUSERCLK) (1211)(1842))
        (SETUPHOLD(negedge LLKTXCHTC[1]) (posedge CRMUSERCLK) (1211)(1842))
        (SETUPHOLD(posedge LLKTXCHTC[2]) (posedge CRMUSERCLK) (1202)(1880))
        (SETUPHOLD(negedge LLKTXCHTC[2]) (posedge CRMUSERCLK) (1202)(1880))
        (SETUPHOLD(posedge LLKTXCOMPLETEN) (posedge CRMUSERCLK) (1012)(1863))
        (SETUPHOLD(negedge LLKTXCOMPLETEN) (posedge CRMUSERCLK) (1012)(1863))
        (SETUPHOLD(posedge LLKTXCREATEECRCN) (posedge CRMUSERCLK) (663)(1835))
        (SETUPHOLD(negedge LLKTXCREATEECRCN) (posedge CRMUSERCLK) (663)(1835))
        (SETUPHOLD(posedge LLKTXDATA[0]) (posedge CRMUSERCLK) (402)(1948))
        (SETUPHOLD(negedge LLKTXDATA[0]) (posedge CRMUSERCLK) (402)(1948))
        (SETUPHOLD(posedge LLKTXDATA[1]) (posedge CRMUSERCLK) (435)(1943))
        (SETUPHOLD(negedge LLKTXDATA[1]) (posedge CRMUSERCLK) (435)(1943))
        (SETUPHOLD(posedge LLKTXDATA[10]) (posedge CRMUSERCLK) (298)(1937))
        (SETUPHOLD(negedge LLKTXDATA[10]) (posedge CRMUSERCLK) (298)(1937))
        (SETUPHOLD(posedge LLKTXDATA[11]) (posedge CRMUSERCLK) (290)(1931))
        (SETUPHOLD(negedge LLKTXDATA[11]) (posedge CRMUSERCLK) (290)(1931))
        (SETUPHOLD(posedge LLKTXDATA[12]) (posedge CRMUSERCLK) (319)(1950))
        (SETUPHOLD(negedge LLKTXDATA[12]) (posedge CRMUSERCLK) (319)(1950))
        (SETUPHOLD(posedge LLKTXDATA[13]) (posedge CRMUSERCLK) (322)(1944))
        (SETUPHOLD(negedge LLKTXDATA[13]) (posedge CRMUSERCLK) (322)(1944))
        (SETUPHOLD(posedge LLKTXDATA[14]) (posedge CRMUSERCLK) (334)(1954))
        (SETUPHOLD(negedge LLKTXDATA[14]) (posedge CRMUSERCLK) (334)(1954))
        (SETUPHOLD(posedge LLKTXDATA[15]) (posedge CRMUSERCLK) (322)(1944))
        (SETUPHOLD(negedge LLKTXDATA[15]) (posedge CRMUSERCLK) (322)(1944))
        (SETUPHOLD(posedge LLKTXDATA[16]) (posedge CRMUSERCLK) (371)(1970))
        (SETUPHOLD(negedge LLKTXDATA[16]) (posedge CRMUSERCLK) (371)(1970))
        (SETUPHOLD(posedge LLKTXDATA[17]) (posedge CRMUSERCLK) (322)(1966))
        (SETUPHOLD(negedge LLKTXDATA[17]) (posedge CRMUSERCLK) (322)(1966))
        (SETUPHOLD(posedge LLKTXDATA[18]) (posedge CRMUSERCLK) (330)(1974))
        (SETUPHOLD(negedge LLKTXDATA[18]) (posedge CRMUSERCLK) (330)(1974))
        (SETUPHOLD(posedge LLKTXDATA[19]) (posedge CRMUSERCLK) (330)(1978))
        (SETUPHOLD(negedge LLKTXDATA[19]) (posedge CRMUSERCLK) (330)(1978))
        (SETUPHOLD(posedge LLKTXDATA[2]) (posedge CRMUSERCLK) (324)(1953))
        (SETUPHOLD(negedge LLKTXDATA[2]) (posedge CRMUSERCLK) (324)(1953))
        (SETUPHOLD(posedge LLKTXDATA[20]) (posedge CRMUSERCLK) (319)(1974))
        (SETUPHOLD(negedge LLKTXDATA[20]) (posedge CRMUSERCLK) (319)(1974))
        (SETUPHOLD(posedge LLKTXDATA[21]) (posedge CRMUSERCLK) (310)(1970))
        (SETUPHOLD(negedge LLKTXDATA[21]) (posedge CRMUSERCLK) (310)(1970))
        (SETUPHOLD(posedge LLKTXDATA[22]) (posedge CRMUSERCLK) (363)(1959))
        (SETUPHOLD(negedge LLKTXDATA[22]) (posedge CRMUSERCLK) (363)(1959))
        (SETUPHOLD(posedge LLKTXDATA[23]) (posedge CRMUSERCLK) (348)(1949))
        (SETUPHOLD(negedge LLKTXDATA[23]) (posedge CRMUSERCLK) (348)(1949))
        (SETUPHOLD(posedge LLKTXDATA[24]) (posedge CRMUSERCLK) (351)(1959))
        (SETUPHOLD(negedge LLKTXDATA[24]) (posedge CRMUSERCLK) (351)(1959))
        (SETUPHOLD(posedge LLKTXDATA[25]) (posedge CRMUSERCLK) (343)(1952))
        (SETUPHOLD(negedge LLKTXDATA[25]) (posedge CRMUSERCLK) (343)(1952))
        (SETUPHOLD(posedge LLKTXDATA[26]) (posedge CRMUSERCLK) (369)(1930))
        (SETUPHOLD(negedge LLKTXDATA[26]) (posedge CRMUSERCLK) (369)(1930))
        (SETUPHOLD(posedge LLKTXDATA[27]) (posedge CRMUSERCLK) (377)(1968))
        (SETUPHOLD(negedge LLKTXDATA[27]) (posedge CRMUSERCLK) (377)(1968))
        (SETUPHOLD(posedge LLKTXDATA[28]) (posedge CRMUSERCLK) (366)(1961))
        (SETUPHOLD(negedge LLKTXDATA[28]) (posedge CRMUSERCLK) (366)(1961))
        (SETUPHOLD(posedge LLKTXDATA[29]) (posedge CRMUSERCLK) (449)(1949))
        (SETUPHOLD(negedge LLKTXDATA[29]) (posedge CRMUSERCLK) (449)(1949))
        (SETUPHOLD(posedge LLKTXDATA[3]) (posedge CRMUSERCLK) (325)(1963))
        (SETUPHOLD(negedge LLKTXDATA[3]) (posedge CRMUSERCLK) (325)(1963))
        (SETUPHOLD(posedge LLKTXDATA[30]) (posedge CRMUSERCLK) (456)(1950))
        (SETUPHOLD(negedge LLKTXDATA[30]) (posedge CRMUSERCLK) (456)(1950))
        (SETUPHOLD(posedge LLKTXDATA[31]) (posedge CRMUSERCLK) (461)(1937))
        (SETUPHOLD(negedge LLKTXDATA[31]) (posedge CRMUSERCLK) (461)(1937))
        (SETUPHOLD(posedge LLKTXDATA[32]) (posedge CRMUSERCLK) (472)(1914))
        (SETUPHOLD(negedge LLKTXDATA[32]) (posedge CRMUSERCLK) (472)(1914))
        (SETUPHOLD(posedge LLKTXDATA[33]) (posedge CRMUSERCLK) (459)(1941))
        (SETUPHOLD(negedge LLKTXDATA[33]) (posedge CRMUSERCLK) (459)(1941))
        (SETUPHOLD(posedge LLKTXDATA[34]) (posedge CRMUSERCLK) (516)(1902))
        (SETUPHOLD(negedge LLKTXDATA[34]) (posedge CRMUSERCLK) (516)(1902))
        (SETUPHOLD(posedge LLKTXDATA[35]) (posedge CRMUSERCLK) (522)(1890))
        (SETUPHOLD(negedge LLKTXDATA[35]) (posedge CRMUSERCLK) (522)(1890))
        (SETUPHOLD(posedge LLKTXDATA[36]) (posedge CRMUSERCLK) (483)(1957))
        (SETUPHOLD(negedge LLKTXDATA[36]) (posedge CRMUSERCLK) (483)(1957))
        (SETUPHOLD(posedge LLKTXDATA[37]) (posedge CRMUSERCLK) (563)(1953))
        (SETUPHOLD(negedge LLKTXDATA[37]) (posedge CRMUSERCLK) (563)(1953))
        (SETUPHOLD(posedge LLKTXDATA[38]) (posedge CRMUSERCLK) (597)(1933))
        (SETUPHOLD(negedge LLKTXDATA[38]) (posedge CRMUSERCLK) (597)(1933))
        (SETUPHOLD(posedge LLKTXDATA[39]) (posedge CRMUSERCLK) (464)(1941))
        (SETUPHOLD(negedge LLKTXDATA[39]) (posedge CRMUSERCLK) (464)(1941))
        (SETUPHOLD(posedge LLKTXDATA[4]) (posedge CRMUSERCLK) (310)(1960))
        (SETUPHOLD(negedge LLKTXDATA[4]) (posedge CRMUSERCLK) (310)(1960))
        (SETUPHOLD(posedge LLKTXDATA[40]) (posedge CRMUSERCLK) (539)(1889))
        (SETUPHOLD(negedge LLKTXDATA[40]) (posedge CRMUSERCLK) (539)(1889))
        (SETUPHOLD(posedge LLKTXDATA[41]) (posedge CRMUSERCLK) (580)(1913))
        (SETUPHOLD(negedge LLKTXDATA[41]) (posedge CRMUSERCLK) (580)(1913))
        (SETUPHOLD(posedge LLKTXDATA[42]) (posedge CRMUSERCLK) (541)(1876))
        (SETUPHOLD(negedge LLKTXDATA[42]) (posedge CRMUSERCLK) (541)(1876))
        (SETUPHOLD(posedge LLKTXDATA[43]) (posedge CRMUSERCLK) (492)(1917))
        (SETUPHOLD(negedge LLKTXDATA[43]) (posedge CRMUSERCLK) (492)(1917))
        (SETUPHOLD(posedge LLKTXDATA[44]) (posedge CRMUSERCLK) (649)(1858))
        (SETUPHOLD(negedge LLKTXDATA[44]) (posedge CRMUSERCLK) (649)(1858))
        (SETUPHOLD(posedge LLKTXDATA[45]) (posedge CRMUSERCLK) (584)(1844))
        (SETUPHOLD(negedge LLKTXDATA[45]) (posedge CRMUSERCLK) (584)(1844))
        (SETUPHOLD(posedge LLKTXDATA[46]) (posedge CRMUSERCLK) (589)(1840))
        (SETUPHOLD(negedge LLKTXDATA[46]) (posedge CRMUSERCLK) (589)(1840))
        (SETUPHOLD(posedge LLKTXDATA[47]) (posedge CRMUSERCLK) (526)(1897))
        (SETUPHOLD(negedge LLKTXDATA[47]) (posedge CRMUSERCLK) (526)(1897))
        (SETUPHOLD(posedge LLKTXDATA[48]) (posedge CRMUSERCLK) (645)(1858))
        (SETUPHOLD(negedge LLKTXDATA[48]) (posedge CRMUSERCLK) (645)(1858))
        (SETUPHOLD(posedge LLKTXDATA[49]) (posedge CRMUSERCLK) (607)(1850))
        (SETUPHOLD(negedge LLKTXDATA[49]) (posedge CRMUSERCLK) (607)(1850))
        (SETUPHOLD(posedge LLKTXDATA[5]) (posedge CRMUSERCLK) (300)(1961))
        (SETUPHOLD(negedge LLKTXDATA[5]) (posedge CRMUSERCLK) (300)(1961))
        (SETUPHOLD(posedge LLKTXDATA[50]) (posedge CRMUSERCLK) (557)(1874))
        (SETUPHOLD(negedge LLKTXDATA[50]) (posedge CRMUSERCLK) (557)(1874))
        (SETUPHOLD(posedge LLKTXDATA[51]) (posedge CRMUSERCLK) (546)(1822))
        (SETUPHOLD(negedge LLKTXDATA[51]) (posedge CRMUSERCLK) (546)(1822))
        (SETUPHOLD(posedge LLKTXDATA[52]) (posedge CRMUSERCLK) (684)(1830))
        (SETUPHOLD(negedge LLKTXDATA[52]) (posedge CRMUSERCLK) (684)(1830))
        (SETUPHOLD(posedge LLKTXDATA[53]) (posedge CRMUSERCLK) (584)(1829))
        (SETUPHOLD(negedge LLKTXDATA[53]) (posedge CRMUSERCLK) (584)(1829))
        (SETUPHOLD(posedge LLKTXDATA[54]) (posedge CRMUSERCLK) (677)(1823))
        (SETUPHOLD(negedge LLKTXDATA[54]) (posedge CRMUSERCLK) (677)(1823))
        (SETUPHOLD(posedge LLKTXDATA[55]) (posedge CRMUSERCLK) (586)(1783))
        (SETUPHOLD(negedge LLKTXDATA[55]) (posedge CRMUSERCLK) (586)(1783))
        (SETUPHOLD(posedge LLKTXDATA[56]) (posedge CRMUSERCLK) (591)(1781))
        (SETUPHOLD(negedge LLKTXDATA[56]) (posedge CRMUSERCLK) (591)(1781))
        (SETUPHOLD(posedge LLKTXDATA[57]) (posedge CRMUSERCLK) (602)(1786))
        (SETUPHOLD(negedge LLKTXDATA[57]) (posedge CRMUSERCLK) (602)(1786))
        (SETUPHOLD(posedge LLKTXDATA[58]) (posedge CRMUSERCLK) (686)(1849))
        (SETUPHOLD(negedge LLKTXDATA[58]) (posedge CRMUSERCLK) (686)(1849))
        (SETUPHOLD(posedge LLKTXDATA[59]) (posedge CRMUSERCLK) (646)(1831))
        (SETUPHOLD(negedge LLKTXDATA[59]) (posedge CRMUSERCLK) (646)(1831))
        (SETUPHOLD(posedge LLKTXDATA[6]) (posedge CRMUSERCLK) (282)(1950))
        (SETUPHOLD(negedge LLKTXDATA[6]) (posedge CRMUSERCLK) (282)(1950))
        (SETUPHOLD(posedge LLKTXDATA[60]) (posedge CRMUSERCLK) (650)(1791))
        (SETUPHOLD(negedge LLKTXDATA[60]) (posedge CRMUSERCLK) (650)(1791))
        (SETUPHOLD(posedge LLKTXDATA[61]) (posedge CRMUSERCLK) (653)(1771))
        (SETUPHOLD(negedge LLKTXDATA[61]) (posedge CRMUSERCLK) (653)(1771))
        (SETUPHOLD(posedge LLKTXDATA[62]) (posedge CRMUSERCLK) (624)(1804))
        (SETUPHOLD(negedge LLKTXDATA[62]) (posedge CRMUSERCLK) (624)(1804))
        (SETUPHOLD(posedge LLKTXDATA[63]) (posedge CRMUSERCLK) (618)(1805))
        (SETUPHOLD(negedge LLKTXDATA[63]) (posedge CRMUSERCLK) (618)(1805))
        (SETUPHOLD(posedge LLKTXDATA[7]) (posedge CRMUSERCLK) (300)(1955))
        (SETUPHOLD(negedge LLKTXDATA[7]) (posedge CRMUSERCLK) (300)(1955))
        (SETUPHOLD(posedge LLKTXDATA[8]) (posedge CRMUSERCLK) (294)(1954))
        (SETUPHOLD(negedge LLKTXDATA[8]) (posedge CRMUSERCLK) (294)(1954))
        (SETUPHOLD(posedge LLKTXDATA[9]) (posedge CRMUSERCLK) (288)(1955))
        (SETUPHOLD(negedge LLKTXDATA[9]) (posedge CRMUSERCLK) (288)(1955))
        (SETUPHOLD(posedge LLKTXENABLEN[0]) (posedge CRMUSERCLK) (737)(1799))
        (SETUPHOLD(negedge LLKTXENABLEN[0]) (posedge CRMUSERCLK) (737)(1799))
        (SETUPHOLD(posedge LLKTXENABLEN[1]) (posedge CRMUSERCLK) (844)(1801))
        (SETUPHOLD(negedge LLKTXENABLEN[1]) (posedge CRMUSERCLK) (844)(1801))
        (SETUPHOLD(posedge LLKTXEOFN) (posedge CRMUSERCLK) (810)(1807))
        (SETUPHOLD(negedge LLKTXEOFN) (posedge CRMUSERCLK) (810)(1807))
        (SETUPHOLD(posedge LLKTXEOPN) (posedge CRMUSERCLK) (763)(1825))
        (SETUPHOLD(negedge LLKTXEOPN) (posedge CRMUSERCLK) (763)(1825))
        (SETUPHOLD(posedge LLKTXSOFN) (posedge CRMUSERCLK) (778)(1799))
        (SETUPHOLD(negedge LLKTXSOFN) (posedge CRMUSERCLK) (778)(1799))
        (SETUPHOLD(posedge LLKTXSOPN) (posedge CRMUSERCLK) (799)(1801))
        (SETUPHOLD(negedge LLKTXSOPN) (posedge CRMUSERCLK) (799)(1801))
        (SETUPHOLD(posedge LLKTXSRCDSCN) (posedge CRMUSERCLK) (815)(1763))
        (SETUPHOLD(negedge LLKTXSRCDSCN) (posedge CRMUSERCLK) (815)(1763))
        (SETUPHOLD(posedge LLKTXSRCRDYN) (posedge CRMUSERCLK) (854)(1813))
        (SETUPHOLD(negedge LLKTXSRCRDYN) (posedge CRMUSERCLK) (854)(1813))
        (SETUPHOLD(posedge MGMTADDR[0]) (posedge CRMUSERCLK) (1256)(1833))
        (SETUPHOLD(negedge MGMTADDR[0]) (posedge CRMUSERCLK) (1256)(1833))
        (SETUPHOLD(posedge MGMTADDR[1]) (posedge CRMUSERCLK) (1226)(1806))
        (SETUPHOLD(negedge MGMTADDR[1]) (posedge CRMUSERCLK) (1226)(1806))
        (SETUPHOLD(posedge MGMTADDR[10]) (posedge CRMUSERCLK) (541)(1843))
        (SETUPHOLD(negedge MGMTADDR[10]) (posedge CRMUSERCLK) (541)(1843))
        (SETUPHOLD(posedge MGMTADDR[2]) (posedge CRMUSERCLK) (1266)(1756))
        (SETUPHOLD(negedge MGMTADDR[2]) (posedge CRMUSERCLK) (1266)(1756))
        (SETUPHOLD(posedge MGMTADDR[3]) (posedge CRMUSERCLK) (1210)(1805))
        (SETUPHOLD(negedge MGMTADDR[3]) (posedge CRMUSERCLK) (1210)(1805))
        (SETUPHOLD(posedge MGMTADDR[4]) (posedge CRMUSERCLK) (1345)(1754))
        (SETUPHOLD(negedge MGMTADDR[4]) (posedge CRMUSERCLK) (1345)(1754))
        (SETUPHOLD(posedge MGMTADDR[5]) (posedge CRMUSERCLK) (1273)(1818))
        (SETUPHOLD(negedge MGMTADDR[5]) (posedge CRMUSERCLK) (1273)(1818))
        (SETUPHOLD(posedge MGMTADDR[6]) (posedge CRMUSERCLK) (1292)(1772))
        (SETUPHOLD(negedge MGMTADDR[6]) (posedge CRMUSERCLK) (1292)(1772))
        (SETUPHOLD(posedge MGMTADDR[7]) (posedge CRMUSERCLK) (479)(1874))
        (SETUPHOLD(negedge MGMTADDR[7]) (posedge CRMUSERCLK) (479)(1874))
        (SETUPHOLD(posedge MGMTADDR[8]) (posedge CRMUSERCLK) (586)(1770))
        (SETUPHOLD(negedge MGMTADDR[8]) (posedge CRMUSERCLK) (586)(1770))
        (SETUPHOLD(posedge MGMTADDR[9]) (posedge CRMUSERCLK) (506)(1785))
        (SETUPHOLD(negedge MGMTADDR[9]) (posedge CRMUSERCLK) (506)(1785))
        (SETUPHOLD(posedge MGMTBWREN[0]) (posedge CRMUSERCLK) (409)(1847))
        (SETUPHOLD(negedge MGMTBWREN[0]) (posedge CRMUSERCLK) (409)(1847))
        (SETUPHOLD(posedge MGMTBWREN[1]) (posedge CRMUSERCLK) (320)(1866))
        (SETUPHOLD(negedge MGMTBWREN[1]) (posedge CRMUSERCLK) (320)(1866))
        (SETUPHOLD(posedge MGMTBWREN[2]) (posedge CRMUSERCLK) (405)(1899))
        (SETUPHOLD(negedge MGMTBWREN[2]) (posedge CRMUSERCLK) (405)(1899))
        (SETUPHOLD(posedge MGMTBWREN[3]) (posedge CRMUSERCLK) (359)(1889))
        (SETUPHOLD(negedge MGMTBWREN[3]) (posedge CRMUSERCLK) (359)(1889))
        (SETUPHOLD(posedge MGMTRDEN) (posedge CRMUSERCLK) (1147)(1933))
        (SETUPHOLD(negedge MGMTRDEN) (posedge CRMUSERCLK) (1147)(1933))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[0]) (posedge CRMUSERCLK) (394)(1968))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[0]) (posedge CRMUSERCLK) (394)(1968))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[1]) (posedge CRMUSERCLK) (426)(1863))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[1]) (posedge CRMUSERCLK) (426)(1863))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[2]) (posedge CRMUSERCLK) (646)(1814))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[2]) (posedge CRMUSERCLK) (646)(1814))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[3]) (posedge CRMUSERCLK) (411)(1876))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[3]) (posedge CRMUSERCLK) (411)(1876))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[4]) (posedge CRMUSERCLK) (403)(1898))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[4]) (posedge CRMUSERCLK) (403)(1898))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[5]) (posedge CRMUSERCLK) (396)(1897))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[5]) (posedge CRMUSERCLK) (396)(1897))
        (SETUPHOLD(posedge MGMTSTATSCREDITSEL[6]) (posedge CRMUSERCLK) (431)(1917))
        (SETUPHOLD(negedge MGMTSTATSCREDITSEL[6]) (posedge CRMUSERCLK) (431)(1917))
        (SETUPHOLD(posedge MGMTWDATA[0]) (posedge CRMUSERCLK) (561)(1878))
        (SETUPHOLD(negedge MGMTWDATA[0]) (posedge CRMUSERCLK) (561)(1878))
        (SETUPHOLD(posedge MGMTWDATA[1]) (posedge CRMUSERCLK) (380)(1936))
        (SETUPHOLD(negedge MGMTWDATA[1]) (posedge CRMUSERCLK) (380)(1936))
        (SETUPHOLD(posedge MGMTWDATA[10]) (posedge CRMUSERCLK) (388)(1914))
        (SETUPHOLD(negedge MGMTWDATA[10]) (posedge CRMUSERCLK) (388)(1914))
        (SETUPHOLD(posedge MGMTWDATA[11]) (posedge CRMUSERCLK) (331)(1957))
        (SETUPHOLD(negedge MGMTWDATA[11]) (posedge CRMUSERCLK) (331)(1957))
        (SETUPHOLD(posedge MGMTWDATA[12]) (posedge CRMUSERCLK) (288)(1947))
        (SETUPHOLD(negedge MGMTWDATA[12]) (posedge CRMUSERCLK) (288)(1947))
        (SETUPHOLD(posedge MGMTWDATA[13]) (posedge CRMUSERCLK) (322)(1959))
        (SETUPHOLD(negedge MGMTWDATA[13]) (posedge CRMUSERCLK) (322)(1959))
        (SETUPHOLD(posedge MGMTWDATA[14]) (posedge CRMUSERCLK) (294)(1959))
        (SETUPHOLD(negedge MGMTWDATA[14]) (posedge CRMUSERCLK) (294)(1959))
        (SETUPHOLD(posedge MGMTWDATA[15]) (posedge CRMUSERCLK) (285)(1938))
        (SETUPHOLD(negedge MGMTWDATA[15]) (posedge CRMUSERCLK) (285)(1938))
        (SETUPHOLD(posedge MGMTWDATA[16]) (posedge CRMUSERCLK) (259)(1927))
        (SETUPHOLD(negedge MGMTWDATA[16]) (posedge CRMUSERCLK) (259)(1927))
        (SETUPHOLD(posedge MGMTWDATA[17]) (posedge CRMUSERCLK) (243)(1950))
        (SETUPHOLD(negedge MGMTWDATA[17]) (posedge CRMUSERCLK) (243)(1950))
        (SETUPHOLD(posedge MGMTWDATA[18]) (posedge CRMUSERCLK) (234)(1894))
        (SETUPHOLD(negedge MGMTWDATA[18]) (posedge CRMUSERCLK) (234)(1894))
        (SETUPHOLD(posedge MGMTWDATA[19]) (posedge CRMUSERCLK) (213)(1934))
        (SETUPHOLD(negedge MGMTWDATA[19]) (posedge CRMUSERCLK) (213)(1934))
        (SETUPHOLD(posedge MGMTWDATA[2]) (posedge CRMUSERCLK) (341)(1939))
        (SETUPHOLD(negedge MGMTWDATA[2]) (posedge CRMUSERCLK) (341)(1939))
        (SETUPHOLD(posedge MGMTWDATA[20]) (posedge CRMUSERCLK) (334)(1921))
        (SETUPHOLD(negedge MGMTWDATA[20]) (posedge CRMUSERCLK) (334)(1921))
        (SETUPHOLD(posedge MGMTWDATA[21]) (posedge CRMUSERCLK) (302)(1899))
        (SETUPHOLD(negedge MGMTWDATA[21]) (posedge CRMUSERCLK) (302)(1899))
        (SETUPHOLD(posedge MGMTWDATA[22]) (posedge CRMUSERCLK) (290)(1896))
        (SETUPHOLD(negedge MGMTWDATA[22]) (posedge CRMUSERCLK) (290)(1896))
        (SETUPHOLD(posedge MGMTWDATA[23]) (posedge CRMUSERCLK) (242)(1925))
        (SETUPHOLD(negedge MGMTWDATA[23]) (posedge CRMUSERCLK) (242)(1925))
        (SETUPHOLD(posedge MGMTWDATA[24]) (posedge CRMUSERCLK) (215)(1923))
        (SETUPHOLD(negedge MGMTWDATA[24]) (posedge CRMUSERCLK) (215)(1923))
        (SETUPHOLD(posedge MGMTWDATA[25]) (posedge CRMUSERCLK) (252)(1922))
        (SETUPHOLD(negedge MGMTWDATA[25]) (posedge CRMUSERCLK) (252)(1922))
        (SETUPHOLD(posedge MGMTWDATA[26]) (posedge CRMUSERCLK) (251)(1923))
        (SETUPHOLD(negedge MGMTWDATA[26]) (posedge CRMUSERCLK) (251)(1923))
        (SETUPHOLD(posedge MGMTWDATA[27]) (posedge CRMUSERCLK) (262)(1920))
        (SETUPHOLD(negedge MGMTWDATA[27]) (posedge CRMUSERCLK) (262)(1920))
        (SETUPHOLD(posedge MGMTWDATA[28]) (posedge CRMUSERCLK) (271)(1928))
        (SETUPHOLD(negedge MGMTWDATA[28]) (posedge CRMUSERCLK) (271)(1928))
        (SETUPHOLD(posedge MGMTWDATA[29]) (posedge CRMUSERCLK) (275)(1928))
        (SETUPHOLD(negedge MGMTWDATA[29]) (posedge CRMUSERCLK) (275)(1928))
        (SETUPHOLD(posedge MGMTWDATA[3]) (posedge CRMUSERCLK) (367)(1940))
        (SETUPHOLD(negedge MGMTWDATA[3]) (posedge CRMUSERCLK) (367)(1940))
        (SETUPHOLD(posedge MGMTWDATA[30]) (posedge CRMUSERCLK) (271)(1918))
        (SETUPHOLD(negedge MGMTWDATA[30]) (posedge CRMUSERCLK) (271)(1918))
        (SETUPHOLD(posedge MGMTWDATA[31]) (posedge CRMUSERCLK) (273)(1920))
        (SETUPHOLD(negedge MGMTWDATA[31]) (posedge CRMUSERCLK) (273)(1920))
        (SETUPHOLD(posedge MGMTWDATA[4]) (posedge CRMUSERCLK) (319)(1940))
        (SETUPHOLD(negedge MGMTWDATA[4]) (posedge CRMUSERCLK) (319)(1940))
        (SETUPHOLD(posedge MGMTWDATA[5]) (posedge CRMUSERCLK) (329)(1943))
        (SETUPHOLD(negedge MGMTWDATA[5]) (posedge CRMUSERCLK) (329)(1943))
        (SETUPHOLD(posedge MGMTWDATA[6]) (posedge CRMUSERCLK) (351)(1927))
        (SETUPHOLD(negedge MGMTWDATA[6]) (posedge CRMUSERCLK) (351)(1927))
        (SETUPHOLD(posedge MGMTWDATA[7]) (posedge CRMUSERCLK) (311)(1934))
        (SETUPHOLD(negedge MGMTWDATA[7]) (posedge CRMUSERCLK) (311)(1934))
        (SETUPHOLD(posedge MGMTWDATA[8]) (posedge CRMUSERCLK) (263)(1917))
        (SETUPHOLD(negedge MGMTWDATA[8]) (posedge CRMUSERCLK) (263)(1917))
        (SETUPHOLD(posedge MGMTWDATA[9]) (posedge CRMUSERCLK) (292)(1938))
        (SETUPHOLD(negedge MGMTWDATA[9]) (posedge CRMUSERCLK) (292)(1938))
        (SETUPHOLD(posedge MGMTWREN) (posedge CRMUSERCLK) (1096)(1911))
        (SETUPHOLD(negedge MGMTWREN) (posedge CRMUSERCLK) (1096)(1911))
        (SETUPHOLD(posedge MIMRXBRDATA[0]) (posedge CRMUSERCLK) (1079)(1755))
        (SETUPHOLD(negedge MIMRXBRDATA[0]) (posedge CRMUSERCLK) (1079)(1755))
        (SETUPHOLD(posedge MIMRXBRDATA[1]) (posedge CRMUSERCLK) (624)(1794))
        (SETUPHOLD(negedge MIMRXBRDATA[1]) (posedge CRMUSERCLK) (624)(1794))
        (SETUPHOLD(posedge MIMRXBRDATA[10]) (posedge CRMUSERCLK) (618)(1774))
        (SETUPHOLD(negedge MIMRXBRDATA[10]) (posedge CRMUSERCLK) (618)(1774))
        (SETUPHOLD(posedge MIMRXBRDATA[11]) (posedge CRMUSERCLK) (602)(1786))
        (SETUPHOLD(negedge MIMRXBRDATA[11]) (posedge CRMUSERCLK) (602)(1786))
        (SETUPHOLD(posedge MIMRXBRDATA[12]) (posedge CRMUSERCLK) (636)(1744))
        (SETUPHOLD(negedge MIMRXBRDATA[12]) (posedge CRMUSERCLK) (636)(1744))
        (SETUPHOLD(posedge MIMRXBRDATA[13]) (posedge CRMUSERCLK) (640)(1768))
        (SETUPHOLD(negedge MIMRXBRDATA[13]) (posedge CRMUSERCLK) (640)(1768))
        (SETUPHOLD(posedge MIMRXBRDATA[14]) (posedge CRMUSERCLK) (691)(1786))
        (SETUPHOLD(negedge MIMRXBRDATA[14]) (posedge CRMUSERCLK) (691)(1786))
        (SETUPHOLD(posedge MIMRXBRDATA[15]) (posedge CRMUSERCLK) (591)(1809))
        (SETUPHOLD(negedge MIMRXBRDATA[15]) (posedge CRMUSERCLK) (591)(1809))
        (SETUPHOLD(posedge MIMRXBRDATA[16]) (posedge CRMUSERCLK) (693)(1793))
        (SETUPHOLD(negedge MIMRXBRDATA[16]) (posedge CRMUSERCLK) (693)(1793))
        (SETUPHOLD(posedge MIMRXBRDATA[17]) (posedge CRMUSERCLK) (731)(1768))
        (SETUPHOLD(negedge MIMRXBRDATA[17]) (posedge CRMUSERCLK) (731)(1768))
        (SETUPHOLD(posedge MIMRXBRDATA[18]) (posedge CRMUSERCLK) (734)(1691))
        (SETUPHOLD(negedge MIMRXBRDATA[18]) (posedge CRMUSERCLK) (734)(1691))
        (SETUPHOLD(posedge MIMRXBRDATA[19]) (posedge CRMUSERCLK) (850)(1685))
        (SETUPHOLD(negedge MIMRXBRDATA[19]) (posedge CRMUSERCLK) (850)(1685))
        (SETUPHOLD(posedge MIMRXBRDATA[2]) (posedge CRMUSERCLK) (839)(1709))
        (SETUPHOLD(negedge MIMRXBRDATA[2]) (posedge CRMUSERCLK) (839)(1709))
        (SETUPHOLD(posedge MIMRXBRDATA[20]) (posedge CRMUSERCLK) (797)(1668))
        (SETUPHOLD(negedge MIMRXBRDATA[20]) (posedge CRMUSERCLK) (797)(1668))
        (SETUPHOLD(posedge MIMRXBRDATA[21]) (posedge CRMUSERCLK) (776)(1751))
        (SETUPHOLD(negedge MIMRXBRDATA[21]) (posedge CRMUSERCLK) (776)(1751))
        (SETUPHOLD(posedge MIMRXBRDATA[22]) (posedge CRMUSERCLK) (804)(1711))
        (SETUPHOLD(negedge MIMRXBRDATA[22]) (posedge CRMUSERCLK) (804)(1711))
        (SETUPHOLD(posedge MIMRXBRDATA[23]) (posedge CRMUSERCLK) (872)(1789))
        (SETUPHOLD(negedge MIMRXBRDATA[23]) (posedge CRMUSERCLK) (872)(1789))
        (SETUPHOLD(posedge MIMRXBRDATA[24]) (posedge CRMUSERCLK) (904)(1676))
        (SETUPHOLD(negedge MIMRXBRDATA[24]) (posedge CRMUSERCLK) (904)(1676))
        (SETUPHOLD(posedge MIMRXBRDATA[25]) (posedge CRMUSERCLK) (859)(1758))
        (SETUPHOLD(negedge MIMRXBRDATA[25]) (posedge CRMUSERCLK) (859)(1758))
        (SETUPHOLD(posedge MIMRXBRDATA[26]) (posedge CRMUSERCLK) (799)(1754))
        (SETUPHOLD(negedge MIMRXBRDATA[26]) (posedge CRMUSERCLK) (799)(1754))
        (SETUPHOLD(posedge MIMRXBRDATA[27]) (posedge CRMUSERCLK) (859)(1707))
        (SETUPHOLD(negedge MIMRXBRDATA[27]) (posedge CRMUSERCLK) (859)(1707))
        (SETUPHOLD(posedge MIMRXBRDATA[28]) (posedge CRMUSERCLK) (833)(1728))
        (SETUPHOLD(negedge MIMRXBRDATA[28]) (posedge CRMUSERCLK) (833)(1728))
        (SETUPHOLD(posedge MIMRXBRDATA[29]) (posedge CRMUSERCLK) (807)(1690))
        (SETUPHOLD(negedge MIMRXBRDATA[29]) (posedge CRMUSERCLK) (807)(1690))
        (SETUPHOLD(posedge MIMRXBRDATA[3]) (posedge CRMUSERCLK) (865)(1756))
        (SETUPHOLD(negedge MIMRXBRDATA[3]) (posedge CRMUSERCLK) (865)(1756))
        (SETUPHOLD(posedge MIMRXBRDATA[30]) (posedge CRMUSERCLK) (807)(1684))
        (SETUPHOLD(negedge MIMRXBRDATA[30]) (posedge CRMUSERCLK) (807)(1684))
        (SETUPHOLD(posedge MIMRXBRDATA[31]) (posedge CRMUSERCLK) (738)(1759))
        (SETUPHOLD(negedge MIMRXBRDATA[31]) (posedge CRMUSERCLK) (738)(1759))
        (SETUPHOLD(posedge MIMRXBRDATA[32]) (posedge CRMUSERCLK) (820)(1810))
        (SETUPHOLD(negedge MIMRXBRDATA[32]) (posedge CRMUSERCLK) (820)(1810))
        (SETUPHOLD(posedge MIMRXBRDATA[33]) (posedge CRMUSERCLK) (850)(1782))
        (SETUPHOLD(negedge MIMRXBRDATA[33]) (posedge CRMUSERCLK) (850)(1782))
        (SETUPHOLD(posedge MIMRXBRDATA[34]) (posedge CRMUSERCLK) (864)(1801))
        (SETUPHOLD(negedge MIMRXBRDATA[34]) (posedge CRMUSERCLK) (864)(1801))
        (SETUPHOLD(posedge MIMRXBRDATA[35]) (posedge CRMUSERCLK) (822)(1834))
        (SETUPHOLD(negedge MIMRXBRDATA[35]) (posedge CRMUSERCLK) (822)(1834))
        (SETUPHOLD(posedge MIMRXBRDATA[36]) (posedge CRMUSERCLK) (754)(1783))
        (SETUPHOLD(negedge MIMRXBRDATA[36]) (posedge CRMUSERCLK) (754)(1783))
        (SETUPHOLD(posedge MIMRXBRDATA[37]) (posedge CRMUSERCLK) (776)(1809))
        (SETUPHOLD(negedge MIMRXBRDATA[37]) (posedge CRMUSERCLK) (776)(1809))
        (SETUPHOLD(posedge MIMRXBRDATA[38]) (posedge CRMUSERCLK) (757)(1779))
        (SETUPHOLD(negedge MIMRXBRDATA[38]) (posedge CRMUSERCLK) (757)(1779))
        (SETUPHOLD(posedge MIMRXBRDATA[39]) (posedge CRMUSERCLK) (793)(1741))
        (SETUPHOLD(negedge MIMRXBRDATA[39]) (posedge CRMUSERCLK) (793)(1741))
        (SETUPHOLD(posedge MIMRXBRDATA[4]) (posedge CRMUSERCLK) (807)(1735))
        (SETUPHOLD(negedge MIMRXBRDATA[4]) (posedge CRMUSERCLK) (807)(1735))
        (SETUPHOLD(posedge MIMRXBRDATA[40]) (posedge CRMUSERCLK) (849)(1767))
        (SETUPHOLD(negedge MIMRXBRDATA[40]) (posedge CRMUSERCLK) (849)(1767))
        (SETUPHOLD(posedge MIMRXBRDATA[41]) (posedge CRMUSERCLK) (923)(1856))
        (SETUPHOLD(negedge MIMRXBRDATA[41]) (posedge CRMUSERCLK) (923)(1856))
        (SETUPHOLD(posedge MIMRXBRDATA[42]) (posedge CRMUSERCLK) (682)(1801))
        (SETUPHOLD(negedge MIMRXBRDATA[42]) (posedge CRMUSERCLK) (682)(1801))
        (SETUPHOLD(posedge MIMRXBRDATA[43]) (posedge CRMUSERCLK) (848)(1737))
        (SETUPHOLD(negedge MIMRXBRDATA[43]) (posedge CRMUSERCLK) (848)(1737))
        (SETUPHOLD(posedge MIMRXBRDATA[44]) (posedge CRMUSERCLK) (804)(1771))
        (SETUPHOLD(negedge MIMRXBRDATA[44]) (posedge CRMUSERCLK) (804)(1771))
        (SETUPHOLD(posedge MIMRXBRDATA[45]) (posedge CRMUSERCLK) (798)(1762))
        (SETUPHOLD(negedge MIMRXBRDATA[45]) (posedge CRMUSERCLK) (798)(1762))
        (SETUPHOLD(posedge MIMRXBRDATA[46]) (posedge CRMUSERCLK) (890)(1791))
        (SETUPHOLD(negedge MIMRXBRDATA[46]) (posedge CRMUSERCLK) (890)(1791))
        (SETUPHOLD(posedge MIMRXBRDATA[47]) (posedge CRMUSERCLK) (842)(1811))
        (SETUPHOLD(negedge MIMRXBRDATA[47]) (posedge CRMUSERCLK) (842)(1811))
        (SETUPHOLD(posedge MIMRXBRDATA[48]) (posedge CRMUSERCLK) (856)(1840))
        (SETUPHOLD(negedge MIMRXBRDATA[48]) (posedge CRMUSERCLK) (856)(1840))
        (SETUPHOLD(posedge MIMRXBRDATA[49]) (posedge CRMUSERCLK) (778)(1774))
        (SETUPHOLD(negedge MIMRXBRDATA[49]) (posedge CRMUSERCLK) (778)(1774))
        (SETUPHOLD(posedge MIMRXBRDATA[5]) (posedge CRMUSERCLK) (597)(1779))
        (SETUPHOLD(negedge MIMRXBRDATA[5]) (posedge CRMUSERCLK) (597)(1779))
        (SETUPHOLD(posedge MIMRXBRDATA[50]) (posedge CRMUSERCLK) (829)(1772))
        (SETUPHOLD(negedge MIMRXBRDATA[50]) (posedge CRMUSERCLK) (829)(1772))
        (SETUPHOLD(posedge MIMRXBRDATA[51]) (posedge CRMUSERCLK) (774)(1740))
        (SETUPHOLD(negedge MIMRXBRDATA[51]) (posedge CRMUSERCLK) (774)(1740))
        (SETUPHOLD(posedge MIMRXBRDATA[52]) (posedge CRMUSERCLK) (797)(1765))
        (SETUPHOLD(negedge MIMRXBRDATA[52]) (posedge CRMUSERCLK) (797)(1765))
        (SETUPHOLD(posedge MIMRXBRDATA[53]) (posedge CRMUSERCLK) (802)(1802))
        (SETUPHOLD(negedge MIMRXBRDATA[53]) (posedge CRMUSERCLK) (802)(1802))
        (SETUPHOLD(posedge MIMRXBRDATA[54]) (posedge CRMUSERCLK) (809)(1791))
        (SETUPHOLD(negedge MIMRXBRDATA[54]) (posedge CRMUSERCLK) (809)(1791))
        (SETUPHOLD(posedge MIMRXBRDATA[55]) (posedge CRMUSERCLK) (813)(1776))
        (SETUPHOLD(negedge MIMRXBRDATA[55]) (posedge CRMUSERCLK) (813)(1776))
        (SETUPHOLD(posedge MIMRXBRDATA[56]) (posedge CRMUSERCLK) (759)(1782))
        (SETUPHOLD(negedge MIMRXBRDATA[56]) (posedge CRMUSERCLK) (759)(1782))
        (SETUPHOLD(posedge MIMRXBRDATA[57]) (posedge CRMUSERCLK) (773)(1763))
        (SETUPHOLD(negedge MIMRXBRDATA[57]) (posedge CRMUSERCLK) (773)(1763))
        (SETUPHOLD(posedge MIMRXBRDATA[58]) (posedge CRMUSERCLK) (776)(1795))
        (SETUPHOLD(negedge MIMRXBRDATA[58]) (posedge CRMUSERCLK) (776)(1795))
        (SETUPHOLD(posedge MIMRXBRDATA[59]) (posedge CRMUSERCLK) (838)(1821))
        (SETUPHOLD(negedge MIMRXBRDATA[59]) (posedge CRMUSERCLK) (838)(1821))
        (SETUPHOLD(posedge MIMRXBRDATA[6]) (posedge CRMUSERCLK) (657)(1780))
        (SETUPHOLD(negedge MIMRXBRDATA[6]) (posedge CRMUSERCLK) (657)(1780))
        (SETUPHOLD(posedge MIMRXBRDATA[60]) (posedge CRMUSERCLK) (754)(1820))
        (SETUPHOLD(negedge MIMRXBRDATA[60]) (posedge CRMUSERCLK) (754)(1820))
        (SETUPHOLD(posedge MIMRXBRDATA[61]) (posedge CRMUSERCLK) (815)(1765))
        (SETUPHOLD(negedge MIMRXBRDATA[61]) (posedge CRMUSERCLK) (815)(1765))
        (SETUPHOLD(posedge MIMRXBRDATA[62]) (posedge CRMUSERCLK) (811)(1773))
        (SETUPHOLD(negedge MIMRXBRDATA[62]) (posedge CRMUSERCLK) (811)(1773))
        (SETUPHOLD(posedge MIMRXBRDATA[63]) (posedge CRMUSERCLK) (952)(1803))
        (SETUPHOLD(negedge MIMRXBRDATA[63]) (posedge CRMUSERCLK) (952)(1803))
        (SETUPHOLD(posedge MIMRXBRDATA[7]) (posedge CRMUSERCLK) (663)(1801))
        (SETUPHOLD(negedge MIMRXBRDATA[7]) (posedge CRMUSERCLK) (663)(1801))
        (SETUPHOLD(posedge MIMRXBRDATA[8]) (posedge CRMUSERCLK) (722)(1779))
        (SETUPHOLD(negedge MIMRXBRDATA[8]) (posedge CRMUSERCLK) (722)(1779))
        (SETUPHOLD(posedge MIMRXBRDATA[9]) (posedge CRMUSERCLK) (733)(1792))
        (SETUPHOLD(negedge MIMRXBRDATA[9]) (posedge CRMUSERCLK) (733)(1792))
        (SETUPHOLD(posedge CFGNEGOTIATEDLINKWIDTH[0]) (posedge CRMCORECLK) (59)(1270))
        (SETUPHOLD(negedge CFGNEGOTIATEDLINKWIDTH[0]) (posedge CRMCORECLK) (59)(1270))
        (SETUPHOLD(posedge CFGNEGOTIATEDLINKWIDTH[1]) (posedge CRMCORECLK) (51)(1275))
        (SETUPHOLD(negedge CFGNEGOTIATEDLINKWIDTH[1]) (posedge CRMCORECLK) (51)(1275))
        (SETUPHOLD(posedge CFGNEGOTIATEDLINKWIDTH[2]) (posedge CRMCORECLK) (10)(1293))
        (SETUPHOLD(negedge CFGNEGOTIATEDLINKWIDTH[2]) (posedge CRMCORECLK) (10)(1293))
        (SETUPHOLD(posedge CFGNEGOTIATEDLINKWIDTH[3]) (posedge CRMCORECLK) (-117)(1371))
        (SETUPHOLD(negedge CFGNEGOTIATEDLINKWIDTH[3]) (posedge CRMCORECLK) (-117)(1371))
        (SETUPHOLD(posedge CFGNEGOTIATEDLINKWIDTH[4]) (posedge CRMCORECLK) (-120)(1364))
        (SETUPHOLD(negedge CFGNEGOTIATEDLINKWIDTH[4]) (posedge CRMCORECLK) (-120)(1364))
        (SETUPHOLD(posedge CFGNEGOTIATEDLINKWIDTH[5]) (posedge CRMCORECLK) (-150)(1376))
        (SETUPHOLD(negedge CFGNEGOTIATEDLINKWIDTH[5]) (posedge CRMCORECLK) (-150)(1376))
        (SETUPHOLD(posedge COMPLIANCEAVOID) (posedge CRMCORECLK) (309)(1296))
        (SETUPHOLD(negedge COMPLIANCEAVOID) (posedge CRMCORECLK) (309)(1296))
        (SETUPHOLD(posedge CRMCFGBRIDGEHOTRESET) (posedge CRMCORECLK) (329)(1252))
        (SETUPHOLD(negedge CRMCFGBRIDGEHOTRESET) (posedge CRMCORECLK) (329)(1252))
        (SETUPHOLD(posedge CRMTXHOTRESETN) (posedge CRMCORECLK) (324)(1237))
        (SETUPHOLD(negedge CRMTXHOTRESETN) (posedge CRMCORECLK) (324)(1237))
        (SETUPHOLD(posedge CROSSLINKSEED) (posedge CRMCORECLK) (679)(1095))
        (SETUPHOLD(negedge CROSSLINKSEED) (posedge CRMCORECLK) (679)(1095))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[0]) (posedge CRMCORECLK) (-155)(1431))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[0]) (posedge CRMCORECLK) (-155)(1431))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[1]) (posedge CRMCORECLK) (-217)(1448))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[1]) (posedge CRMCORECLK) (-217)(1448))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[10]) (posedge CRMCORECLK) (-172)(1446))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[10]) (posedge CRMCORECLK) (-172)(1446))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[11]) (posedge CRMCORECLK) (-174)(1426))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[11]) (posedge CRMCORECLK) (-174)(1426))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[2]) (posedge CRMCORECLK) (-224)(1451))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[2]) (posedge CRMCORECLK) (-224)(1451))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[3]) (posedge CRMCORECLK) (-167)(1447))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[3]) (posedge CRMCORECLK) (-167)(1447))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[4]) (posedge CRMCORECLK) (-213)(1447))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[4]) (posedge CRMCORECLK) (-213)(1447))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[5]) (posedge CRMCORECLK) (-210)(1441))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[5]) (posedge CRMCORECLK) (-210)(1441))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[6]) (posedge CRMCORECLK) (-224)(1454))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[6]) (posedge CRMCORECLK) (-224)(1454))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[7]) (posedge CRMCORECLK) (-178)(1457))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[7]) (posedge CRMCORECLK) (-178)(1457))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[8]) (posedge CRMCORECLK) (-115)(1456))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[8]) (posedge CRMCORECLK) (-115)(1456))
        (SETUPHOLD(posedge L0ACKNAKTIMERADJUSTMENT[9]) (posedge CRMCORECLK) (-211)(1458))
        (SETUPHOLD(negedge L0ACKNAKTIMERADJUSTMENT[9]) (posedge CRMCORECLK) (-211)(1458))
        (SETUPHOLD(posedge L0ASE) (posedge CRMCORECLK) (194)(1364))
        (SETUPHOLD(negedge L0ASE) (posedge CRMCORECLK) (194)(1364))
        (SETUPHOLD(posedge L0ASPORTCOUNT[0]) (posedge CRMCORECLK) (197)(1364))
        (SETUPHOLD(negedge L0ASPORTCOUNT[0]) (posedge CRMCORECLK) (197)(1364))
        (SETUPHOLD(posedge L0ASPORTCOUNT[1]) (posedge CRMCORECLK) (202)(1324))
        (SETUPHOLD(negedge L0ASPORTCOUNT[1]) (posedge CRMCORECLK) (202)(1324))
        (SETUPHOLD(posedge L0ASPORTCOUNT[2]) (posedge CRMCORECLK) (182)(1364))
        (SETUPHOLD(negedge L0ASPORTCOUNT[2]) (posedge CRMCORECLK) (182)(1364))
        (SETUPHOLD(posedge L0ASPORTCOUNT[3]) (posedge CRMCORECLK) (199)(1354))
        (SETUPHOLD(negedge L0ASPORTCOUNT[3]) (posedge CRMCORECLK) (199)(1354))
        (SETUPHOLD(posedge L0ASPORTCOUNT[4]) (posedge CRMCORECLK) (179)(1337))
        (SETUPHOLD(negedge L0ASPORTCOUNT[4]) (posedge CRMCORECLK) (179)(1337))
        (SETUPHOLD(posedge L0ASPORTCOUNT[5]) (posedge CRMCORECLK) (214)(1348))
        (SETUPHOLD(negedge L0ASPORTCOUNT[5]) (posedge CRMCORECLK) (214)(1348))
        (SETUPHOLD(posedge L0ASPORTCOUNT[6]) (posedge CRMCORECLK) (185)(1369))
        (SETUPHOLD(negedge L0ASPORTCOUNT[6]) (posedge CRMCORECLK) (185)(1369))
        (SETUPHOLD(posedge L0ASPORTCOUNT[7]) (posedge CRMCORECLK) (176)(1356))
        (SETUPHOLD(negedge L0ASPORTCOUNT[7]) (posedge CRMCORECLK) (176)(1356))
        (SETUPHOLD(posedge L0ASTURNPOOLBITSCONSUMED[0]) (posedge CRMCORECLK) (122)(1379))
        (SETUPHOLD(negedge L0ASTURNPOOLBITSCONSUMED[0]) (posedge CRMCORECLK) (122)(1379))
        (SETUPHOLD(posedge L0ASTURNPOOLBITSCONSUMED[1]) (posedge CRMCORECLK) (109)(1355))
        (SETUPHOLD(negedge L0ASTURNPOOLBITSCONSUMED[1]) (posedge CRMCORECLK) (109)(1355))
        (SETUPHOLD(posedge L0ASTURNPOOLBITSCONSUMED[2]) (posedge CRMCORECLK) (111)(1366))
        (SETUPHOLD(negedge L0ASTURNPOOLBITSCONSUMED[2]) (posedge CRMCORECLK) (111)(1366))
        (SETUPHOLD(posedge L0CFGASSPANTREEOWNEDSTATE) (posedge CRMCORECLK) (179)(1279))
        (SETUPHOLD(negedge L0CFGASSPANTREEOWNEDSTATE) (posedge CRMCORECLK) (179)(1279))
        (SETUPHOLD(posedge L0CFGASSTATECHANGECMD[0]) (posedge CRMCORECLK) (226)(1272))
        (SETUPHOLD(negedge L0CFGASSTATECHANGECMD[0]) (posedge CRMCORECLK) (226)(1272))
        (SETUPHOLD(posedge L0CFGASSTATECHANGECMD[1]) (posedge CRMCORECLK) (178)(1298))
        (SETUPHOLD(negedge L0CFGASSTATECHANGECMD[1]) (posedge CRMCORECLK) (178)(1298))
        (SETUPHOLD(posedge L0CFGASSTATECHANGECMD[2]) (posedge CRMCORECLK) (31)(1304))
        (SETUPHOLD(negedge L0CFGASSTATECHANGECMD[2]) (posedge CRMCORECLK) (31)(1304))
        (SETUPHOLD(posedge L0CFGASSTATECHANGECMD[3]) (posedge CRMCORECLK) (35)(1284))
        (SETUPHOLD(negedge L0CFGASSTATECHANGECMD[3]) (posedge CRMCORECLK) (35)(1284))
        (SETUPHOLD(posedge L0CFGDISABLESCRAMBLE) (posedge CRMCORECLK) (74)(1299))
        (SETUPHOLD(negedge L0CFGDISABLESCRAMBLE) (posedge CRMCORECLK) (74)(1299))
        (SETUPHOLD(posedge L0CFGEXTENDEDSYNC) (posedge CRMCORECLK) (226)(1280))
        (SETUPHOLD(negedge L0CFGEXTENDEDSYNC) (posedge CRMCORECLK) (226)(1280))
        (SETUPHOLD(posedge L0CFGL0SENTRYENABLE) (posedge CRMCORECLK) (192)(1180))
        (SETUPHOLD(negedge L0CFGL0SENTRYENABLE) (posedge CRMCORECLK) (192)(1180))
        (SETUPHOLD(posedge L0CFGL0SENTRYSUP) (posedge CRMCORECLK) (195)(1180))
        (SETUPHOLD(negedge L0CFGL0SENTRYSUP) (posedge CRMCORECLK) (195)(1180))
        (SETUPHOLD(posedge L0CFGL0SEXITLAT[0]) (posedge CRMCORECLK) (-6)(1260))
        (SETUPHOLD(negedge L0CFGL0SEXITLAT[0]) (posedge CRMCORECLK) (-6)(1260))
        (SETUPHOLD(posedge L0CFGL0SEXITLAT[1]) (posedge CRMCORECLK) (61)(1275))
        (SETUPHOLD(negedge L0CFGL0SEXITLAT[1]) (posedge CRMCORECLK) (61)(1275))
        (SETUPHOLD(posedge L0CFGL0SEXITLAT[2]) (posedge CRMCORECLK) (66)(1267))
        (SETUPHOLD(negedge L0CFGL0SEXITLAT[2]) (posedge CRMCORECLK) (66)(1267))
        (SETUPHOLD(posedge L0CFGLINKDISABLE) (posedge CRMCORECLK) (414)(1233))
        (SETUPHOLD(negedge L0CFGLINKDISABLE) (posedge CRMCORECLK) (414)(1233))
        (SETUPHOLD(posedge L0CFGLOOPBACKMASTER) (posedge CRMCORECLK) (216)(1448))
        (SETUPHOLD(negedge L0CFGLOOPBACKMASTER) (posedge CRMCORECLK) (216)(1448))
        (SETUPHOLD(posedge L0CFGNEGOTIATEDMAXP[0]) (posedge CRMCORECLK) (-14)(1352))
        (SETUPHOLD(negedge L0CFGNEGOTIATEDMAXP[0]) (posedge CRMCORECLK) (-14)(1352))
        (SETUPHOLD(posedge L0CFGNEGOTIATEDMAXP[1]) (posedge CRMCORECLK) (222)(1343))
        (SETUPHOLD(negedge L0CFGNEGOTIATEDMAXP[1]) (posedge CRMCORECLK) (222)(1343))
        (SETUPHOLD(posedge L0CFGNEGOTIATEDMAXP[2]) (posedge CRMCORECLK) (77)(1355))
        (SETUPHOLD(negedge L0CFGNEGOTIATEDMAXP[2]) (posedge CRMCORECLK) (77)(1355))
        (SETUPHOLD(posedge L0CFGVCENABLE[0]) (posedge CRMCORECLK) (-252)(1417))
        (SETUPHOLD(negedge L0CFGVCENABLE[0]) (posedge CRMCORECLK) (-252)(1417))
        (SETUPHOLD(posedge L0CFGVCENABLE[1]) (posedge CRMCORECLK) (-270)(1423))
        (SETUPHOLD(negedge L0CFGVCENABLE[1]) (posedge CRMCORECLK) (-270)(1423))
        (SETUPHOLD(posedge L0CFGVCENABLE[2]) (posedge CRMCORECLK) (-252)(1426))
        (SETUPHOLD(negedge L0CFGVCENABLE[2]) (posedge CRMCORECLK) (-252)(1426))
        (SETUPHOLD(posedge L0CFGVCENABLE[3]) (posedge CRMCORECLK) (-228)(1425))
        (SETUPHOLD(negedge L0CFGVCENABLE[3]) (posedge CRMCORECLK) (-228)(1425))
        (SETUPHOLD(posedge L0CFGVCENABLE[4]) (posedge CRMCORECLK) (-232)(1441))
        (SETUPHOLD(negedge L0CFGVCENABLE[4]) (posedge CRMCORECLK) (-232)(1441))
        (SETUPHOLD(posedge L0CFGVCENABLE[5]) (posedge CRMCORECLK) (-187)(1444))
        (SETUPHOLD(negedge L0CFGVCENABLE[5]) (posedge CRMCORECLK) (-187)(1444))
        (SETUPHOLD(posedge L0CFGVCENABLE[6]) (posedge CRMCORECLK) (-177)(1402))
        (SETUPHOLD(negedge L0CFGVCENABLE[6]) (posedge CRMCORECLK) (-177)(1402))
        (SETUPHOLD(posedge L0CFGVCENABLE[7]) (posedge CRMCORECLK) (-192)(1402))
        (SETUPHOLD(negedge L0CFGVCENABLE[7]) (posedge CRMCORECLK) (-192)(1402))
        (SETUPHOLD(posedge L0CFGVCID[0]) (posedge CRMCORECLK) (426)(1143))
        (SETUPHOLD(negedge L0CFGVCID[0]) (posedge CRMCORECLK) (426)(1143))
        (SETUPHOLD(posedge L0CFGVCID[1]) (posedge CRMCORECLK) (503)(1131))
        (SETUPHOLD(negedge L0CFGVCID[1]) (posedge CRMCORECLK) (503)(1131))
        (SETUPHOLD(posedge L0CFGVCID[10]) (posedge CRMCORECLK) (536)(1126))
        (SETUPHOLD(negedge L0CFGVCID[10]) (posedge CRMCORECLK) (536)(1126))
        (SETUPHOLD(posedge L0CFGVCID[11]) (posedge CRMCORECLK) (526)(1130))
        (SETUPHOLD(negedge L0CFGVCID[11]) (posedge CRMCORECLK) (526)(1130))
        (SETUPHOLD(posedge L0CFGVCID[12]) (posedge CRMCORECLK) (408)(1151))
        (SETUPHOLD(negedge L0CFGVCID[12]) (posedge CRMCORECLK) (408)(1151))
        (SETUPHOLD(posedge L0CFGVCID[13]) (posedge CRMCORECLK) (532)(1131))
        (SETUPHOLD(negedge L0CFGVCID[13]) (posedge CRMCORECLK) (532)(1131))
        (SETUPHOLD(posedge L0CFGVCID[14]) (posedge CRMCORECLK) (550)(1092))
        (SETUPHOLD(negedge L0CFGVCID[14]) (posedge CRMCORECLK) (550)(1092))
        (SETUPHOLD(posedge L0CFGVCID[15]) (posedge CRMCORECLK) (396)(1173))
        (SETUPHOLD(negedge L0CFGVCID[15]) (posedge CRMCORECLK) (396)(1173))
        (SETUPHOLD(posedge L0CFGVCID[16]) (posedge CRMCORECLK) (521)(1176))
        (SETUPHOLD(negedge L0CFGVCID[16]) (posedge CRMCORECLK) (521)(1176))
        (SETUPHOLD(posedge L0CFGVCID[17]) (posedge CRMCORECLK) (458)(1167))
        (SETUPHOLD(negedge L0CFGVCID[17]) (posedge CRMCORECLK) (458)(1167))
        (SETUPHOLD(posedge L0CFGVCID[18]) (posedge CRMCORECLK) (387)(1167))
        (SETUPHOLD(negedge L0CFGVCID[18]) (posedge CRMCORECLK) (387)(1167))
        (SETUPHOLD(posedge L0CFGVCID[19]) (posedge CRMCORECLK) (411)(1162))
        (SETUPHOLD(negedge L0CFGVCID[19]) (posedge CRMCORECLK) (411)(1162))
        (SETUPHOLD(posedge L0CFGVCID[2]) (posedge CRMCORECLK) (455)(1086))
        (SETUPHOLD(negedge L0CFGVCID[2]) (posedge CRMCORECLK) (455)(1086))
        (SETUPHOLD(posedge L0CFGVCID[20]) (posedge CRMCORECLK) (486)(1144))
        (SETUPHOLD(negedge L0CFGVCID[20]) (posedge CRMCORECLK) (486)(1144))
        (SETUPHOLD(posedge L0CFGVCID[21]) (posedge CRMCORECLK) (356)(1140))
        (SETUPHOLD(negedge L0CFGVCID[21]) (posedge CRMCORECLK) (356)(1140))
        (SETUPHOLD(posedge L0CFGVCID[22]) (posedge CRMCORECLK) (489)(1170))
        (SETUPHOLD(negedge L0CFGVCID[22]) (posedge CRMCORECLK) (489)(1170))
        (SETUPHOLD(posedge L0CFGVCID[23]) (posedge CRMCORECLK) (486)(1220))
        (SETUPHOLD(negedge L0CFGVCID[23]) (posedge CRMCORECLK) (486)(1220))
        (SETUPHOLD(posedge L0CFGVCID[3]) (posedge CRMCORECLK) (514)(1107))
        (SETUPHOLD(negedge L0CFGVCID[3]) (posedge CRMCORECLK) (514)(1107))
        (SETUPHOLD(posedge L0CFGVCID[4]) (posedge CRMCORECLK) (452)(1135))
        (SETUPHOLD(negedge L0CFGVCID[4]) (posedge CRMCORECLK) (452)(1135))
        (SETUPHOLD(posedge L0CFGVCID[5]) (posedge CRMCORECLK) (515)(1206))
        (SETUPHOLD(negedge L0CFGVCID[5]) (posedge CRMCORECLK) (515)(1206))
        (SETUPHOLD(posedge L0CFGVCID[6]) (posedge CRMCORECLK) (530)(1023))
        (SETUPHOLD(negedge L0CFGVCID[6]) (posedge CRMCORECLK) (530)(1023))
        (SETUPHOLD(posedge L0CFGVCID[7]) (posedge CRMCORECLK) (555)(1159))
        (SETUPHOLD(negedge L0CFGVCID[7]) (posedge CRMCORECLK) (555)(1159))
        (SETUPHOLD(posedge L0CFGVCID[8]) (posedge CRMCORECLK) (413)(1155))
        (SETUPHOLD(negedge L0CFGVCID[8]) (posedge CRMCORECLK) (413)(1155))
        (SETUPHOLD(posedge L0CFGVCID[9]) (posedge CRMCORECLK) (424)(1098))
        (SETUPHOLD(negedge L0CFGVCID[9]) (posedge CRMCORECLK) (424)(1098))
        (SETUPHOLD(posedge L0DLLHOLDLINKUP) (posedge CRMCORECLK) (-110)(1387))
        (SETUPHOLD(negedge L0DLLHOLDLINKUP) (posedge CRMCORECLK) (-110)(1387))
        (SETUPHOLD(posedge L0PMEREQIN) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0PMEREQIN) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0PWRNEWSTATEREQ) (posedge CRMCORECLK) (415)(1254))
        (SETUPHOLD(negedge L0PWRNEWSTATEREQ) (posedge CRMCORECLK) (415)(1254))
        (SETUPHOLD(posedge L0PWRNEXTLINKSTATE[0]) (posedge CRMCORECLK) (468)(1185))
        (SETUPHOLD(negedge L0PWRNEXTLINKSTATE[0]) (posedge CRMCORECLK) (468)(1185))
        (SETUPHOLD(posedge L0PWRNEXTLINKSTATE[1]) (posedge CRMCORECLK) (428)(1192))
        (SETUPHOLD(negedge L0PWRNEXTLINKSTATE[1]) (posedge CRMCORECLK) (428)(1192))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[0]) (posedge CRMCORECLK) (-272)(1444))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[0]) (posedge CRMCORECLK) (-272)(1444))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[1]) (posedge CRMCORECLK) (-284)(1454))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[1]) (posedge CRMCORECLK) (-284)(1454))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[10]) (posedge CRMCORECLK) (-261)(1461))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[10]) (posedge CRMCORECLK) (-261)(1461))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[11]) (posedge CRMCORECLK) (-222)(1450))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[11]) (posedge CRMCORECLK) (-222)(1450))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[2]) (posedge CRMCORECLK) (-279)(1456))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[2]) (posedge CRMCORECLK) (-279)(1456))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[3]) (posedge CRMCORECLK) (-268)(1464))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[3]) (posedge CRMCORECLK) (-268)(1464))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[4]) (posedge CRMCORECLK) (-274)(1454))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[4]) (posedge CRMCORECLK) (-274)(1454))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[5]) (posedge CRMCORECLK) (-278)(1459))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[5]) (posedge CRMCORECLK) (-278)(1459))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[6]) (posedge CRMCORECLK) (-280)(1459))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[6]) (posedge CRMCORECLK) (-280)(1459))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[7]) (posedge CRMCORECLK) (-252)(1459))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[7]) (posedge CRMCORECLK) (-252)(1459))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[8]) (posedge CRMCORECLK) (-257)(1456))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[8]) (posedge CRMCORECLK) (-257)(1456))
        (SETUPHOLD(posedge L0REPLAYTIMERADJUSTMENT[9]) (posedge CRMCORECLK) (-263)(1459))
        (SETUPHOLD(negedge L0REPLAYTIMERADJUSTMENT[9]) (posedge CRMCORECLK) (-263)(1459))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[0]) (posedge CRMCORECLK) (237)(1216))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[0]) (posedge CRMCORECLK) (237)(1216))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[1]) (posedge CRMCORECLK) (211)(1182))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[1]) (posedge CRMCORECLK) (211)(1182))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[2]) (posedge CRMCORECLK) (141)(1237))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[2]) (posedge CRMCORECLK) (141)(1237))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[3]) (posedge CRMCORECLK) (152)(1220))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[3]) (posedge CRMCORECLK) (152)(1220))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[4]) (posedge CRMCORECLK) (-48)(1367))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[4]) (posedge CRMCORECLK) (-48)(1367))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[5]) (posedge CRMCORECLK) (-62)(1370))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[5]) (posedge CRMCORECLK) (-62)(1370))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[6]) (posedge CRMCORECLK) (-77)(1362))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[6]) (posedge CRMCORECLK) (-77)(1362))
        (SETUPHOLD(posedge L0RXTLTLPNONINITIALIZEDVC[7]) (posedge CRMCORECLK) (-30)(1343))
        (SETUPHOLD(negedge L0RXTLTLPNONINITIALIZEDVC[7]) (posedge CRMCORECLK) (-30)(1343))
        (SETUPHOLD(posedge L0TLASFCCREDSTARVATION) (posedge CRMCORECLK) (133)(1313))
        (SETUPHOLD(negedge L0TLASFCCREDSTARVATION) (posedge CRMCORECLK) (133)(1313))
        (SETUPHOLD(posedge L0TLLINKRETRAIN) (posedge CRMCORECLK) (1476)(716))
        (SETUPHOLD(negedge L0TLLINKRETRAIN) (posedge CRMCORECLK) (1476)(716))
        (SETUPHOLD(posedge L0TXBEACON) (posedge CRMCORECLK) (686)(1087))
        (SETUPHOLD(negedge L0TXBEACON) (posedge CRMCORECLK) (686)(1087))
        (SETUPHOLD(posedge L0TXCFGPM) (posedge CRMCORECLK) (437)(1010))
        (SETUPHOLD(negedge L0TXCFGPM) (posedge CRMCORECLK) (437)(1010))
        (SETUPHOLD(posedge L0TXCFGPMTYPE[0]) (posedge CRMCORECLK) (351)(1117))
        (SETUPHOLD(negedge L0TXCFGPMTYPE[0]) (posedge CRMCORECLK) (351)(1117))
        (SETUPHOLD(posedge L0TXCFGPMTYPE[1]) (posedge CRMCORECLK) (169)(1159))
        (SETUPHOLD(negedge L0TXCFGPMTYPE[1]) (posedge CRMCORECLK) (169)(1159))
        (SETUPHOLD(posedge L0TXCFGPMTYPE[2]) (posedge CRMCORECLK) (255)(1178))
        (SETUPHOLD(negedge L0TXCFGPMTYPE[2]) (posedge CRMCORECLK) (255)(1178))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[0]) (posedge CRMCORECLK) (338)(1121))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[0]) (posedge CRMCORECLK) (338)(1121))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[1]) (posedge CRMCORECLK) (323)(1148))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[1]) (posedge CRMCORECLK) (323)(1148))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[10]) (posedge CRMCORECLK) (409)(1040))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[10]) (posedge CRMCORECLK) (409)(1040))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[100]) (posedge CRMCORECLK) (200)(1109))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[100]) (posedge CRMCORECLK) (200)(1109))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[101]) (posedge CRMCORECLK) (124)(1109))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[101]) (posedge CRMCORECLK) (124)(1109))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[102]) (posedge CRMCORECLK) (168)(1113))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[102]) (posedge CRMCORECLK) (168)(1113))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[103]) (posedge CRMCORECLK) (218)(1113))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[103]) (posedge CRMCORECLK) (218)(1113))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[104]) (posedge CRMCORECLK) (146)(1161))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[104]) (posedge CRMCORECLK) (146)(1161))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[105]) (posedge CRMCORECLK) (42)(1163))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[105]) (posedge CRMCORECLK) (42)(1163))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[106]) (posedge CRMCORECLK) (85)(1168))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[106]) (posedge CRMCORECLK) (85)(1168))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[107]) (posedge CRMCORECLK) (244)(1171))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[107]) (posedge CRMCORECLK) (244)(1171))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[108]) (posedge CRMCORECLK) (139)(1153))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[108]) (posedge CRMCORECLK) (139)(1153))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[109]) (posedge CRMCORECLK) (176)(1152))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[109]) (posedge CRMCORECLK) (176)(1152))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[11]) (posedge CRMCORECLK) (355)(972))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[11]) (posedge CRMCORECLK) (355)(972))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[110]) (posedge CRMCORECLK) (83)(1171))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[110]) (posedge CRMCORECLK) (83)(1171))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[111]) (posedge CRMCORECLK) (87)(1171))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[111]) (posedge CRMCORECLK) (87)(1171))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[112]) (posedge CRMCORECLK) (-46)(1165))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[112]) (posedge CRMCORECLK) (-46)(1165))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[113]) (posedge CRMCORECLK) (-51)(1171))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[113]) (posedge CRMCORECLK) (-51)(1171))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[114]) (posedge CRMCORECLK) (-28)(1204))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[114]) (posedge CRMCORECLK) (-28)(1204))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[115]) (posedge CRMCORECLK) (-48)(1204))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[115]) (posedge CRMCORECLK) (-48)(1204))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[116]) (posedge CRMCORECLK) (22)(1160))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[116]) (posedge CRMCORECLK) (22)(1160))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[117]) (posedge CRMCORECLK) (-35)(1141))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[117]) (posedge CRMCORECLK) (-35)(1141))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[118]) (posedge CRMCORECLK) (-52)(1153))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[118]) (posedge CRMCORECLK) (-52)(1153))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[119]) (posedge CRMCORECLK) (12)(1159))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[119]) (posedge CRMCORECLK) (12)(1159))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[12]) (posedge CRMCORECLK) (357)(983))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[12]) (posedge CRMCORECLK) (357)(983))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[120]) (posedge CRMCORECLK) (0)(1180))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[120]) (posedge CRMCORECLK) (0)(1180))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[121]) (posedge CRMCORECLK) (-15)(1164))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[121]) (posedge CRMCORECLK) (-15)(1164))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[122]) (posedge CRMCORECLK) (-3)(1159))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[122]) (posedge CRMCORECLK) (-3)(1159))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[123]) (posedge CRMCORECLK) (35)(1164))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[123]) (posedge CRMCORECLK) (35)(1164))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[124]) (posedge CRMCORECLK) (402)(977))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[124]) (posedge CRMCORECLK) (402)(977))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[125]) (posedge CRMCORECLK) (402)(952))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[125]) (posedge CRMCORECLK) (402)(952))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[126]) (posedge CRMCORECLK) (578)(976))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[126]) (posedge CRMCORECLK) (578)(976))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[127]) (posedge CRMCORECLK) (454)(914))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[127]) (posedge CRMCORECLK) (454)(914))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[128]) (posedge CRMCORECLK) (467)(930))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[128]) (posedge CRMCORECLK) (467)(930))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[129]) (posedge CRMCORECLK) (524)(940))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[129]) (posedge CRMCORECLK) (524)(940))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[13]) (posedge CRMCORECLK) (369)(1059))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[13]) (posedge CRMCORECLK) (369)(1059))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[130]) (posedge CRMCORECLK) (464)(915))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[130]) (posedge CRMCORECLK) (464)(915))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[131]) (posedge CRMCORECLK) (60)(1095))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[131]) (posedge CRMCORECLK) (60)(1095))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[132]) (posedge CRMCORECLK) (404)(932))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[132]) (posedge CRMCORECLK) (404)(932))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[133]) (posedge CRMCORECLK) (252)(1010))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[133]) (posedge CRMCORECLK) (252)(1010))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[134]) (posedge CRMCORECLK) (430)(988))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[134]) (posedge CRMCORECLK) (430)(988))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[135]) (posedge CRMCORECLK) (233)(1043))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[135]) (posedge CRMCORECLK) (233)(1043))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[136]) (posedge CRMCORECLK) (497)(909))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[136]) (posedge CRMCORECLK) (497)(909))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[137]) (posedge CRMCORECLK) (352)(1042))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[137]) (posedge CRMCORECLK) (352)(1042))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[138]) (posedge CRMCORECLK) (344)(1069))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[138]) (posedge CRMCORECLK) (344)(1069))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[139]) (posedge CRMCORECLK) (458)(1022))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[139]) (posedge CRMCORECLK) (458)(1022))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[14]) (posedge CRMCORECLK) (387)(1109))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[14]) (posedge CRMCORECLK) (387)(1109))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[140]) (posedge CRMCORECLK) (528)(1051))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[140]) (posedge CRMCORECLK) (528)(1051))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[141]) (posedge CRMCORECLK) (563)(1037))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[141]) (posedge CRMCORECLK) (563)(1037))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[142]) (posedge CRMCORECLK) (402)(1079))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[142]) (posedge CRMCORECLK) (402)(1079))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[143]) (posedge CRMCORECLK) (456)(1096))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[143]) (posedge CRMCORECLK) (456)(1096))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[144]) (posedge CRMCORECLK) (445)(1096))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[144]) (posedge CRMCORECLK) (445)(1096))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[145]) (posedge CRMCORECLK) (539)(1125))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[145]) (posedge CRMCORECLK) (539)(1125))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[146]) (posedge CRMCORECLK) (582)(1039))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[146]) (posedge CRMCORECLK) (582)(1039))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[147]) (posedge CRMCORECLK) (520)(981))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[147]) (posedge CRMCORECLK) (520)(981))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[148]) (posedge CRMCORECLK) (572)(1008))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[148]) (posedge CRMCORECLK) (572)(1008))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[149]) (posedge CRMCORECLK) (749)(1062))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[149]) (posedge CRMCORECLK) (749)(1062))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[15]) (posedge CRMCORECLK) (367)(1041))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[15]) (posedge CRMCORECLK) (367)(1041))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[150]) (posedge CRMCORECLK) (479)(975))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[150]) (posedge CRMCORECLK) (479)(975))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[151]) (posedge CRMCORECLK) (439)(973))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[151]) (posedge CRMCORECLK) (439)(973))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[152]) (posedge CRMCORECLK) (727)(1113))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[152]) (posedge CRMCORECLK) (727)(1113))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[153]) (posedge CRMCORECLK) (536)(947))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[153]) (posedge CRMCORECLK) (536)(947))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[154]) (posedge CRMCORECLK) (458)(969))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[154]) (posedge CRMCORECLK) (458)(969))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[155]) (posedge CRMCORECLK) (528)(964))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[155]) (posedge CRMCORECLK) (528)(964))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[156]) (posedge CRMCORECLK) (476)(970))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[156]) (posedge CRMCORECLK) (476)(970))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[157]) (posedge CRMCORECLK) (598)(979))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[157]) (posedge CRMCORECLK) (598)(979))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[158]) (posedge CRMCORECLK) (530)(950))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[158]) (posedge CRMCORECLK) (530)(950))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[159]) (posedge CRMCORECLK) (548)(958))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[159]) (posedge CRMCORECLK) (548)(958))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[16]) (posedge CRMCORECLK) (423)(981))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[16]) (posedge CRMCORECLK) (423)(981))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[17]) (posedge CRMCORECLK) (407)(980))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[17]) (posedge CRMCORECLK) (407)(980))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[18]) (posedge CRMCORECLK) (303)(1009))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[18]) (posedge CRMCORECLK) (303)(1009))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[19]) (posedge CRMCORECLK) (314)(989))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[19]) (posedge CRMCORECLK) (314)(989))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[2]) (posedge CRMCORECLK) (391)(1087))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[2]) (posedge CRMCORECLK) (391)(1087))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[20]) (posedge CRMCORECLK) (333)(1024))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[20]) (posedge CRMCORECLK) (333)(1024))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[21]) (posedge CRMCORECLK) (367)(1022))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[21]) (posedge CRMCORECLK) (367)(1022))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[22]) (posedge CRMCORECLK) (461)(1005))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[22]) (posedge CRMCORECLK) (461)(1005))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[23]) (posedge CRMCORECLK) (398)(1088))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[23]) (posedge CRMCORECLK) (398)(1088))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[24]) (posedge CRMCORECLK) (504)(1040))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[24]) (posedge CRMCORECLK) (504)(1040))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[25]) (posedge CRMCORECLK) (464)(1037))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[25]) (posedge CRMCORECLK) (464)(1037))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[26]) (posedge CRMCORECLK) (464)(1011))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[26]) (posedge CRMCORECLK) (464)(1011))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[27]) (posedge CRMCORECLK) (442)(1032))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[27]) (posedge CRMCORECLK) (442)(1032))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[28]) (posedge CRMCORECLK) (465)(1028))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[28]) (posedge CRMCORECLK) (465)(1028))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[29]) (posedge CRMCORECLK) (510)(1059))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[29]) (posedge CRMCORECLK) (510)(1059))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[3]) (posedge CRMCORECLK) (366)(1131))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[3]) (posedge CRMCORECLK) (366)(1131))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[30]) (posedge CRMCORECLK) (489)(1087))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[30]) (posedge CRMCORECLK) (489)(1087))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[31]) (posedge CRMCORECLK) (525)(1051))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[31]) (posedge CRMCORECLK) (525)(1051))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[32]) (posedge CRMCORECLK) (450)(1012))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[32]) (posedge CRMCORECLK) (450)(1012))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[33]) (posedge CRMCORECLK) (499)(1020))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[33]) (posedge CRMCORECLK) (499)(1020))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[34]) (posedge CRMCORECLK) (452)(1011))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[34]) (posedge CRMCORECLK) (452)(1011))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[35]) (posedge CRMCORECLK) (448)(1068))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[35]) (posedge CRMCORECLK) (448)(1068))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[36]) (posedge CRMCORECLK) (608)(993))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[36]) (posedge CRMCORECLK) (608)(993))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[37]) (posedge CRMCORECLK) (389)(947))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[37]) (posedge CRMCORECLK) (389)(947))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[38]) (posedge CRMCORECLK) (541)(1003))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[38]) (posedge CRMCORECLK) (541)(1003))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[39]) (posedge CRMCORECLK) (506)(1001))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[39]) (posedge CRMCORECLK) (506)(1001))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[4]) (posedge CRMCORECLK) (304)(1155))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[4]) (posedge CRMCORECLK) (304)(1155))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[40]) (posedge CRMCORECLK) (420)(1076))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[40]) (posedge CRMCORECLK) (420)(1076))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[41]) (posedge CRMCORECLK) (421)(1071))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[41]) (posedge CRMCORECLK) (421)(1071))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[42]) (posedge CRMCORECLK) (560)(1011))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[42]) (posedge CRMCORECLK) (560)(1011))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[43]) (posedge CRMCORECLK) (406)(1086))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[43]) (posedge CRMCORECLK) (406)(1086))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[44]) (posedge CRMCORECLK) (479)(1084))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[44]) (posedge CRMCORECLK) (479)(1084))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[45]) (posedge CRMCORECLK) (645)(1047))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[45]) (posedge CRMCORECLK) (645)(1047))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[46]) (posedge CRMCORECLK) (491)(1051))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[46]) (posedge CRMCORECLK) (491)(1051))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[47]) (posedge CRMCORECLK) (558)(1015))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[47]) (posedge CRMCORECLK) (558)(1015))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[48]) (posedge CRMCORECLK) (605)(927))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[48]) (posedge CRMCORECLK) (605)(927))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[49]) (posedge CRMCORECLK) (774)(883))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[49]) (posedge CRMCORECLK) (774)(883))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[5]) (posedge CRMCORECLK) (309)(1129))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[5]) (posedge CRMCORECLK) (309)(1129))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[50]) (posedge CRMCORECLK) (426)(1047))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[50]) (posedge CRMCORECLK) (426)(1047))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[51]) (posedge CRMCORECLK) (460)(1044))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[51]) (posedge CRMCORECLK) (460)(1044))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[52]) (posedge CRMCORECLK) (515)(959))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[52]) (posedge CRMCORECLK) (515)(959))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[53]) (posedge CRMCORECLK) (522)(949))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[53]) (posedge CRMCORECLK) (522)(949))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[54]) (posedge CRMCORECLK) (578)(1007))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[54]) (posedge CRMCORECLK) (578)(1007))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[55]) (posedge CRMCORECLK) (446)(972))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[55]) (posedge CRMCORECLK) (446)(972))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[56]) (posedge CRMCORECLK) (540)(935))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[56]) (posedge CRMCORECLK) (540)(935))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[57]) (posedge CRMCORECLK) (469)(962))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[57]) (posedge CRMCORECLK) (469)(962))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[58]) (posedge CRMCORECLK) (534)(977))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[58]) (posedge CRMCORECLK) (534)(977))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[59]) (posedge CRMCORECLK) (601)(908))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[59]) (posedge CRMCORECLK) (601)(908))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[6]) (posedge CRMCORECLK) (328)(1088))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[6]) (posedge CRMCORECLK) (328)(1088))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[60]) (posedge CRMCORECLK) (479)(1077))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[60]) (posedge CRMCORECLK) (479)(1077))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[61]) (posedge CRMCORECLK) (589)(1046))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[61]) (posedge CRMCORECLK) (589)(1046))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[62]) (posedge CRMCORECLK) (430)(1104))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[62]) (posedge CRMCORECLK) (430)(1104))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[63]) (posedge CRMCORECLK) (537)(1128))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[63]) (posedge CRMCORECLK) (537)(1128))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[64]) (posedge CRMCORECLK) (413)(1104))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[64]) (posedge CRMCORECLK) (413)(1104))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[65]) (posedge CRMCORECLK) (524)(1089))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[65]) (posedge CRMCORECLK) (524)(1089))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[66]) (posedge CRMCORECLK) (465)(1118))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[66]) (posedge CRMCORECLK) (465)(1118))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[67]) (posedge CRMCORECLK) (549)(1068))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[67]) (posedge CRMCORECLK) (549)(1068))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[68]) (posedge CRMCORECLK) (376)(1045))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[68]) (posedge CRMCORECLK) (376)(1045))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[69]) (posedge CRMCORECLK) (353)(1031))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[69]) (posedge CRMCORECLK) (353)(1031))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[7]) (posedge CRMCORECLK) (463)(1109))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[7]) (posedge CRMCORECLK) (463)(1109))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[70]) (posedge CRMCORECLK) (362)(1059))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[70]) (posedge CRMCORECLK) (362)(1059))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[71]) (posedge CRMCORECLK) (312)(1087))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[71]) (posedge CRMCORECLK) (312)(1087))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[72]) (posedge CRMCORECLK) (361)(1040))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[72]) (posedge CRMCORECLK) (361)(1040))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[73]) (posedge CRMCORECLK) (424)(1003))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[73]) (posedge CRMCORECLK) (424)(1003))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[74]) (posedge CRMCORECLK) (334)(992))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[74]) (posedge CRMCORECLK) (334)(992))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[75]) (posedge CRMCORECLK) (396)(1055))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[75]) (posedge CRMCORECLK) (396)(1055))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[76]) (posedge CRMCORECLK) (333)(1016))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[76]) (posedge CRMCORECLK) (333)(1016))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[77]) (posedge CRMCORECLK) (403)(1037))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[77]) (posedge CRMCORECLK) (403)(1037))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[78]) (posedge CRMCORECLK) (282)(1038))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[78]) (posedge CRMCORECLK) (282)(1038))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[79]) (posedge CRMCORECLK) (384)(995))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[79]) (posedge CRMCORECLK) (384)(995))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[8]) (posedge CRMCORECLK) (405)(1090))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[8]) (posedge CRMCORECLK) (405)(1090))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[80]) (posedge CRMCORECLK) (532)(1031))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[80]) (posedge CRMCORECLK) (532)(1031))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[81]) (posedge CRMCORECLK) (410)(1085))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[81]) (posedge CRMCORECLK) (410)(1085))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[82]) (posedge CRMCORECLK) (484)(1006))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[82]) (posedge CRMCORECLK) (484)(1006))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[83]) (posedge CRMCORECLK) (366)(1027))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[83]) (posedge CRMCORECLK) (366)(1027))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[84]) (posedge CRMCORECLK) (421)(1045))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[84]) (posedge CRMCORECLK) (421)(1045))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[85]) (posedge CRMCORECLK) (453)(1016))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[85]) (posedge CRMCORECLK) (453)(1016))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[86]) (posedge CRMCORECLK) (413)(1086))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[86]) (posedge CRMCORECLK) (413)(1086))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[87]) (posedge CRMCORECLK) (458)(995))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[87]) (posedge CRMCORECLK) (458)(995))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[88]) (posedge CRMCORECLK) (402)(1058))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[88]) (posedge CRMCORECLK) (402)(1058))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[89]) (posedge CRMCORECLK) (398)(1033))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[89]) (posedge CRMCORECLK) (398)(1033))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[9]) (posedge CRMCORECLK) (490)(941))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[9]) (posedge CRMCORECLK) (490)(941))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[90]) (posedge CRMCORECLK) (211)(1192))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[90]) (posedge CRMCORECLK) (211)(1192))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[91]) (posedge CRMCORECLK) (246)(1197))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[91]) (posedge CRMCORECLK) (246)(1197))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[92]) (posedge CRMCORECLK) (301)(1131))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[92]) (posedge CRMCORECLK) (301)(1131))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[93]) (posedge CRMCORECLK) (302)(1040))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[93]) (posedge CRMCORECLK) (302)(1040))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[94]) (posedge CRMCORECLK) (261)(1095))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[94]) (posedge CRMCORECLK) (261)(1095))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[95]) (posedge CRMCORECLK) (258)(1146))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[95]) (posedge CRMCORECLK) (258)(1146))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[96]) (posedge CRMCORECLK) (243)(1076))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[96]) (posedge CRMCORECLK) (243)(1076))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[97]) (posedge CRMCORECLK) (219)(1101))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[97]) (posedge CRMCORECLK) (219)(1101))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[98]) (posedge CRMCORECLK) (230)(1105))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[98]) (posedge CRMCORECLK) (230)(1105))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCCRED[99]) (posedge CRMCORECLK) (218)(1072))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCCRED[99]) (posedge CRMCORECLK) (218)(1072))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[0]) (posedge CRMCORECLK) (111)(1249))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[0]) (posedge CRMCORECLK) (111)(1249))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[1]) (posedge CRMCORECLK) (282)(1302))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[1]) (posedge CRMCORECLK) (282)(1302))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[10]) (posedge CRMCORECLK) (117)(1242))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[10]) (posedge CRMCORECLK) (117)(1242))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[11]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[11]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[12]) (posedge CRMCORECLK) (150)(1291))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[12]) (posedge CRMCORECLK) (150)(1291))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[13]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[13]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[14]) (posedge CRMCORECLK) (151)(1209))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[14]) (posedge CRMCORECLK) (151)(1209))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[15]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[15]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[2]) (posedge CRMCORECLK) (92)(1240))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[2]) (posedge CRMCORECLK) (92)(1240))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[3]) (posedge CRMCORECLK) (132)(1262))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[3]) (posedge CRMCORECLK) (132)(1262))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[4]) (posedge CRMCORECLK) (104)(1217))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[4]) (posedge CRMCORECLK) (104)(1217))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[5]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[5]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[6]) (posedge CRMCORECLK) (164)(1230))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[6]) (posedge CRMCORECLK) (164)(1230))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[7]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[7]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[8]) (posedge CRMCORECLK) (118)(1235))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[8]) (posedge CRMCORECLK) (118)(1235))
        (SETUPHOLD(posedge L0TXTLFCCMPLMCUPDATE[9]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCCMPLMCUPDATE[9]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[0]) (posedge CRMCORECLK) (451)(1239))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[0]) (posedge CRMCORECLK) (451)(1239))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[1]) (posedge CRMCORECLK) (409)(1209))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[1]) (posedge CRMCORECLK) (409)(1209))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[10]) (posedge CRMCORECLK) (388)(1195))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[10]) (posedge CRMCORECLK) (388)(1195))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[100]) (posedge CRMCORECLK) (207)(1355))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[100]) (posedge CRMCORECLK) (207)(1355))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[101]) (posedge CRMCORECLK) (194)(1349))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[101]) (posedge CRMCORECLK) (194)(1349))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[102]) (posedge CRMCORECLK) (326)(1377))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[102]) (posedge CRMCORECLK) (326)(1377))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[103]) (posedge CRMCORECLK) (351)(1387))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[103]) (posedge CRMCORECLK) (351)(1387))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[104]) (posedge CRMCORECLK) (334)(1367))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[104]) (posedge CRMCORECLK) (334)(1367))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[105]) (posedge CRMCORECLK) (198)(1365))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[105]) (posedge CRMCORECLK) (198)(1365))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[106]) (posedge CRMCORECLK) (178)(1384))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[106]) (posedge CRMCORECLK) (178)(1384))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[107]) (posedge CRMCORECLK) (234)(1367))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[107]) (posedge CRMCORECLK) (234)(1367))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[108]) (posedge CRMCORECLK) (258)(1349))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[108]) (posedge CRMCORECLK) (258)(1349))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[109]) (posedge CRMCORECLK) (250)(1360))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[109]) (posedge CRMCORECLK) (250)(1360))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[11]) (posedge CRMCORECLK) (541)(1180))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[11]) (posedge CRMCORECLK) (541)(1180))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[110]) (posedge CRMCORECLK) (256)(1378))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[110]) (posedge CRMCORECLK) (256)(1378))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[111]) (posedge CRMCORECLK) (296)(1371))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[111]) (posedge CRMCORECLK) (296)(1371))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[112]) (posedge CRMCORECLK) (284)(1346))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[112]) (posedge CRMCORECLK) (284)(1346))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[113]) (posedge CRMCORECLK) (277)(1366))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[113]) (posedge CRMCORECLK) (277)(1366))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[114]) (posedge CRMCORECLK) (261)(1355))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[114]) (posedge CRMCORECLK) (261)(1355))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[115]) (posedge CRMCORECLK) (315)(1350))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[115]) (posedge CRMCORECLK) (315)(1350))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[116]) (posedge CRMCORECLK) (308)(1373))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[116]) (posedge CRMCORECLK) (308)(1373))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[117]) (posedge CRMCORECLK) (309)(1353))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[117]) (posedge CRMCORECLK) (309)(1353))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[118]) (posedge CRMCORECLK) (334)(1352))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[118]) (posedge CRMCORECLK) (334)(1352))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[119]) (posedge CRMCORECLK) (336)(1380))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[119]) (posedge CRMCORECLK) (336)(1380))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[12]) (posedge CRMCORECLK) (744)(1160))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[12]) (posedge CRMCORECLK) (744)(1160))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[120]) (posedge CRMCORECLK) (448)(1355))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[120]) (posedge CRMCORECLK) (448)(1355))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[121]) (posedge CRMCORECLK) (460)(1367))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[121]) (posedge CRMCORECLK) (460)(1367))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[122]) (posedge CRMCORECLK) (452)(1332))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[122]) (posedge CRMCORECLK) (452)(1332))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[123]) (posedge CRMCORECLK) (474)(1330))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[123]) (posedge CRMCORECLK) (474)(1330))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[124]) (posedge CRMCORECLK) (372)(1353))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[124]) (posedge CRMCORECLK) (372)(1353))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[125]) (posedge CRMCORECLK) (399)(1366))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[125]) (posedge CRMCORECLK) (399)(1366))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[126]) (posedge CRMCORECLK) (442)(1279))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[126]) (posedge CRMCORECLK) (442)(1279))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[127]) (posedge CRMCORECLK) (491)(1283))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[127]) (posedge CRMCORECLK) (491)(1283))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[128]) (posedge CRMCORECLK) (509)(1348))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[128]) (posedge CRMCORECLK) (509)(1348))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[129]) (posedge CRMCORECLK) (406)(1287))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[129]) (posedge CRMCORECLK) (406)(1287))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[13]) (posedge CRMCORECLK) (647)(1189))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[13]) (posedge CRMCORECLK) (647)(1189))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[130]) (posedge CRMCORECLK) (416)(1317))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[130]) (posedge CRMCORECLK) (416)(1317))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[131]) (posedge CRMCORECLK) (413)(1260))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[131]) (posedge CRMCORECLK) (413)(1260))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[132]) (posedge CRMCORECLK) (538)(1165))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[132]) (posedge CRMCORECLK) (538)(1165))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[133]) (posedge CRMCORECLK) (458)(1288))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[133]) (posedge CRMCORECLK) (458)(1288))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[134]) (posedge CRMCORECLK) (545)(1186))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[134]) (posedge CRMCORECLK) (545)(1186))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[135]) (posedge CRMCORECLK) (453)(1243))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[135]) (posedge CRMCORECLK) (453)(1243))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[136]) (posedge CRMCORECLK) (563)(1265))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[136]) (posedge CRMCORECLK) (563)(1265))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[137]) (posedge CRMCORECLK) (526)(1274))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[137]) (posedge CRMCORECLK) (526)(1274))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[138]) (posedge CRMCORECLK) (444)(1206))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[138]) (posedge CRMCORECLK) (444)(1206))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[139]) (posedge CRMCORECLK) (520)(1270))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[139]) (posedge CRMCORECLK) (520)(1270))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[14]) (posedge CRMCORECLK) (615)(1108))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[14]) (posedge CRMCORECLK) (615)(1108))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[140]) (posedge CRMCORECLK) (503)(1301))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[140]) (posedge CRMCORECLK) (503)(1301))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[141]) (posedge CRMCORECLK) (450)(1277))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[141]) (posedge CRMCORECLK) (450)(1277))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[142]) (posedge CRMCORECLK) (484)(1292))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[142]) (posedge CRMCORECLK) (484)(1292))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[143]) (posedge CRMCORECLK) (571)(1240))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[143]) (posedge CRMCORECLK) (571)(1240))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[144]) (posedge CRMCORECLK) (532)(1243))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[144]) (posedge CRMCORECLK) (532)(1243))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[145]) (posedge CRMCORECLK) (475)(1252))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[145]) (posedge CRMCORECLK) (475)(1252))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[146]) (posedge CRMCORECLK) (542)(1302))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[146]) (posedge CRMCORECLK) (542)(1302))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[147]) (posedge CRMCORECLK) (666)(1245))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[147]) (posedge CRMCORECLK) (666)(1245))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[148]) (posedge CRMCORECLK) (621)(1189))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[148]) (posedge CRMCORECLK) (621)(1189))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[149]) (posedge CRMCORECLK) (529)(1228))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[149]) (posedge CRMCORECLK) (529)(1228))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[15]) (posedge CRMCORECLK) (653)(1145))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[15]) (posedge CRMCORECLK) (653)(1145))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[150]) (posedge CRMCORECLK) (538)(1294))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[150]) (posedge CRMCORECLK) (538)(1294))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[151]) (posedge CRMCORECLK) (536)(1216))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[151]) (posedge CRMCORECLK) (536)(1216))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[152]) (posedge CRMCORECLK) (485)(1215))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[152]) (posedge CRMCORECLK) (485)(1215))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[153]) (posedge CRMCORECLK) (613)(1267))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[153]) (posedge CRMCORECLK) (613)(1267))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[154]) (posedge CRMCORECLK) (590)(1236))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[154]) (posedge CRMCORECLK) (590)(1236))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[155]) (posedge CRMCORECLK) (494)(1216))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[155]) (posedge CRMCORECLK) (494)(1216))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[156]) (posedge CRMCORECLK) (602)(1225))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[156]) (posedge CRMCORECLK) (602)(1225))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[157]) (posedge CRMCORECLK) (594)(1243))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[157]) (posedge CRMCORECLK) (594)(1243))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[158]) (posedge CRMCORECLK) (565)(1324))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[158]) (posedge CRMCORECLK) (565)(1324))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[159]) (posedge CRMCORECLK) (713)(1186))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[159]) (posedge CRMCORECLK) (713)(1186))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[16]) (posedge CRMCORECLK) (686)(1108))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[16]) (posedge CRMCORECLK) (686)(1108))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[160]) (posedge CRMCORECLK) (536)(1210))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[160]) (posedge CRMCORECLK) (536)(1210))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[161]) (posedge CRMCORECLK) (576)(1266))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[161]) (posedge CRMCORECLK) (576)(1266))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[162]) (posedge CRMCORECLK) (531)(1216))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[162]) (posedge CRMCORECLK) (531)(1216))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[163]) (posedge CRMCORECLK) (547)(1247))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[163]) (posedge CRMCORECLK) (547)(1247))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[164]) (posedge CRMCORECLK) (555)(1236))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[164]) (posedge CRMCORECLK) (555)(1236))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[165]) (posedge CRMCORECLK) (611)(1200))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[165]) (posedge CRMCORECLK) (611)(1200))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[166]) (posedge CRMCORECLK) (523)(1188))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[166]) (posedge CRMCORECLK) (523)(1188))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[167]) (posedge CRMCORECLK) (546)(1230))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[167]) (posedge CRMCORECLK) (546)(1230))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[168]) (posedge CRMCORECLK) (540)(1173))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[168]) (posedge CRMCORECLK) (540)(1173))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[169]) (posedge CRMCORECLK) (473)(1216))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[169]) (posedge CRMCORECLK) (473)(1216))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[17]) (posedge CRMCORECLK) (711)(1127))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[17]) (posedge CRMCORECLK) (711)(1127))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[170]) (posedge CRMCORECLK) (536)(1178))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[170]) (posedge CRMCORECLK) (536)(1178))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[171]) (posedge CRMCORECLK) (646)(1233))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[171]) (posedge CRMCORECLK) (646)(1233))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[172]) (posedge CRMCORECLK) (605)(1220))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[172]) (posedge CRMCORECLK) (605)(1220))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[173]) (posedge CRMCORECLK) (439)(1246))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[173]) (posedge CRMCORECLK) (439)(1246))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[174]) (posedge CRMCORECLK) (550)(1241))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[174]) (posedge CRMCORECLK) (550)(1241))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[175]) (posedge CRMCORECLK) (536)(1221))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[175]) (posedge CRMCORECLK) (536)(1221))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[176]) (posedge CRMCORECLK) (607)(1225))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[176]) (posedge CRMCORECLK) (607)(1225))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[177]) (posedge CRMCORECLK) (516)(1208))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[177]) (posedge CRMCORECLK) (516)(1208))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[178]) (posedge CRMCORECLK) (615)(1214))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[178]) (posedge CRMCORECLK) (615)(1214))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[179]) (posedge CRMCORECLK) (551)(1223))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[179]) (posedge CRMCORECLK) (551)(1223))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[18]) (posedge CRMCORECLK) (640)(1226))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[18]) (posedge CRMCORECLK) (640)(1226))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[180]) (posedge CRMCORECLK) (484)(1188))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[180]) (posedge CRMCORECLK) (484)(1188))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[181]) (posedge CRMCORECLK) (516)(1195))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[181]) (posedge CRMCORECLK) (516)(1195))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[182]) (posedge CRMCORECLK) (580)(1219))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[182]) (posedge CRMCORECLK) (580)(1219))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[183]) (posedge CRMCORECLK) (487)(1255))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[183]) (posedge CRMCORECLK) (487)(1255))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[184]) (posedge CRMCORECLK) (465)(1206))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[184]) (posedge CRMCORECLK) (465)(1206))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[185]) (posedge CRMCORECLK) (472)(1280))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[185]) (posedge CRMCORECLK) (472)(1280))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[186]) (posedge CRMCORECLK) (508)(1227))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[186]) (posedge CRMCORECLK) (508)(1227))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[187]) (posedge CRMCORECLK) (429)(1299))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[187]) (posedge CRMCORECLK) (429)(1299))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[188]) (posedge CRMCORECLK) (488)(1241))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[188]) (posedge CRMCORECLK) (488)(1241))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[189]) (posedge CRMCORECLK) (502)(1296))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[189]) (posedge CRMCORECLK) (502)(1296))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[19]) (posedge CRMCORECLK) (696)(1151))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[19]) (posedge CRMCORECLK) (696)(1151))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[190]) (posedge CRMCORECLK) (482)(1293))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[190]) (posedge CRMCORECLK) (482)(1293))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[191]) (posedge CRMCORECLK) (515)(1243))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[191]) (posedge CRMCORECLK) (515)(1243))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[2]) (posedge CRMCORECLK) (435)(1219))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[2]) (posedge CRMCORECLK) (435)(1219))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[20]) (posedge CRMCORECLK) (607)(1175))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[20]) (posedge CRMCORECLK) (607)(1175))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[21]) (posedge CRMCORECLK) (650)(1185))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[21]) (posedge CRMCORECLK) (650)(1185))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[22]) (posedge CRMCORECLK) (579)(1200))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[22]) (posedge CRMCORECLK) (579)(1200))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[23]) (posedge CRMCORECLK) (595)(1230))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[23]) (posedge CRMCORECLK) (595)(1230))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[24]) (posedge CRMCORECLK) (549)(1224))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[24]) (posedge CRMCORECLK) (549)(1224))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[25]) (posedge CRMCORECLK) (604)(1188))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[25]) (posedge CRMCORECLK) (604)(1188))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[26]) (posedge CRMCORECLK) (712)(1170))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[26]) (posedge CRMCORECLK) (712)(1170))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[27]) (posedge CRMCORECLK) (550)(1172))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[27]) (posedge CRMCORECLK) (550)(1172))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[28]) (posedge CRMCORECLK) (570)(1195))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[28]) (posedge CRMCORECLK) (570)(1195))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[29]) (posedge CRMCORECLK) (559)(1166))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[29]) (posedge CRMCORECLK) (559)(1166))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[3]) (posedge CRMCORECLK) (688)(1208))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[3]) (posedge CRMCORECLK) (688)(1208))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[30]) (posedge CRMCORECLK) (639)(1214))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[30]) (posedge CRMCORECLK) (639)(1214))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[31]) (posedge CRMCORECLK) (539)(1227))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[31]) (posedge CRMCORECLK) (539)(1227))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[32]) (posedge CRMCORECLK) (578)(1165))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[32]) (posedge CRMCORECLK) (578)(1165))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[33]) (posedge CRMCORECLK) (634)(1178))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[33]) (posedge CRMCORECLK) (634)(1178))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[34]) (posedge CRMCORECLK) (625)(1152))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[34]) (posedge CRMCORECLK) (625)(1152))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[35]) (posedge CRMCORECLK) (646)(1160))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[35]) (posedge CRMCORECLK) (646)(1160))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[36]) (posedge CRMCORECLK) (574)(1192))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[36]) (posedge CRMCORECLK) (574)(1192))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[37]) (posedge CRMCORECLK) (586)(1205))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[37]) (posedge CRMCORECLK) (586)(1205))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[38]) (posedge CRMCORECLK) (598)(1244))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[38]) (posedge CRMCORECLK) (598)(1244))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[39]) (posedge CRMCORECLK) (567)(1204))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[39]) (posedge CRMCORECLK) (567)(1204))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[4]) (posedge CRMCORECLK) (612)(1219))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[4]) (posedge CRMCORECLK) (612)(1219))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[40]) (posedge CRMCORECLK) (485)(1216))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[40]) (posedge CRMCORECLK) (485)(1216))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[41]) (posedge CRMCORECLK) (549)(1198))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[41]) (posedge CRMCORECLK) (549)(1198))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[42]) (posedge CRMCORECLK) (686)(1099))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[42]) (posedge CRMCORECLK) (686)(1099))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[43]) (posedge CRMCORECLK) (497)(1265))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[43]) (posedge CRMCORECLK) (497)(1265))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[44]) (posedge CRMCORECLK) (487)(1214))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[44]) (posedge CRMCORECLK) (487)(1214))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[45]) (posedge CRMCORECLK) (515)(1291))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[45]) (posedge CRMCORECLK) (515)(1291))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[46]) (posedge CRMCORECLK) (446)(1250))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[46]) (posedge CRMCORECLK) (446)(1250))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[47]) (posedge CRMCORECLK) (430)(1249))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[47]) (posedge CRMCORECLK) (430)(1249))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[48]) (posedge CRMCORECLK) (436)(1228))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[48]) (posedge CRMCORECLK) (436)(1228))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[49]) (posedge CRMCORECLK) (566)(1278))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[49]) (posedge CRMCORECLK) (566)(1278))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[5]) (posedge CRMCORECLK) (497)(1206))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[5]) (posedge CRMCORECLK) (497)(1206))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[50]) (posedge CRMCORECLK) (573)(1195))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[50]) (posedge CRMCORECLK) (573)(1195))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[51]) (posedge CRMCORECLK) (437)(1307))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[51]) (posedge CRMCORECLK) (437)(1307))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[52]) (posedge CRMCORECLK) (408)(1309))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[52]) (posedge CRMCORECLK) (408)(1309))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[53]) (posedge CRMCORECLK) (480)(1309))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[53]) (posedge CRMCORECLK) (480)(1309))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[54]) (posedge CRMCORECLK) (522)(1268))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[54]) (posedge CRMCORECLK) (522)(1268))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[55]) (posedge CRMCORECLK) (457)(1335))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[55]) (posedge CRMCORECLK) (457)(1335))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[56]) (posedge CRMCORECLK) (434)(1313))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[56]) (posedge CRMCORECLK) (434)(1313))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[57]) (posedge CRMCORECLK) (391)(1269))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[57]) (posedge CRMCORECLK) (391)(1269))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[58]) (posedge CRMCORECLK) (362)(1310))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[58]) (posedge CRMCORECLK) (362)(1310))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[59]) (posedge CRMCORECLK) (382)(1316))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[59]) (posedge CRMCORECLK) (382)(1316))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[6]) (posedge CRMCORECLK) (481)(1292))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[6]) (posedge CRMCORECLK) (481)(1292))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[60]) (posedge CRMCORECLK) (306)(1336))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[60]) (posedge CRMCORECLK) (306)(1336))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[61]) (posedge CRMCORECLK) (320)(1316))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[61]) (posedge CRMCORECLK) (320)(1316))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[62]) (posedge CRMCORECLK) (548)(1316))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[62]) (posedge CRMCORECLK) (548)(1316))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[63]) (posedge CRMCORECLK) (317)(1328))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[63]) (posedge CRMCORECLK) (317)(1328))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[64]) (posedge CRMCORECLK) (262)(1332))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[64]) (posedge CRMCORECLK) (262)(1332))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[65]) (posedge CRMCORECLK) (297)(1322))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[65]) (posedge CRMCORECLK) (297)(1322))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[66]) (posedge CRMCORECLK) (347)(1299))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[66]) (posedge CRMCORECLK) (347)(1299))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[67]) (posedge CRMCORECLK) (239)(1321))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[67]) (posedge CRMCORECLK) (239)(1321))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[68]) (posedge CRMCORECLK) (281)(1337))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[68]) (posedge CRMCORECLK) (281)(1337))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[69]) (posedge CRMCORECLK) (364)(1348))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[69]) (posedge CRMCORECLK) (364)(1348))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[7]) (posedge CRMCORECLK) (673)(1280))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[7]) (posedge CRMCORECLK) (673)(1280))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[70]) (posedge CRMCORECLK) (245)(1320))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[70]) (posedge CRMCORECLK) (245)(1320))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[71]) (posedge CRMCORECLK) (227)(1320))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[71]) (posedge CRMCORECLK) (227)(1320))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[72]) (posedge CRMCORECLK) (198)(1280))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[72]) (posedge CRMCORECLK) (198)(1280))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[73]) (posedge CRMCORECLK) (198)(1257))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[73]) (posedge CRMCORECLK) (198)(1257))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[74]) (posedge CRMCORECLK) (477)(1257))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[74]) (posedge CRMCORECLK) (477)(1257))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[75]) (posedge CRMCORECLK) (201)(1266))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[75]) (posedge CRMCORECLK) (201)(1266))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[76]) (posedge CRMCORECLK) (153)(1276))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[76]) (posedge CRMCORECLK) (153)(1276))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[77]) (posedge CRMCORECLK) (202)(1317))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[77]) (posedge CRMCORECLK) (202)(1317))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[78]) (posedge CRMCORECLK) (209)(1303))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[78]) (posedge CRMCORECLK) (209)(1303))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[79]) (posedge CRMCORECLK) (129)(1330))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[79]) (posedge CRMCORECLK) (129)(1330))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[8]) (posedge CRMCORECLK) (412)(1193))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[8]) (posedge CRMCORECLK) (412)(1193))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[80]) (posedge CRMCORECLK) (147)(1311))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[80]) (posedge CRMCORECLK) (147)(1311))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[81]) (posedge CRMCORECLK) (218)(1325))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[81]) (posedge CRMCORECLK) (218)(1325))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[82]) (posedge CRMCORECLK) (144)(1316))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[82]) (posedge CRMCORECLK) (144)(1316))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[83]) (posedge CRMCORECLK) (149)(1308))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[83]) (posedge CRMCORECLK) (149)(1308))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[84]) (posedge CRMCORECLK) (152)(1347))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[84]) (posedge CRMCORECLK) (152)(1347))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[85]) (posedge CRMCORECLK) (186)(1322))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[85]) (posedge CRMCORECLK) (186)(1322))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[86]) (posedge CRMCORECLK) (460)(1318))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[86]) (posedge CRMCORECLK) (460)(1318))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[87]) (posedge CRMCORECLK) (166)(1352))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[87]) (posedge CRMCORECLK) (166)(1352))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[88]) (posedge CRMCORECLK) (168)(1358))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[88]) (posedge CRMCORECLK) (168)(1358))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[89]) (posedge CRMCORECLK) (143)(1337))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[89]) (posedge CRMCORECLK) (143)(1337))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[9]) (posedge CRMCORECLK) (592)(1188))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[9]) (posedge CRMCORECLK) (592)(1188))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[90]) (posedge CRMCORECLK) (226)(1340))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[90]) (posedge CRMCORECLK) (226)(1340))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[91]) (posedge CRMCORECLK) (279)(1311))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[91]) (posedge CRMCORECLK) (279)(1311))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[92]) (posedge CRMCORECLK) (271)(1320))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[92]) (posedge CRMCORECLK) (271)(1320))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[93]) (posedge CRMCORECLK) (336)(1342))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[93]) (posedge CRMCORECLK) (336)(1342))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[94]) (posedge CRMCORECLK) (142)(1335))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[94]) (posedge CRMCORECLK) (142)(1335))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[95]) (posedge CRMCORECLK) (262)(1324))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[95]) (posedge CRMCORECLK) (262)(1324))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[96]) (posedge CRMCORECLK) (157)(1381))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[96]) (posedge CRMCORECLK) (157)(1381))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[97]) (posedge CRMCORECLK) (162)(1367))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[97]) (posedge CRMCORECLK) (162)(1367))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[98]) (posedge CRMCORECLK) (141)(1375))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[98]) (posedge CRMCORECLK) (141)(1375))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPCRED[99]) (posedge CRMCORECLK) (233)(1377))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPCRED[99]) (posedge CRMCORECLK) (233)(1377))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[0]) (posedge CRMCORECLK) (72)(1285))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[0]) (posedge CRMCORECLK) (72)(1285))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[1]) (posedge CRMCORECLK) (71)(1289))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[1]) (posedge CRMCORECLK) (71)(1289))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[10]) (posedge CRMCORECLK) (91)(1305))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[10]) (posedge CRMCORECLK) (91)(1305))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[11]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[11]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[12]) (posedge CRMCORECLK) (-45)(1290))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[12]) (posedge CRMCORECLK) (-45)(1290))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[13]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[13]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[14]) (posedge CRMCORECLK) (216)(1283))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[14]) (posedge CRMCORECLK) (216)(1283))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[15]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[15]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[2]) (posedge CRMCORECLK) (30)(1253))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[2]) (posedge CRMCORECLK) (30)(1253))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[3]) (posedge CRMCORECLK) (-25)(1226))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[3]) (posedge CRMCORECLK) (-25)(1226))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[4]) (posedge CRMCORECLK) (65)(1307))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[4]) (posedge CRMCORECLK) (65)(1307))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[5]) (posedge CRMCORECLK) (14)(1289))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[5]) (posedge CRMCORECLK) (14)(1289))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[6]) (posedge CRMCORECLK) (217)(1257))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[6]) (posedge CRMCORECLK) (217)(1257))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[7]) (posedge CRMCORECLK) (-26)(1296))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[7]) (posedge CRMCORECLK) (-26)(1296))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[8]) (posedge CRMCORECLK) (224)(1259))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[8]) (posedge CRMCORECLK) (224)(1259))
        (SETUPHOLD(posedge L0TXTLFCNPOSTBYPUPDATE[9]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCNPOSTBYPUPDATE[9]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[0]) (posedge CRMCORECLK) (451)(1186))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[0]) (posedge CRMCORECLK) (451)(1186))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[1]) (posedge CRMCORECLK) (458)(1160))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[1]) (posedge CRMCORECLK) (458)(1160))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[10]) (posedge CRMCORECLK) (399)(1205))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[10]) (posedge CRMCORECLK) (399)(1205))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[100]) (posedge CRMCORECLK) (502)(997))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[100]) (posedge CRMCORECLK) (502)(997))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[101]) (posedge CRMCORECLK) (494)(939))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[101]) (posedge CRMCORECLK) (494)(939))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[102]) (posedge CRMCORECLK) (448)(1059))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[102]) (posedge CRMCORECLK) (448)(1059))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[103]) (posedge CRMCORECLK) (588)(884))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[103]) (posedge CRMCORECLK) (588)(884))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[104]) (posedge CRMCORECLK) (403)(989))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[104]) (posedge CRMCORECLK) (403)(989))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[105]) (posedge CRMCORECLK) (490)(935))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[105]) (posedge CRMCORECLK) (490)(935))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[106]) (posedge CRMCORECLK) (431)(1020))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[106]) (posedge CRMCORECLK) (431)(1020))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[107]) (posedge CRMCORECLK) (421)(996))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[107]) (posedge CRMCORECLK) (421)(996))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[108]) (posedge CRMCORECLK) (644)(952))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[108]) (posedge CRMCORECLK) (644)(952))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[109]) (posedge CRMCORECLK) (520)(1013))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[109]) (posedge CRMCORECLK) (520)(1013))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[11]) (posedge CRMCORECLK) (373)(1205))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[11]) (posedge CRMCORECLK) (373)(1205))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[110]) (posedge CRMCORECLK) (357)(978))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[110]) (posedge CRMCORECLK) (357)(978))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[111]) (posedge CRMCORECLK) (463)(973))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[111]) (posedge CRMCORECLK) (463)(973))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[112]) (posedge CRMCORECLK) (345)(1051))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[112]) (posedge CRMCORECLK) (345)(1051))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[113]) (posedge CRMCORECLK) (323)(1060))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[113]) (posedge CRMCORECLK) (323)(1060))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[114]) (posedge CRMCORECLK) (248)(1076))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[114]) (posedge CRMCORECLK) (248)(1076))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[115]) (posedge CRMCORECLK) (301)(1088))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[115]) (posedge CRMCORECLK) (301)(1088))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[116]) (posedge CRMCORECLK) (303)(1099))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[116]) (posedge CRMCORECLK) (303)(1099))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[117]) (posedge CRMCORECLK) (362)(1119))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[117]) (posedge CRMCORECLK) (362)(1119))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[118]) (posedge CRMCORECLK) (284)(1056))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[118]) (posedge CRMCORECLK) (284)(1056))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[119]) (posedge CRMCORECLK) (325)(1145))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[119]) (posedge CRMCORECLK) (325)(1145))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[12]) (posedge CRMCORECLK) (310)(1232))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[12]) (posedge CRMCORECLK) (310)(1232))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[120]) (posedge CRMCORECLK) (312)(994))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[120]) (posedge CRMCORECLK) (312)(994))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[121]) (posedge CRMCORECLK) (220)(1154))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[121]) (posedge CRMCORECLK) (220)(1154))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[122]) (posedge CRMCORECLK) (208)(1083))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[122]) (posedge CRMCORECLK) (208)(1083))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[123]) (posedge CRMCORECLK) (289)(1155))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[123]) (posedge CRMCORECLK) (289)(1155))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[124]) (posedge CRMCORECLK) (98)(1119))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[124]) (posedge CRMCORECLK) (98)(1119))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[125]) (posedge CRMCORECLK) (147)(1151))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[125]) (posedge CRMCORECLK) (147)(1151))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[126]) (posedge CRMCORECLK) (173)(1165))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[126]) (posedge CRMCORECLK) (173)(1165))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[127]) (posedge CRMCORECLK) (182)(1069))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[127]) (posedge CRMCORECLK) (182)(1069))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[128]) (posedge CRMCORECLK) (91)(1132))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[128]) (posedge CRMCORECLK) (91)(1132))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[129]) (posedge CRMCORECLK) (139)(1137))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[129]) (posedge CRMCORECLK) (139)(1137))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[13]) (posedge CRMCORECLK) (313)(1171))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[13]) (posedge CRMCORECLK) (313)(1171))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[130]) (posedge CRMCORECLK) (127)(1135))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[130]) (posedge CRMCORECLK) (127)(1135))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[131]) (posedge CRMCORECLK) (214)(1184))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[131]) (posedge CRMCORECLK) (214)(1184))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[132]) (posedge CRMCORECLK) (42)(1178))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[132]) (posedge CRMCORECLK) (42)(1178))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[133]) (posedge CRMCORECLK) (256)(1155))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[133]) (posedge CRMCORECLK) (256)(1155))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[134]) (posedge CRMCORECLK) (123)(1106))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[134]) (posedge CRMCORECLK) (123)(1106))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[135]) (posedge CRMCORECLK) (151)(1120))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[135]) (posedge CRMCORECLK) (151)(1120))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[136]) (posedge CRMCORECLK) (134)(1119))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[136]) (posedge CRMCORECLK) (134)(1119))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[137]) (posedge CRMCORECLK) (147)(1144))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[137]) (posedge CRMCORECLK) (147)(1144))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[138]) (posedge CRMCORECLK) (89)(1144))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[138]) (posedge CRMCORECLK) (89)(1144))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[139]) (posedge CRMCORECLK) (92)(1144))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[139]) (posedge CRMCORECLK) (92)(1144))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[14]) (posedge CRMCORECLK) (395)(1217))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[14]) (posedge CRMCORECLK) (395)(1217))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[140]) (posedge CRMCORECLK) (39)(1125))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[140]) (posedge CRMCORECLK) (39)(1125))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[141]) (posedge CRMCORECLK) (74)(1098))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[141]) (posedge CRMCORECLK) (74)(1098))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[142]) (posedge CRMCORECLK) (141)(1171))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[142]) (posedge CRMCORECLK) (141)(1171))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[143]) (posedge CRMCORECLK) (31)(1122))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[143]) (posedge CRMCORECLK) (31)(1122))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[144]) (posedge CRMCORECLK) (41)(1189))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[144]) (posedge CRMCORECLK) (41)(1189))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[145]) (posedge CRMCORECLK) (53)(1120))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[145]) (posedge CRMCORECLK) (53)(1120))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[146]) (posedge CRMCORECLK) (90)(1179))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[146]) (posedge CRMCORECLK) (90)(1179))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[147]) (posedge CRMCORECLK) (68)(1173))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[147]) (posedge CRMCORECLK) (68)(1173))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[148]) (posedge CRMCORECLK) (66)(1160))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[148]) (posedge CRMCORECLK) (66)(1160))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[149]) (posedge CRMCORECLK) (138)(1183))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[149]) (posedge CRMCORECLK) (138)(1183))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[15]) (posedge CRMCORECLK) (266)(1255))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[15]) (posedge CRMCORECLK) (266)(1255))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[150]) (posedge CRMCORECLK) (75)(1184))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[150]) (posedge CRMCORECLK) (75)(1184))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[151]) (posedge CRMCORECLK) (95)(1169))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[151]) (posedge CRMCORECLK) (95)(1169))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[152]) (posedge CRMCORECLK) (3)(1213))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[152]) (posedge CRMCORECLK) (3)(1213))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[153]) (posedge CRMCORECLK) (39)(1207))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[153]) (posedge CRMCORECLK) (39)(1207))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[154]) (posedge CRMCORECLK) (70)(1223))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[154]) (posedge CRMCORECLK) (70)(1223))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[155]) (posedge CRMCORECLK) (55)(1201))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[155]) (posedge CRMCORECLK) (55)(1201))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[156]) (posedge CRMCORECLK) (80)(1208))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[156]) (posedge CRMCORECLK) (80)(1208))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[157]) (posedge CRMCORECLK) (152)(1209))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[157]) (posedge CRMCORECLK) (152)(1209))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[158]) (posedge CRMCORECLK) (83)(1185))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[158]) (posedge CRMCORECLK) (83)(1185))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[159]) (posedge CRMCORECLK) (116)(1219))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[159]) (posedge CRMCORECLK) (116)(1219))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[16]) (posedge CRMCORECLK) (316)(1155))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[16]) (posedge CRMCORECLK) (316)(1155))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[17]) (posedge CRMCORECLK) (363)(1150))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[17]) (posedge CRMCORECLK) (363)(1150))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[18]) (posedge CRMCORECLK) (307)(1177))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[18]) (posedge CRMCORECLK) (307)(1177))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[19]) (posedge CRMCORECLK) (525)(1192))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[19]) (posedge CRMCORECLK) (525)(1192))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[2]) (posedge CRMCORECLK) (411)(1187))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[2]) (posedge CRMCORECLK) (411)(1187))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[20]) (posedge CRMCORECLK) (369)(1257))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[20]) (posedge CRMCORECLK) (369)(1257))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[21]) (posedge CRMCORECLK) (436)(1270))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[21]) (posedge CRMCORECLK) (436)(1270))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[22]) (posedge CRMCORECLK) (333)(1264))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[22]) (posedge CRMCORECLK) (333)(1264))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[23]) (posedge CRMCORECLK) (347)(1376))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[23]) (posedge CRMCORECLK) (347)(1376))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[24]) (posedge CRMCORECLK) (383)(1352))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[24]) (posedge CRMCORECLK) (383)(1352))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[25]) (posedge CRMCORECLK) (345)(1358))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[25]) (posedge CRMCORECLK) (345)(1358))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[26]) (posedge CRMCORECLK) (348)(1331))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[26]) (posedge CRMCORECLK) (348)(1331))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[27]) (posedge CRMCORECLK) (291)(1315))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[27]) (posedge CRMCORECLK) (291)(1315))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[28]) (posedge CRMCORECLK) (325)(1299))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[28]) (posedge CRMCORECLK) (325)(1299))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[29]) (posedge CRMCORECLK) (333)(1351))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[29]) (posedge CRMCORECLK) (333)(1351))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[3]) (posedge CRMCORECLK) (389)(1214))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[3]) (posedge CRMCORECLK) (389)(1214))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[30]) (posedge CRMCORECLK) (257)(1221))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[30]) (posedge CRMCORECLK) (257)(1221))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[31]) (posedge CRMCORECLK) (266)(1209))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[31]) (posedge CRMCORECLK) (266)(1209))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[32]) (posedge CRMCORECLK) (215)(1257))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[32]) (posedge CRMCORECLK) (215)(1257))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[33]) (posedge CRMCORECLK) (218)(1426))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[33]) (posedge CRMCORECLK) (218)(1426))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[34]) (posedge CRMCORECLK) (264)(1345))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[34]) (posedge CRMCORECLK) (264)(1345))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[35]) (posedge CRMCORECLK) (183)(1424))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[35]) (posedge CRMCORECLK) (183)(1424))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[36]) (posedge CRMCORECLK) (156)(1338))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[36]) (posedge CRMCORECLK) (156)(1338))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[37]) (posedge CRMCORECLK) (252)(1339))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[37]) (posedge CRMCORECLK) (252)(1339))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[38]) (posedge CRMCORECLK) (180)(1343))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[38]) (posedge CRMCORECLK) (180)(1343))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[39]) (posedge CRMCORECLK) (206)(1392))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[39]) (posedge CRMCORECLK) (206)(1392))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[4]) (posedge CRMCORECLK) (363)(1174))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[4]) (posedge CRMCORECLK) (363)(1174))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[40]) (posedge CRMCORECLK) (313)(1328))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[40]) (posedge CRMCORECLK) (313)(1328))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[41]) (posedge CRMCORECLK) (385)(1345))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[41]) (posedge CRMCORECLK) (385)(1345))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[42]) (posedge CRMCORECLK) (462)(1301))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[42]) (posedge CRMCORECLK) (462)(1301))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[43]) (posedge CRMCORECLK) (739)(1307))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[43]) (posedge CRMCORECLK) (739)(1307))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[44]) (posedge CRMCORECLK) (620)(1348))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[44]) (posedge CRMCORECLK) (620)(1348))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[45]) (posedge CRMCORECLK) (693)(1434))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[45]) (posedge CRMCORECLK) (693)(1434))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[46]) (posedge CRMCORECLK) (289)(1363))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[46]) (posedge CRMCORECLK) (289)(1363))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[47]) (posedge CRMCORECLK) (551)(1340))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[47]) (posedge CRMCORECLK) (551)(1340))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[48]) (posedge CRMCORECLK) (665)(1346))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[48]) (posedge CRMCORECLK) (665)(1346))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[49]) (posedge CRMCORECLK) (321)(1270))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[49]) (posedge CRMCORECLK) (321)(1270))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[5]) (posedge CRMCORECLK) (393)(1113))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[5]) (posedge CRMCORECLK) (393)(1113))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[50]) (posedge CRMCORECLK) (655)(1331))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[50]) (posedge CRMCORECLK) (655)(1331))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[51]) (posedge CRMCORECLK) (299)(1312))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[51]) (posedge CRMCORECLK) (299)(1312))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[52]) (posedge CRMCORECLK) (108)(1285))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[52]) (posedge CRMCORECLK) (108)(1285))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[53]) (posedge CRMCORECLK) (156)(1285))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[53]) (posedge CRMCORECLK) (156)(1285))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[54]) (posedge CRMCORECLK) (242)(1238))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[54]) (posedge CRMCORECLK) (242)(1238))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[55]) (posedge CRMCORECLK) (130)(1192))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[55]) (posedge CRMCORECLK) (130)(1192))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[56]) (posedge CRMCORECLK) (201)(1242))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[56]) (posedge CRMCORECLK) (201)(1242))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[57]) (posedge CRMCORECLK) (132)(1303))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[57]) (posedge CRMCORECLK) (132)(1303))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[58]) (posedge CRMCORECLK) (108)(1250))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[58]) (posedge CRMCORECLK) (108)(1250))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[59]) (posedge CRMCORECLK) (121)(1267))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[59]) (posedge CRMCORECLK) (121)(1267))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[6]) (posedge CRMCORECLK) (443)(1133))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[6]) (posedge CRMCORECLK) (443)(1133))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[60]) (posedge CRMCORECLK) (145)(1306))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[60]) (posedge CRMCORECLK) (145)(1306))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[61]) (posedge CRMCORECLK) (115)(1369))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[61]) (posedge CRMCORECLK) (115)(1369))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[62]) (posedge CRMCORECLK) (157)(1385))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[62]) (posedge CRMCORECLK) (157)(1385))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[63]) (posedge CRMCORECLK) (249)(1373))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[63]) (posedge CRMCORECLK) (249)(1373))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[64]) (posedge CRMCORECLK) (219)(1289))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[64]) (posedge CRMCORECLK) (219)(1289))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[65]) (posedge CRMCORECLK) (149)(1366))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[65]) (posedge CRMCORECLK) (149)(1366))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[66]) (posedge CRMCORECLK) (187)(1306))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[66]) (posedge CRMCORECLK) (187)(1306))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[67]) (posedge CRMCORECLK) (233)(1223))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[67]) (posedge CRMCORECLK) (233)(1223))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[68]) (posedge CRMCORECLK) (240)(1375))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[68]) (posedge CRMCORECLK) (240)(1375))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[69]) (posedge CRMCORECLK) (235)(1399))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[69]) (posedge CRMCORECLK) (235)(1399))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[7]) (posedge CRMCORECLK) (357)(1249))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[7]) (posedge CRMCORECLK) (357)(1249))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[70]) (posedge CRMCORECLK) (147)(1285))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[70]) (posedge CRMCORECLK) (147)(1285))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[71]) (posedge CRMCORECLK) (369)(1306))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[71]) (posedge CRMCORECLK) (369)(1306))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[72]) (posedge CRMCORECLK) (465)(1110))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[72]) (posedge CRMCORECLK) (465)(1110))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[73]) (posedge CRMCORECLK) (335)(1260))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[73]) (posedge CRMCORECLK) (335)(1260))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[74]) (posedge CRMCORECLK) (406)(1226))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[74]) (posedge CRMCORECLK) (406)(1226))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[75]) (posedge CRMCORECLK) (403)(1274))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[75]) (posedge CRMCORECLK) (403)(1274))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[76]) (posedge CRMCORECLK) (362)(1204))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[76]) (posedge CRMCORECLK) (362)(1204))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[77]) (posedge CRMCORECLK) (318)(1284))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[77]) (posedge CRMCORECLK) (318)(1284))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[78]) (posedge CRMCORECLK) (385)(1161))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[78]) (posedge CRMCORECLK) (385)(1161))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[79]) (posedge CRMCORECLK) (374)(1175))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[79]) (posedge CRMCORECLK) (374)(1175))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[8]) (posedge CRMCORECLK) (393)(1180))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[8]) (posedge CRMCORECLK) (393)(1180))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[80]) (posedge CRMCORECLK) (406)(1293))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[80]) (posedge CRMCORECLK) (406)(1293))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[81]) (posedge CRMCORECLK) (422)(1305))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[81]) (posedge CRMCORECLK) (422)(1305))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[82]) (posedge CRMCORECLK) (453)(1284))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[82]) (posedge CRMCORECLK) (453)(1284))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[83]) (posedge CRMCORECLK) (433)(1342))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[83]) (posedge CRMCORECLK) (433)(1342))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[84]) (posedge CRMCORECLK) (735)(972))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[84]) (posedge CRMCORECLK) (735)(972))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[85]) (posedge CRMCORECLK) (454)(1074))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[85]) (posedge CRMCORECLK) (454)(1074))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[86]) (posedge CRMCORECLK) (514)(1102))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[86]) (posedge CRMCORECLK) (514)(1102))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[87]) (posedge CRMCORECLK) (635)(1178))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[87]) (posedge CRMCORECLK) (635)(1178))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[88]) (posedge CRMCORECLK) (526)(1156))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[88]) (posedge CRMCORECLK) (526)(1156))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[89]) (posedge CRMCORECLK) (538)(1108))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[89]) (posedge CRMCORECLK) (538)(1108))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[9]) (posedge CRMCORECLK) (460)(1200))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[9]) (posedge CRMCORECLK) (460)(1200))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[90]) (posedge CRMCORECLK) (647)(1093))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[90]) (posedge CRMCORECLK) (647)(1093))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[91]) (posedge CRMCORECLK) (497)(1086))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[91]) (posedge CRMCORECLK) (497)(1086))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[92]) (posedge CRMCORECLK) (447)(1101))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[92]) (posedge CRMCORECLK) (447)(1101))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[93]) (posedge CRMCORECLK) (438)(1122))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[93]) (posedge CRMCORECLK) (438)(1122))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[94]) (posedge CRMCORECLK) (508)(1102))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[94]) (posedge CRMCORECLK) (508)(1102))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[95]) (posedge CRMCORECLK) (480)(1085))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[95]) (posedge CRMCORECLK) (480)(1085))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[96]) (posedge CRMCORECLK) (544)(1000))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[96]) (posedge CRMCORECLK) (544)(1000))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[97]) (posedge CRMCORECLK) (388)(983))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[97]) (posedge CRMCORECLK) (388)(983))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[98]) (posedge CRMCORECLK) (453)(998))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[98]) (posedge CRMCORECLK) (453)(998))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDCRED[99]) (posedge CRMCORECLK) (477)(985))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDCRED[99]) (posedge CRMCORECLK) (477)(985))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[0]) (posedge CRMCORECLK) (-194)(1393))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[0]) (posedge CRMCORECLK) (-194)(1393))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[1]) (posedge CRMCORECLK) (-207)(1367))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[1]) (posedge CRMCORECLK) (-207)(1367))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[10]) (posedge CRMCORECLK) (-144)(1381))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[10]) (posedge CRMCORECLK) (-144)(1381))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[11]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[11]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[12]) (posedge CRMCORECLK) (-123)(1344))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[12]) (posedge CRMCORECLK) (-123)(1344))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[13]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[13]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[14]) (posedge CRMCORECLK) (-116)(1390))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[14]) (posedge CRMCORECLK) (-116)(1390))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[15]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[15]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[2]) (posedge CRMCORECLK) (-199)(1382))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[2]) (posedge CRMCORECLK) (-199)(1382))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[3]) (posedge CRMCORECLK) (-188)(1381))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[3]) (posedge CRMCORECLK) (-188)(1381))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[4]) (posedge CRMCORECLK) (-165)(1377))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[4]) (posedge CRMCORECLK) (-165)(1377))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[5]) (posedge CRMCORECLK) (-174)(1377))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[5]) (posedge CRMCORECLK) (-174)(1377))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[6]) (posedge CRMCORECLK) (-178)(1382))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[6]) (posedge CRMCORECLK) (-178)(1382))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[7]) (posedge CRMCORECLK) (-168)(1384))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[7]) (posedge CRMCORECLK) (-168)(1384))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[8]) (posedge CRMCORECLK) (-154)(1388))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[8]) (posedge CRMCORECLK) (-154)(1388))
        (SETUPHOLD(posedge L0TXTLFCPOSTORDUPDATE[9]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0TXTLFCPOSTORDUPDATE[9]) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[0]) (posedge CRMCORECLK) (9)(1370))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[0]) (posedge CRMCORECLK) (9)(1370))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[1]) (posedge CRMCORECLK) (65)(1300))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[1]) (posedge CRMCORECLK) (65)(1300))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[10]) (posedge CRMCORECLK) (80)(1247))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[10]) (posedge CRMCORECLK) (80)(1247))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[11]) (posedge CRMCORECLK) (71)(1200))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[11]) (posedge CRMCORECLK) (71)(1200))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[12]) (posedge CRMCORECLK) (89)(1169))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[12]) (posedge CRMCORECLK) (89)(1169))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[13]) (posedge CRMCORECLK) (67)(1183))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[13]) (posedge CRMCORECLK) (67)(1183))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[14]) (posedge CRMCORECLK) (291)(1212))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[14]) (posedge CRMCORECLK) (291)(1212))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[15]) (posedge CRMCORECLK) (335)(1215))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[15]) (posedge CRMCORECLK) (335)(1215))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[16]) (posedge CRMCORECLK) (107)(1243))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[16]) (posedge CRMCORECLK) (107)(1243))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[17]) (posedge CRMCORECLK) (272)(1225))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[17]) (posedge CRMCORECLK) (272)(1225))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[18]) (posedge CRMCORECLK) (45)(1241))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[18]) (posedge CRMCORECLK) (45)(1241))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[2]) (posedge CRMCORECLK) (40)(1279))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[2]) (posedge CRMCORECLK) (40)(1279))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[3]) (posedge CRMCORECLK) (20)(1309))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[3]) (posedge CRMCORECLK) (20)(1309))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[4]) (posedge CRMCORECLK) (-8)(1301))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[4]) (posedge CRMCORECLK) (-8)(1301))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[5]) (posedge CRMCORECLK) (49)(1303))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[5]) (posedge CRMCORECLK) (49)(1303))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[6]) (posedge CRMCORECLK) (90)(1269))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[6]) (posedge CRMCORECLK) (90)(1269))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[7]) (posedge CRMCORECLK) (9)(1256))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[7]) (posedge CRMCORECLK) (9)(1256))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[8]) (posedge CRMCORECLK) (87)(1256))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[8]) (posedge CRMCORECLK) (87)(1256))
        (SETUPHOLD(posedge L0TXTLSBFCDATA[9]) (posedge CRMCORECLK) (12)(1226))
        (SETUPHOLD(negedge L0TXTLSBFCDATA[9]) (posedge CRMCORECLK) (12)(1226))
        (SETUPHOLD(posedge L0TXTLSBFCUPDATE) (posedge CRMCORECLK) (42)(1253))
        (SETUPHOLD(negedge L0TXTLSBFCUPDATE) (posedge CRMCORECLK) (42)(1253))
        (SETUPHOLD(posedge L0TXTLTLPDATA[0]) (posedge CRMCORECLK) (-79)(1360))
        (SETUPHOLD(negedge L0TXTLTLPDATA[0]) (posedge CRMCORECLK) (-79)(1360))
        (SETUPHOLD(posedge L0TXTLTLPDATA[1]) (posedge CRMCORECLK) (50)(1348))
        (SETUPHOLD(negedge L0TXTLTLPDATA[1]) (posedge CRMCORECLK) (50)(1348))
        (SETUPHOLD(posedge L0TXTLTLPDATA[10]) (posedge CRMCORECLK) (-70)(1320))
        (SETUPHOLD(negedge L0TXTLTLPDATA[10]) (posedge CRMCORECLK) (-70)(1320))
        (SETUPHOLD(posedge L0TXTLTLPDATA[11]) (posedge CRMCORECLK) (-95)(1296))
        (SETUPHOLD(negedge L0TXTLTLPDATA[11]) (posedge CRMCORECLK) (-95)(1296))
        (SETUPHOLD(posedge L0TXTLTLPDATA[12]) (posedge CRMCORECLK) (-109)(1319))
        (SETUPHOLD(negedge L0TXTLTLPDATA[12]) (posedge CRMCORECLK) (-109)(1319))
        (SETUPHOLD(posedge L0TXTLTLPDATA[13]) (posedge CRMCORECLK) (-133)(1355))
        (SETUPHOLD(negedge L0TXTLTLPDATA[13]) (posedge CRMCORECLK) (-133)(1355))
        (SETUPHOLD(posedge L0TXTLTLPDATA[14]) (posedge CRMCORECLK) (-111)(1329))
        (SETUPHOLD(negedge L0TXTLTLPDATA[14]) (posedge CRMCORECLK) (-111)(1329))
        (SETUPHOLD(posedge L0TXTLTLPDATA[15]) (posedge CRMCORECLK) (-101)(1344))
        (SETUPHOLD(negedge L0TXTLTLPDATA[15]) (posedge CRMCORECLK) (-101)(1344))
        (SETUPHOLD(posedge L0TXTLTLPDATA[16]) (posedge CRMCORECLK) (-144)(1335))
        (SETUPHOLD(negedge L0TXTLTLPDATA[16]) (posedge CRMCORECLK) (-144)(1335))
        (SETUPHOLD(posedge L0TXTLTLPDATA[17]) (posedge CRMCORECLK) (-130)(1317))
        (SETUPHOLD(negedge L0TXTLTLPDATA[17]) (posedge CRMCORECLK) (-130)(1317))
        (SETUPHOLD(posedge L0TXTLTLPDATA[18]) (posedge CRMCORECLK) (-151)(1336))
        (SETUPHOLD(negedge L0TXTLTLPDATA[18]) (posedge CRMCORECLK) (-151)(1336))
        (SETUPHOLD(posedge L0TXTLTLPDATA[19]) (posedge CRMCORECLK) (-145)(1354))
        (SETUPHOLD(negedge L0TXTLTLPDATA[19]) (posedge CRMCORECLK) (-145)(1354))
        (SETUPHOLD(posedge L0TXTLTLPDATA[2]) (posedge CRMCORECLK) (161)(1308))
        (SETUPHOLD(negedge L0TXTLTLPDATA[2]) (posedge CRMCORECLK) (161)(1308))
        (SETUPHOLD(posedge L0TXTLTLPDATA[20]) (posedge CRMCORECLK) (-154)(1350))
        (SETUPHOLD(negedge L0TXTLTLPDATA[20]) (posedge CRMCORECLK) (-154)(1350))
        (SETUPHOLD(posedge L0TXTLTLPDATA[21]) (posedge CRMCORECLK) (-175)(1336))
        (SETUPHOLD(negedge L0TXTLTLPDATA[21]) (posedge CRMCORECLK) (-175)(1336))
        (SETUPHOLD(posedge L0TXTLTLPDATA[22]) (posedge CRMCORECLK) (-154)(1344))
        (SETUPHOLD(negedge L0TXTLTLPDATA[22]) (posedge CRMCORECLK) (-154)(1344))
        (SETUPHOLD(posedge L0TXTLTLPDATA[23]) (posedge CRMCORECLK) (-174)(1345))
        (SETUPHOLD(negedge L0TXTLTLPDATA[23]) (posedge CRMCORECLK) (-174)(1345))
        (SETUPHOLD(posedge L0TXTLTLPDATA[24]) (posedge CRMCORECLK) (-184)(1372))
        (SETUPHOLD(negedge L0TXTLTLPDATA[24]) (posedge CRMCORECLK) (-184)(1372))
        (SETUPHOLD(posedge L0TXTLTLPDATA[25]) (posedge CRMCORECLK) (-183)(1372))
        (SETUPHOLD(negedge L0TXTLTLPDATA[25]) (posedge CRMCORECLK) (-183)(1372))
        (SETUPHOLD(posedge L0TXTLTLPDATA[26]) (posedge CRMCORECLK) (-181)(1374))
        (SETUPHOLD(negedge L0TXTLTLPDATA[26]) (posedge CRMCORECLK) (-181)(1374))
        (SETUPHOLD(posedge L0TXTLTLPDATA[27]) (posedge CRMCORECLK) (-189)(1375))
        (SETUPHOLD(negedge L0TXTLTLPDATA[27]) (posedge CRMCORECLK) (-189)(1375))
        (SETUPHOLD(posedge L0TXTLTLPDATA[28]) (posedge CRMCORECLK) (-205)(1349))
        (SETUPHOLD(negedge L0TXTLTLPDATA[28]) (posedge CRMCORECLK) (-205)(1349))
        (SETUPHOLD(posedge L0TXTLTLPDATA[29]) (posedge CRMCORECLK) (-216)(1355))
        (SETUPHOLD(negedge L0TXTLTLPDATA[29]) (posedge CRMCORECLK) (-216)(1355))
        (SETUPHOLD(posedge L0TXTLTLPDATA[3]) (posedge CRMCORECLK) (116)(1313))
        (SETUPHOLD(negedge L0TXTLTLPDATA[3]) (posedge CRMCORECLK) (116)(1313))
        (SETUPHOLD(posedge L0TXTLTLPDATA[30]) (posedge CRMCORECLK) (-170)(1384))
        (SETUPHOLD(negedge L0TXTLTLPDATA[30]) (posedge CRMCORECLK) (-170)(1384))
        (SETUPHOLD(posedge L0TXTLTLPDATA[31]) (posedge CRMCORECLK) (-191)(1369))
        (SETUPHOLD(negedge L0TXTLTLPDATA[31]) (posedge CRMCORECLK) (-191)(1369))
        (SETUPHOLD(posedge L0TXTLTLPDATA[32]) (posedge CRMCORECLK) (-204)(1370))
        (SETUPHOLD(negedge L0TXTLTLPDATA[32]) (posedge CRMCORECLK) (-204)(1370))
        (SETUPHOLD(posedge L0TXTLTLPDATA[33]) (posedge CRMCORECLK) (-179)(1374))
        (SETUPHOLD(negedge L0TXTLTLPDATA[33]) (posedge CRMCORECLK) (-179)(1374))
        (SETUPHOLD(posedge L0TXTLTLPDATA[34]) (posedge CRMCORECLK) (-161)(1367))
        (SETUPHOLD(negedge L0TXTLTLPDATA[34]) (posedge CRMCORECLK) (-161)(1367))
        (SETUPHOLD(posedge L0TXTLTLPDATA[35]) (posedge CRMCORECLK) (-167)(1385))
        (SETUPHOLD(negedge L0TXTLTLPDATA[35]) (posedge CRMCORECLK) (-167)(1385))
        (SETUPHOLD(posedge L0TXTLTLPDATA[36]) (posedge CRMCORECLK) (-158)(1384))
        (SETUPHOLD(negedge L0TXTLTLPDATA[36]) (posedge CRMCORECLK) (-158)(1384))
        (SETUPHOLD(posedge L0TXTLTLPDATA[37]) (posedge CRMCORECLK) (-163)(1375))
        (SETUPHOLD(negedge L0TXTLTLPDATA[37]) (posedge CRMCORECLK) (-163)(1375))
        (SETUPHOLD(posedge L0TXTLTLPDATA[38]) (posedge CRMCORECLK) (-150)(1367))
        (SETUPHOLD(negedge L0TXTLTLPDATA[38]) (posedge CRMCORECLK) (-150)(1367))
        (SETUPHOLD(posedge L0TXTLTLPDATA[39]) (posedge CRMCORECLK) (-155)(1383))
        (SETUPHOLD(negedge L0TXTLTLPDATA[39]) (posedge CRMCORECLK) (-155)(1383))
        (SETUPHOLD(posedge L0TXTLTLPDATA[4]) (posedge CRMCORECLK) (-60)(1315))
        (SETUPHOLD(negedge L0TXTLTLPDATA[4]) (posedge CRMCORECLK) (-60)(1315))
        (SETUPHOLD(posedge L0TXTLTLPDATA[40]) (posedge CRMCORECLK) (-55)(1373))
        (SETUPHOLD(negedge L0TXTLTLPDATA[40]) (posedge CRMCORECLK) (-55)(1373))
        (SETUPHOLD(posedge L0TXTLTLPDATA[41]) (posedge CRMCORECLK) (-88)(1368))
        (SETUPHOLD(negedge L0TXTLTLPDATA[41]) (posedge CRMCORECLK) (-88)(1368))
        (SETUPHOLD(posedge L0TXTLTLPDATA[42]) (posedge CRMCORECLK) (-153)(1383))
        (SETUPHOLD(negedge L0TXTLTLPDATA[42]) (posedge CRMCORECLK) (-153)(1383))
        (SETUPHOLD(posedge L0TXTLTLPDATA[43]) (posedge CRMCORECLK) (-186)(1367))
        (SETUPHOLD(negedge L0TXTLTLPDATA[43]) (posedge CRMCORECLK) (-186)(1367))
        (SETUPHOLD(posedge L0TXTLTLPDATA[44]) (posedge CRMCORECLK) (-170)(1361))
        (SETUPHOLD(negedge L0TXTLTLPDATA[44]) (posedge CRMCORECLK) (-170)(1361))
        (SETUPHOLD(posedge L0TXTLTLPDATA[45]) (posedge CRMCORECLK) (-176)(1287))
        (SETUPHOLD(negedge L0TXTLTLPDATA[45]) (posedge CRMCORECLK) (-176)(1287))
        (SETUPHOLD(posedge L0TXTLTLPDATA[46]) (posedge CRMCORECLK) (-202)(1341))
        (SETUPHOLD(negedge L0TXTLTLPDATA[46]) (posedge CRMCORECLK) (-202)(1341))
        (SETUPHOLD(posedge L0TXTLTLPDATA[47]) (posedge CRMCORECLK) (-203)(1366))
        (SETUPHOLD(negedge L0TXTLTLPDATA[47]) (posedge CRMCORECLK) (-203)(1366))
        (SETUPHOLD(posedge L0TXTLTLPDATA[48]) (posedge CRMCORECLK) (-201)(1334))
        (SETUPHOLD(negedge L0TXTLTLPDATA[48]) (posedge CRMCORECLK) (-201)(1334))
        (SETUPHOLD(posedge L0TXTLTLPDATA[49]) (posedge CRMCORECLK) (-194)(1338))
        (SETUPHOLD(negedge L0TXTLTLPDATA[49]) (posedge CRMCORECLK) (-194)(1338))
        (SETUPHOLD(posedge L0TXTLTLPDATA[5]) (posedge CRMCORECLK) (74)(1310))
        (SETUPHOLD(negedge L0TXTLTLPDATA[5]) (posedge CRMCORECLK) (74)(1310))
        (SETUPHOLD(posedge L0TXTLTLPDATA[50]) (posedge CRMCORECLK) (-191)(1363))
        (SETUPHOLD(negedge L0TXTLTLPDATA[50]) (posedge CRMCORECLK) (-191)(1363))
        (SETUPHOLD(posedge L0TXTLTLPDATA[51]) (posedge CRMCORECLK) (-199)(1345))
        (SETUPHOLD(negedge L0TXTLTLPDATA[51]) (posedge CRMCORECLK) (-199)(1345))
        (SETUPHOLD(posedge L0TXTLTLPDATA[52]) (posedge CRMCORECLK) (-205)(1331))
        (SETUPHOLD(negedge L0TXTLTLPDATA[52]) (posedge CRMCORECLK) (-205)(1331))
        (SETUPHOLD(posedge L0TXTLTLPDATA[53]) (posedge CRMCORECLK) (-171)(1372))
        (SETUPHOLD(negedge L0TXTLTLPDATA[53]) (posedge CRMCORECLK) (-171)(1372))
        (SETUPHOLD(posedge L0TXTLTLPDATA[54]) (posedge CRMCORECLK) (-186)(1339))
        (SETUPHOLD(negedge L0TXTLTLPDATA[54]) (posedge CRMCORECLK) (-186)(1339))
        (SETUPHOLD(posedge L0TXTLTLPDATA[55]) (posedge CRMCORECLK) (-193)(1329))
        (SETUPHOLD(negedge L0TXTLTLPDATA[55]) (posedge CRMCORECLK) (-193)(1329))
        (SETUPHOLD(posedge L0TXTLTLPDATA[56]) (posedge CRMCORECLK) (-200)(1305))
        (SETUPHOLD(negedge L0TXTLTLPDATA[56]) (posedge CRMCORECLK) (-200)(1305))
        (SETUPHOLD(posedge L0TXTLTLPDATA[57]) (posedge CRMCORECLK) (-129)(1278))
        (SETUPHOLD(negedge L0TXTLTLPDATA[57]) (posedge CRMCORECLK) (-129)(1278))
        (SETUPHOLD(posedge L0TXTLTLPDATA[58]) (posedge CRMCORECLK) (-182)(1331))
        (SETUPHOLD(negedge L0TXTLTLPDATA[58]) (posedge CRMCORECLK) (-182)(1331))
        (SETUPHOLD(posedge L0TXTLTLPDATA[59]) (posedge CRMCORECLK) (-167)(1276))
        (SETUPHOLD(negedge L0TXTLTLPDATA[59]) (posedge CRMCORECLK) (-167)(1276))
        (SETUPHOLD(posedge L0TXTLTLPDATA[6]) (posedge CRMCORECLK) (-19)(1323))
        (SETUPHOLD(negedge L0TXTLTLPDATA[6]) (posedge CRMCORECLK) (-19)(1323))
        (SETUPHOLD(posedge L0TXTLTLPDATA[60]) (posedge CRMCORECLK) (-135)(1316))
        (SETUPHOLD(negedge L0TXTLTLPDATA[60]) (posedge CRMCORECLK) (-135)(1316))
        (SETUPHOLD(posedge L0TXTLTLPDATA[61]) (posedge CRMCORECLK) (-43)(1280))
        (SETUPHOLD(negedge L0TXTLTLPDATA[61]) (posedge CRMCORECLK) (-43)(1280))
        (SETUPHOLD(posedge L0TXTLTLPDATA[62]) (posedge CRMCORECLK) (-172)(1293))
        (SETUPHOLD(negedge L0TXTLTLPDATA[62]) (posedge CRMCORECLK) (-172)(1293))
        (SETUPHOLD(posedge L0TXTLTLPDATA[63]) (posedge CRMCORECLK) (54)(1272))
        (SETUPHOLD(negedge L0TXTLTLPDATA[63]) (posedge CRMCORECLK) (54)(1272))
        (SETUPHOLD(posedge L0TXTLTLPDATA[7]) (posedge CRMCORECLK) (134)(1342))
        (SETUPHOLD(negedge L0TXTLTLPDATA[7]) (posedge CRMCORECLK) (134)(1342))
        (SETUPHOLD(posedge L0TXTLTLPDATA[8]) (posedge CRMCORECLK) (-62)(1337))
        (SETUPHOLD(negedge L0TXTLTLPDATA[8]) (posedge CRMCORECLK) (-62)(1337))
        (SETUPHOLD(posedge L0TXTLTLPDATA[9]) (posedge CRMCORECLK) (-59)(1320))
        (SETUPHOLD(negedge L0TXTLTLPDATA[9]) (posedge CRMCORECLK) (-59)(1320))
        (SETUPHOLD(posedge L0TXTLTLPEDB) (posedge CRMCORECLK) (-130)(1269))
        (SETUPHOLD(negedge L0TXTLTLPEDB) (posedge CRMCORECLK) (-130)(1269))
        (SETUPHOLD(posedge L0TXTLTLPENABLE[0]) (posedge CRMCORECLK) (-31)(1259))
        (SETUPHOLD(negedge L0TXTLTLPENABLE[0]) (posedge CRMCORECLK) (-31)(1259))
        (SETUPHOLD(posedge L0TXTLTLPENABLE[1]) (posedge CRMCORECLK) (-60)(1279))
        (SETUPHOLD(negedge L0TXTLTLPENABLE[1]) (posedge CRMCORECLK) (-60)(1279))
        (SETUPHOLD(posedge L0TXTLTLPEND[0]) (posedge CRMCORECLK) (-58)(1274))
        (SETUPHOLD(negedge L0TXTLTLPEND[0]) (posedge CRMCORECLK) (-58)(1274))
        (SETUPHOLD(posedge L0TXTLTLPEND[1]) (posedge CRMCORECLK) (-162)(1292))
        (SETUPHOLD(negedge L0TXTLTLPEND[1]) (posedge CRMCORECLK) (-162)(1292))
        (SETUPHOLD(posedge L0TXTLTLPLATENCY[0]) (posedge CRMCORECLK) (131)(1228))
        (SETUPHOLD(negedge L0TXTLTLPLATENCY[0]) (posedge CRMCORECLK) (131)(1228))
        (SETUPHOLD(posedge L0TXTLTLPLATENCY[1]) (posedge CRMCORECLK) (185)(1130))
        (SETUPHOLD(negedge L0TXTLTLPLATENCY[1]) (posedge CRMCORECLK) (185)(1130))
        (SETUPHOLD(posedge L0TXTLTLPLATENCY[2]) (posedge CRMCORECLK) (170)(1170))
        (SETUPHOLD(negedge L0TXTLTLPLATENCY[2]) (posedge CRMCORECLK) (170)(1170))
        (SETUPHOLD(posedge L0TXTLTLPLATENCY[3]) (posedge CRMCORECLK) (98)(1217))
        (SETUPHOLD(negedge L0TXTLTLPLATENCY[3]) (posedge CRMCORECLK) (98)(1217))
        (SETUPHOLD(posedge L0TXTLTLPREQ) (posedge CRMCORECLK) (584)(994))
        (SETUPHOLD(negedge L0TXTLTLPREQ) (posedge CRMCORECLK) (584)(994))
        (SETUPHOLD(posedge L0TXTLTLPREQEND) (posedge CRMCORECLK) (669)(1083))
        (SETUPHOLD(negedge L0TXTLTLPREQEND) (posedge CRMCORECLK) (669)(1083))
        (SETUPHOLD(posedge L0TXTLTLPWIDTH) (posedge CRMCORECLK) (704)(1080))
        (SETUPHOLD(negedge L0TXTLTLPWIDTH) (posedge CRMCORECLK) (704)(1080))
        (SETUPHOLD(posedge L0VC0PREVIEWEXPAND) (posedge CRMCORECLK) (2657)(945))
        (SETUPHOLD(negedge L0VC0PREVIEWEXPAND) (posedge CRMCORECLK) (2657)(945))
        (SETUPHOLD(posedge L0WAKEN) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(negedge L0WAKEN) (posedge CRMCORECLK) (0)(0))
        (SETUPHOLD(posedge MAINPOWER) (posedge CRMCORECLK) (2290)(1153))
        (SETUPHOLD(negedge MAINPOWER) (posedge CRMCORECLK) (2290)(1153))
        (SETUPHOLD(posedge MIMDLLBRDATA[0]) (posedge CRMCORECLK) (-117)(1225))
        (SETUPHOLD(negedge MIMDLLBRDATA[0]) (posedge CRMCORECLK) (-117)(1225))
        (SETUPHOLD(posedge MIMDLLBRDATA[1]) (posedge CRMCORECLK) (-143)(1297))
        (SETUPHOLD(negedge MIMDLLBRDATA[1]) (posedge CRMCORECLK) (-143)(1297))
        (SETUPHOLD(posedge MIMDLLBRDATA[10]) (posedge CRMCORECLK) (-140)(1313))
        (SETUPHOLD(negedge MIMDLLBRDATA[10]) (posedge CRMCORECLK) (-140)(1313))
        (SETUPHOLD(posedge MIMDLLBRDATA[11]) (posedge CRMCORECLK) (-144)(1287))
        (SETUPHOLD(negedge MIMDLLBRDATA[11]) (posedge CRMCORECLK) (-144)(1287))
        (SETUPHOLD(posedge MIMDLLBRDATA[12]) (posedge CRMCORECLK) (-106)(1301))
        (SETUPHOLD(negedge MIMDLLBRDATA[12]) (posedge CRMCORECLK) (-106)(1301))
        (SETUPHOLD(posedge MIMDLLBRDATA[13]) (posedge CRMCORECLK) (-95)(1261))
        (SETUPHOLD(negedge MIMDLLBRDATA[13]) (posedge CRMCORECLK) (-95)(1261))
        (SETUPHOLD(posedge MIMDLLBRDATA[14]) (posedge CRMCORECLK) (-154)(1278))
        (SETUPHOLD(negedge MIMDLLBRDATA[14]) (posedge CRMCORECLK) (-154)(1278))
        (SETUPHOLD(posedge MIMDLLBRDATA[15]) (posedge CRMCORECLK) (-166)(1293))
        (SETUPHOLD(negedge MIMDLLBRDATA[15]) (posedge CRMCORECLK) (-166)(1293))
        (SETUPHOLD(posedge MIMDLLBRDATA[16]) (posedge CRMCORECLK) (-110)(1311))
        (SETUPHOLD(negedge MIMDLLBRDATA[16]) (posedge CRMCORECLK) (-110)(1311))
        (SETUPHOLD(posedge MIMDLLBRDATA[17]) (posedge CRMCORECLK) (-59)(1312))
        (SETUPHOLD(negedge MIMDLLBRDATA[17]) (posedge CRMCORECLK) (-59)(1312))
        (SETUPHOLD(posedge MIMDLLBRDATA[18]) (posedge CRMCORECLK) (-62)(1330))
        (SETUPHOLD(negedge MIMDLLBRDATA[18]) (posedge CRMCORECLK) (-62)(1330))
        (SETUPHOLD(posedge MIMDLLBRDATA[19]) (posedge CRMCORECLK) (-121)(1303))
        (SETUPHOLD(negedge MIMDLLBRDATA[19]) (posedge CRMCORECLK) (-121)(1303))
        (SETUPHOLD(posedge MIMDLLBRDATA[2]) (posedge CRMCORECLK) (-195)(1312))
        (SETUPHOLD(negedge MIMDLLBRDATA[2]) (posedge CRMCORECLK) (-195)(1312))
        (SETUPHOLD(posedge MIMDLLBRDATA[20]) (posedge CRMCORECLK) (-90)(1310))
        (SETUPHOLD(negedge MIMDLLBRDATA[20]) (posedge CRMCORECLK) (-90)(1310))
        (SETUPHOLD(posedge MIMDLLBRDATA[21]) (posedge CRMCORECLK) (-6)(1282))
        (SETUPHOLD(negedge MIMDLLBRDATA[21]) (posedge CRMCORECLK) (-6)(1282))
        (SETUPHOLD(posedge MIMDLLBRDATA[22]) (posedge CRMCORECLK) (-103)(1223))
        (SETUPHOLD(negedge MIMDLLBRDATA[22]) (posedge CRMCORECLK) (-103)(1223))
        (SETUPHOLD(posedge MIMDLLBRDATA[23]) (posedge CRMCORECLK) (-84)(1309))
        (SETUPHOLD(negedge MIMDLLBRDATA[23]) (posedge CRMCORECLK) (-84)(1309))
        (SETUPHOLD(posedge MIMDLLBRDATA[24]) (posedge CRMCORECLK) (-33)(1324))
        (SETUPHOLD(negedge MIMDLLBRDATA[24]) (posedge CRMCORECLK) (-33)(1324))
        (SETUPHOLD(posedge MIMDLLBRDATA[25]) (posedge CRMCORECLK) (-100)(1294))
        (SETUPHOLD(negedge MIMDLLBRDATA[25]) (posedge CRMCORECLK) (-100)(1294))
        (SETUPHOLD(posedge MIMDLLBRDATA[26]) (posedge CRMCORECLK) (-99)(1337))
        (SETUPHOLD(negedge MIMDLLBRDATA[26]) (posedge CRMCORECLK) (-99)(1337))
        (SETUPHOLD(posedge MIMDLLBRDATA[27]) (posedge CRMCORECLK) (-106)(1309))
        (SETUPHOLD(negedge MIMDLLBRDATA[27]) (posedge CRMCORECLK) (-106)(1309))
        (SETUPHOLD(posedge MIMDLLBRDATA[28]) (posedge CRMCORECLK) (-53)(1237))
        (SETUPHOLD(negedge MIMDLLBRDATA[28]) (posedge CRMCORECLK) (-53)(1237))
        (SETUPHOLD(posedge MIMDLLBRDATA[29]) (posedge CRMCORECLK) (-25)(1311))
        (SETUPHOLD(negedge MIMDLLBRDATA[29]) (posedge CRMCORECLK) (-25)(1311))
        (SETUPHOLD(posedge MIMDLLBRDATA[3]) (posedge CRMCORECLK) (-171)(1264))
        (SETUPHOLD(negedge MIMDLLBRDATA[3]) (posedge CRMCORECLK) (-171)(1264))
        (SETUPHOLD(posedge MIMDLLBRDATA[30]) (posedge CRMCORECLK) (-45)(1336))
        (SETUPHOLD(negedge MIMDLLBRDATA[30]) (posedge CRMCORECLK) (-45)(1336))
        (SETUPHOLD(posedge MIMDLLBRDATA[31]) (posedge CRMCORECLK) (-79)(1290))
        (SETUPHOLD(negedge MIMDLLBRDATA[31]) (posedge CRMCORECLK) (-79)(1290))
        (SETUPHOLD(posedge MIMDLLBRDATA[32]) (posedge CRMCORECLK) (152)(1228))
        (SETUPHOLD(negedge MIMDLLBRDATA[32]) (posedge CRMCORECLK) (152)(1228))
        (SETUPHOLD(posedge MIMDLLBRDATA[33]) (posedge CRMCORECLK) (25)(1205))
        (SETUPHOLD(negedge MIMDLLBRDATA[33]) (posedge CRMCORECLK) (25)(1205))
        (SETUPHOLD(posedge MIMDLLBRDATA[34]) (posedge CRMCORECLK) (17)(1239))
        (SETUPHOLD(negedge MIMDLLBRDATA[34]) (posedge CRMCORECLK) (17)(1239))
        (SETUPHOLD(posedge MIMDLLBRDATA[35]) (posedge CRMCORECLK) (49)(1188))
        (SETUPHOLD(negedge MIMDLLBRDATA[35]) (posedge CRMCORECLK) (49)(1188))
        (SETUPHOLD(posedge MIMDLLBRDATA[36]) (posedge CRMCORECLK) (-50)(1264))
        (SETUPHOLD(negedge MIMDLLBRDATA[36]) (posedge CRMCORECLK) (-50)(1264))
        (SETUPHOLD(posedge MIMDLLBRDATA[37]) (posedge CRMCORECLK) (20)(1249))
        (SETUPHOLD(negedge MIMDLLBRDATA[37]) (posedge CRMCORECLK) (20)(1249))
        (SETUPHOLD(posedge MIMDLLBRDATA[38]) (posedge CRMCORECLK) (-24)(1276))
        (SETUPHOLD(negedge MIMDLLBRDATA[38]) (posedge CRMCORECLK) (-24)(1276))
        (SETUPHOLD(posedge MIMDLLBRDATA[39]) (posedge CRMCORECLK) (22)(1258))
        (SETUPHOLD(negedge MIMDLLBRDATA[39]) (posedge CRMCORECLK) (22)(1258))
        (SETUPHOLD(posedge MIMDLLBRDATA[4]) (posedge CRMCORECLK) (-102)(1264))
        (SETUPHOLD(negedge MIMDLLBRDATA[4]) (posedge CRMCORECLK) (-102)(1264))
        (SETUPHOLD(posedge MIMDLLBRDATA[40]) (posedge CRMCORECLK) (72)(1242))
        (SETUPHOLD(negedge MIMDLLBRDATA[40]) (posedge CRMCORECLK) (72)(1242))
        (SETUPHOLD(posedge MIMDLLBRDATA[41]) (posedge CRMCORECLK) (51)(1239))
        (SETUPHOLD(negedge MIMDLLBRDATA[41]) (posedge CRMCORECLK) (51)(1239))
        (SETUPHOLD(posedge MIMDLLBRDATA[42]) (posedge CRMCORECLK) (61)(1229))
        (SETUPHOLD(negedge MIMDLLBRDATA[42]) (posedge CRMCORECLK) (61)(1229))
        (SETUPHOLD(posedge MIMDLLBRDATA[43]) (posedge CRMCORECLK) (29)(1244))
        (SETUPHOLD(negedge MIMDLLBRDATA[43]) (posedge CRMCORECLK) (29)(1244))
        (SETUPHOLD(posedge MIMDLLBRDATA[44]) (posedge CRMCORECLK) (69)(1275))
        (SETUPHOLD(negedge MIMDLLBRDATA[44]) (posedge CRMCORECLK) (69)(1275))
        (SETUPHOLD(posedge MIMDLLBRDATA[45]) (posedge CRMCORECLK) (-13)(1305))
        (SETUPHOLD(negedge MIMDLLBRDATA[45]) (posedge CRMCORECLK) (-13)(1305))
        (SETUPHOLD(posedge MIMDLLBRDATA[46]) (posedge CRMCORECLK) (-27)(1264))
        (SETUPHOLD(negedge MIMDLLBRDATA[46]) (posedge CRMCORECLK) (-27)(1264))
        (SETUPHOLD(posedge MIMDLLBRDATA[47]) (posedge CRMCORECLK) (4)(1259))
        (SETUPHOLD(negedge MIMDLLBRDATA[47]) (posedge CRMCORECLK) (4)(1259))
        (SETUPHOLD(posedge MIMDLLBRDATA[48]) (posedge CRMCORECLK) (-41)(1263))
        (SETUPHOLD(negedge MIMDLLBRDATA[48]) (posedge CRMCORECLK) (-41)(1263))
        (SETUPHOLD(posedge MIMDLLBRDATA[49]) (posedge CRMCORECLK) (-54)(1256))
        (SETUPHOLD(negedge MIMDLLBRDATA[49]) (posedge CRMCORECLK) (-54)(1256))
        (SETUPHOLD(posedge MIMDLLBRDATA[5]) (posedge CRMCORECLK) (-162)(1310))
        (SETUPHOLD(negedge MIMDLLBRDATA[5]) (posedge CRMCORECLK) (-162)(1310))
        (SETUPHOLD(posedge MIMDLLBRDATA[50]) (posedge CRMCORECLK) (34)(1207))
        (SETUPHOLD(negedge MIMDLLBRDATA[50]) (posedge CRMCORECLK) (34)(1207))
        (SETUPHOLD(posedge MIMDLLBRDATA[51]) (posedge CRMCORECLK) (-54)(1242))
        (SETUPHOLD(negedge MIMDLLBRDATA[51]) (posedge CRMCORECLK) (-54)(1242))
        (SETUPHOLD(posedge MIMDLLBRDATA[52]) (posedge CRMCORECLK) (-42)(1236))
        (SETUPHOLD(negedge MIMDLLBRDATA[52]) (posedge CRMCORECLK) (-42)(1236))
        (SETUPHOLD(posedge MIMDLLBRDATA[53]) (posedge CRMCORECLK) (48)(1249))
        (SETUPHOLD(negedge MIMDLLBRDATA[53]) (posedge CRMCORECLK) (48)(1249))
        (SETUPHOLD(posedge MIMDLLBRDATA[54]) (posedge CRMCORECLK) (0)(1207))
        (SETUPHOLD(negedge MIMDLLBRDATA[54]) (posedge CRMCORECLK) (0)(1207))
        (SETUPHOLD(posedge MIMDLLBRDATA[55]) (posedge CRMCORECLK) (-93)(1233))
        (SETUPHOLD(negedge MIMDLLBRDATA[55]) (posedge CRMCORECLK) (-93)(1233))
        (SETUPHOLD(posedge MIMDLLBRDATA[56]) (posedge CRMCORECLK) (-60)(1207))
        (SETUPHOLD(negedge MIMDLLBRDATA[56]) (posedge CRMCORECLK) (-60)(1207))
        (SETUPHOLD(posedge MIMDLLBRDATA[57]) (posedge CRMCORECLK) (-79)(1286))
        (SETUPHOLD(negedge MIMDLLBRDATA[57]) (posedge CRMCORECLK) (-79)(1286))
        (SETUPHOLD(posedge MIMDLLBRDATA[58]) (posedge CRMCORECLK) (-76)(1260))
        (SETUPHOLD(negedge MIMDLLBRDATA[58]) (posedge CRMCORECLK) (-76)(1260))
        (SETUPHOLD(posedge MIMDLLBRDATA[59]) (posedge CRMCORECLK) (-126)(1255))
        (SETUPHOLD(negedge MIMDLLBRDATA[59]) (posedge CRMCORECLK) (-126)(1255))
        (SETUPHOLD(posedge MIMDLLBRDATA[6]) (posedge CRMCORECLK) (-158)(1321))
        (SETUPHOLD(negedge MIMDLLBRDATA[6]) (posedge CRMCORECLK) (-158)(1321))
        (SETUPHOLD(posedge MIMDLLBRDATA[60]) (posedge CRMCORECLK) (-103)(1253))
        (SETUPHOLD(negedge MIMDLLBRDATA[60]) (posedge CRMCORECLK) (-103)(1253))
        (SETUPHOLD(posedge MIMDLLBRDATA[61]) (posedge CRMCORECLK) (-116)(1277))
        (SETUPHOLD(negedge MIMDLLBRDATA[61]) (posedge CRMCORECLK) (-116)(1277))
        (SETUPHOLD(posedge MIMDLLBRDATA[62]) (posedge CRMCORECLK) (-158)(1293))
        (SETUPHOLD(negedge MIMDLLBRDATA[62]) (posedge CRMCORECLK) (-158)(1293))
        (SETUPHOLD(posedge MIMDLLBRDATA[63]) (posedge CRMCORECLK) (-114)(1303))
        (SETUPHOLD(negedge MIMDLLBRDATA[63]) (posedge CRMCORECLK) (-114)(1303))
        (SETUPHOLD(posedge MIMDLLBRDATA[7]) (posedge CRMCORECLK) (-130)(1280))
        (SETUPHOLD(negedge MIMDLLBRDATA[7]) (posedge CRMCORECLK) (-130)(1280))
        (SETUPHOLD(posedge MIMDLLBRDATA[8]) (posedge CRMCORECLK) (-99)(1331))
        (SETUPHOLD(negedge MIMDLLBRDATA[8]) (posedge CRMCORECLK) (-99)(1331))
        (SETUPHOLD(posedge MIMDLLBRDATA[9]) (posedge CRMCORECLK) (-143)(1298))
        (SETUPHOLD(negedge MIMDLLBRDATA[9]) (posedge CRMCORECLK) (-143)(1298))
        (SETUPHOLD(posedge MIMTXBRDATA[0]) (posedge CRMCORECLK) (87)(1246))
        (SETUPHOLD(negedge MIMTXBRDATA[0]) (posedge CRMCORECLK) (87)(1246))
        (SETUPHOLD(posedge MIMTXBRDATA[1]) (posedge CRMCORECLK) (130)(1211))
        (SETUPHOLD(negedge MIMTXBRDATA[1]) (posedge CRMCORECLK) (130)(1211))
        (SETUPHOLD(posedge MIMTXBRDATA[10]) (posedge CRMCORECLK) (-60)(1244))
        (SETUPHOLD(negedge MIMTXBRDATA[10]) (posedge CRMCORECLK) (-60)(1244))
        (SETUPHOLD(posedge MIMTXBRDATA[11]) (posedge CRMCORECLK) (-48)(1232))
        (SETUPHOLD(negedge MIMTXBRDATA[11]) (posedge CRMCORECLK) (-48)(1232))
        (SETUPHOLD(posedge MIMTXBRDATA[12]) (posedge CRMCORECLK) (-66)(1228))
        (SETUPHOLD(negedge MIMTXBRDATA[12]) (posedge CRMCORECLK) (-66)(1228))
        (SETUPHOLD(posedge MIMTXBRDATA[13]) (posedge CRMCORECLK) (71)(1249))
        (SETUPHOLD(negedge MIMTXBRDATA[13]) (posedge CRMCORECLK) (71)(1249))
        (SETUPHOLD(posedge MIMTXBRDATA[14]) (posedge CRMCORECLK) (100)(1264))
        (SETUPHOLD(negedge MIMTXBRDATA[14]) (posedge CRMCORECLK) (100)(1264))
        (SETUPHOLD(posedge MIMTXBRDATA[15]) (posedge CRMCORECLK) (45)(1288))
        (SETUPHOLD(negedge MIMTXBRDATA[15]) (posedge CRMCORECLK) (45)(1288))
        (SETUPHOLD(posedge MIMTXBRDATA[16]) (posedge CRMCORECLK) (185)(1171))
        (SETUPHOLD(negedge MIMTXBRDATA[16]) (posedge CRMCORECLK) (185)(1171))
        (SETUPHOLD(posedge MIMTXBRDATA[17]) (posedge CRMCORECLK) (133)(1191))
        (SETUPHOLD(negedge MIMTXBRDATA[17]) (posedge CRMCORECLK) (133)(1191))
        (SETUPHOLD(posedge MIMTXBRDATA[18]) (posedge CRMCORECLK) (106)(1198))
        (SETUPHOLD(negedge MIMTXBRDATA[18]) (posedge CRMCORECLK) (106)(1198))
        (SETUPHOLD(posedge MIMTXBRDATA[19]) (posedge CRMCORECLK) (23)(1199))
        (SETUPHOLD(negedge MIMTXBRDATA[19]) (posedge CRMCORECLK) (23)(1199))
        (SETUPHOLD(posedge MIMTXBRDATA[2]) (posedge CRMCORECLK) (90)(1230))
        (SETUPHOLD(negedge MIMTXBRDATA[2]) (posedge CRMCORECLK) (90)(1230))
        (SETUPHOLD(posedge MIMTXBRDATA[20]) (posedge CRMCORECLK) (49)(1184))
        (SETUPHOLD(negedge MIMTXBRDATA[20]) (posedge CRMCORECLK) (49)(1184))
        (SETUPHOLD(posedge MIMTXBRDATA[21]) (posedge CRMCORECLK) (125)(1190))
        (SETUPHOLD(negedge MIMTXBRDATA[21]) (posedge CRMCORECLK) (125)(1190))
        (SETUPHOLD(posedge MIMTXBRDATA[22]) (posedge CRMCORECLK) (92)(1154))
        (SETUPHOLD(negedge MIMTXBRDATA[22]) (posedge CRMCORECLK) (92)(1154))
        (SETUPHOLD(posedge MIMTXBRDATA[23]) (posedge CRMCORECLK) (86)(1142))
        (SETUPHOLD(negedge MIMTXBRDATA[23]) (posedge CRMCORECLK) (86)(1142))
        (SETUPHOLD(posedge MIMTXBRDATA[24]) (posedge CRMCORECLK) (220)(1183))
        (SETUPHOLD(negedge MIMTXBRDATA[24]) (posedge CRMCORECLK) (220)(1183))
        (SETUPHOLD(posedge MIMTXBRDATA[25]) (posedge CRMCORECLK) (192)(1135))
        (SETUPHOLD(negedge MIMTXBRDATA[25]) (posedge CRMCORECLK) (192)(1135))
        (SETUPHOLD(posedge MIMTXBRDATA[26]) (posedge CRMCORECLK) (170)(1200))
        (SETUPHOLD(negedge MIMTXBRDATA[26]) (posedge CRMCORECLK) (170)(1200))
        (SETUPHOLD(posedge MIMTXBRDATA[27]) (posedge CRMCORECLK) (217)(1209))
        (SETUPHOLD(negedge MIMTXBRDATA[27]) (posedge CRMCORECLK) (217)(1209))
        (SETUPHOLD(posedge MIMTXBRDATA[28]) (posedge CRMCORECLK) (227)(1187))
        (SETUPHOLD(negedge MIMTXBRDATA[28]) (posedge CRMCORECLK) (227)(1187))
        (SETUPHOLD(posedge MIMTXBRDATA[29]) (posedge CRMCORECLK) (126)(1239))
        (SETUPHOLD(negedge MIMTXBRDATA[29]) (posedge CRMCORECLK) (126)(1239))
        (SETUPHOLD(posedge MIMTXBRDATA[3]) (posedge CRMCORECLK) (73)(1230))
        (SETUPHOLD(negedge MIMTXBRDATA[3]) (posedge CRMCORECLK) (73)(1230))
        (SETUPHOLD(posedge MIMTXBRDATA[30]) (posedge CRMCORECLK) (182)(1134))
        (SETUPHOLD(negedge MIMTXBRDATA[30]) (posedge CRMCORECLK) (182)(1134))
        (SETUPHOLD(posedge MIMTXBRDATA[31]) (posedge CRMCORECLK) (223)(1179))
        (SETUPHOLD(negedge MIMTXBRDATA[31]) (posedge CRMCORECLK) (223)(1179))
        (SETUPHOLD(posedge MIMTXBRDATA[32]) (posedge CRMCORECLK) (11)(1222))
        (SETUPHOLD(negedge MIMTXBRDATA[32]) (posedge CRMCORECLK) (11)(1222))
        (SETUPHOLD(posedge MIMTXBRDATA[33]) (posedge CRMCORECLK) (138)(1215))
        (SETUPHOLD(negedge MIMTXBRDATA[33]) (posedge CRMCORECLK) (138)(1215))
        (SETUPHOLD(posedge MIMTXBRDATA[34]) (posedge CRMCORECLK) (62)(1299))
        (SETUPHOLD(negedge MIMTXBRDATA[34]) (posedge CRMCORECLK) (62)(1299))
        (SETUPHOLD(posedge MIMTXBRDATA[35]) (posedge CRMCORECLK) (20)(1234))
        (SETUPHOLD(negedge MIMTXBRDATA[35]) (posedge CRMCORECLK) (20)(1234))
        (SETUPHOLD(posedge MIMTXBRDATA[36]) (posedge CRMCORECLK) (52)(1262))
        (SETUPHOLD(negedge MIMTXBRDATA[36]) (posedge CRMCORECLK) (52)(1262))
        (SETUPHOLD(posedge MIMTXBRDATA[37]) (posedge CRMCORECLK) (82)(1262))
        (SETUPHOLD(negedge MIMTXBRDATA[37]) (posedge CRMCORECLK) (82)(1262))
        (SETUPHOLD(posedge MIMTXBRDATA[38]) (posedge CRMCORECLK) (151)(1234))
        (SETUPHOLD(negedge MIMTXBRDATA[38]) (posedge CRMCORECLK) (151)(1234))
        (SETUPHOLD(posedge MIMTXBRDATA[39]) (posedge CRMCORECLK) (39)(1250))
        (SETUPHOLD(negedge MIMTXBRDATA[39]) (posedge CRMCORECLK) (39)(1250))
        (SETUPHOLD(posedge MIMTXBRDATA[4]) (posedge CRMCORECLK) (113)(1211))
        (SETUPHOLD(negedge MIMTXBRDATA[4]) (posedge CRMCORECLK) (113)(1211))
        (SETUPHOLD(posedge MIMTXBRDATA[40]) (posedge CRMCORECLK) (168)(1253))
        (SETUPHOLD(negedge MIMTXBRDATA[40]) (posedge CRMCORECLK) (168)(1253))
        (SETUPHOLD(posedge MIMTXBRDATA[41]) (posedge CRMCORECLK) (124)(1184))
        (SETUPHOLD(negedge MIMTXBRDATA[41]) (posedge CRMCORECLK) (124)(1184))
        (SETUPHOLD(posedge MIMTXBRDATA[42]) (posedge CRMCORECLK) (59)(1219))
        (SETUPHOLD(negedge MIMTXBRDATA[42]) (posedge CRMCORECLK) (59)(1219))
        (SETUPHOLD(posedge MIMTXBRDATA[43]) (posedge CRMCORECLK) (399)(1183))
        (SETUPHOLD(negedge MIMTXBRDATA[43]) (posedge CRMCORECLK) (399)(1183))
        (SETUPHOLD(posedge MIMTXBRDATA[44]) (posedge CRMCORECLK) (179)(1252))
        (SETUPHOLD(negedge MIMTXBRDATA[44]) (posedge CRMCORECLK) (179)(1252))
        (SETUPHOLD(posedge MIMTXBRDATA[45]) (posedge CRMCORECLK) (159)(1254))
        (SETUPHOLD(negedge MIMTXBRDATA[45]) (posedge CRMCORECLK) (159)(1254))
        (SETUPHOLD(posedge MIMTXBRDATA[46]) (posedge CRMCORECLK) (139)(1267))
        (SETUPHOLD(negedge MIMTXBRDATA[46]) (posedge CRMCORECLK) (139)(1267))
        (SETUPHOLD(posedge MIMTXBRDATA[47]) (posedge CRMCORECLK) (107)(1254))
        (SETUPHOLD(negedge MIMTXBRDATA[47]) (posedge CRMCORECLK) (107)(1254))
        (SETUPHOLD(posedge MIMTXBRDATA[48]) (posedge CRMCORECLK) (27)(1198))
        (SETUPHOLD(negedge MIMTXBRDATA[48]) (posedge CRMCORECLK) (27)(1198))
        (SETUPHOLD(posedge MIMTXBRDATA[49]) (posedge CRMCORECLK) (-16)(1230))
        (SETUPHOLD(negedge MIMTXBRDATA[49]) (posedge CRMCORECLK) (-16)(1230))
        (SETUPHOLD(posedge MIMTXBRDATA[5]) (posedge CRMCORECLK) (68)(1244))
        (SETUPHOLD(negedge MIMTXBRDATA[5]) (posedge CRMCORECLK) (68)(1244))
        (SETUPHOLD(posedge MIMTXBRDATA[50]) (posedge CRMCORECLK) (-16)(1231))
        (SETUPHOLD(negedge MIMTXBRDATA[50]) (posedge CRMCORECLK) (-16)(1231))
        (SETUPHOLD(posedge MIMTXBRDATA[51]) (posedge CRMCORECLK) (0)(1217))
        (SETUPHOLD(negedge MIMTXBRDATA[51]) (posedge CRMCORECLK) (0)(1217))
        (SETUPHOLD(posedge MIMTXBRDATA[52]) (posedge CRMCORECLK) (-47)(1171))
        (SETUPHOLD(negedge MIMTXBRDATA[52]) (posedge CRMCORECLK) (-47)(1171))
        (SETUPHOLD(posedge MIMTXBRDATA[53]) (posedge CRMCORECLK) (-13)(1254))
        (SETUPHOLD(negedge MIMTXBRDATA[53]) (posedge CRMCORECLK) (-13)(1254))
        (SETUPHOLD(posedge MIMTXBRDATA[54]) (posedge CRMCORECLK) (12)(1234))
        (SETUPHOLD(negedge MIMTXBRDATA[54]) (posedge CRMCORECLK) (12)(1234))
        (SETUPHOLD(posedge MIMTXBRDATA[55]) (posedge CRMCORECLK) (27)(1192))
        (SETUPHOLD(negedge MIMTXBRDATA[55]) (posedge CRMCORECLK) (27)(1192))
        (SETUPHOLD(posedge MIMTXBRDATA[56]) (posedge CRMCORECLK) (-27)(1227))
        (SETUPHOLD(negedge MIMTXBRDATA[56]) (posedge CRMCORECLK) (-27)(1227))
        (SETUPHOLD(posedge MIMTXBRDATA[57]) (posedge CRMCORECLK) (139)(1236))
        (SETUPHOLD(negedge MIMTXBRDATA[57]) (posedge CRMCORECLK) (139)(1236))
        (SETUPHOLD(posedge MIMTXBRDATA[58]) (posedge CRMCORECLK) (28)(1279))
        (SETUPHOLD(negedge MIMTXBRDATA[58]) (posedge CRMCORECLK) (28)(1279))
        (SETUPHOLD(posedge MIMTXBRDATA[59]) (posedge CRMCORECLK) (62)(1184))
        (SETUPHOLD(negedge MIMTXBRDATA[59]) (posedge CRMCORECLK) (62)(1184))
        (SETUPHOLD(posedge MIMTXBRDATA[6]) (posedge CRMCORECLK) (41)(1245))
        (SETUPHOLD(negedge MIMTXBRDATA[6]) (posedge CRMCORECLK) (41)(1245))
        (SETUPHOLD(posedge MIMTXBRDATA[60]) (posedge CRMCORECLK) (82)(1164))
        (SETUPHOLD(negedge MIMTXBRDATA[60]) (posedge CRMCORECLK) (82)(1164))
        (SETUPHOLD(posedge MIMTXBRDATA[61]) (posedge CRMCORECLK) (-98)(1266))
        (SETUPHOLD(negedge MIMTXBRDATA[61]) (posedge CRMCORECLK) (-98)(1266))
        (SETUPHOLD(posedge MIMTXBRDATA[62]) (posedge CRMCORECLK) (-17)(1247))
        (SETUPHOLD(negedge MIMTXBRDATA[62]) (posedge CRMCORECLK) (-17)(1247))
        (SETUPHOLD(posedge MIMTXBRDATA[63]) (posedge CRMCORECLK) (-100)(1230))
        (SETUPHOLD(negedge MIMTXBRDATA[63]) (posedge CRMCORECLK) (-100)(1230))
        (SETUPHOLD(posedge MIMTXBRDATA[7]) (posedge CRMCORECLK) (58)(1285))
        (SETUPHOLD(negedge MIMTXBRDATA[7]) (posedge CRMCORECLK) (58)(1285))
        (SETUPHOLD(posedge MIMTXBRDATA[8]) (posedge CRMCORECLK) (-81)(1242))
        (SETUPHOLD(negedge MIMTXBRDATA[8]) (posedge CRMCORECLK) (-81)(1242))
        (SETUPHOLD(posedge MIMTXBRDATA[9]) (posedge CRMCORECLK) (-58)(1239))
        (SETUPHOLD(negedge MIMTXBRDATA[9]) (posedge CRMCORECLK) (-58)(1239))
        (SETUPHOLD(posedge PIPEPHYSTATUSL0) (posedge CRMCORECLK) (162)(1336))
        (SETUPHOLD(negedge PIPEPHYSTATUSL0) (posedge CRMCORECLK) (162)(1336))
        (SETUPHOLD(posedge PIPEPHYSTATUSL1) (posedge CRMCORECLK) (363)(1284))
        (SETUPHOLD(negedge PIPEPHYSTATUSL1) (posedge CRMCORECLK) (363)(1284))
        (SETUPHOLD(posedge PIPEPHYSTATUSL2) (posedge CRMCORECLK) (88)(1369))
        (SETUPHOLD(negedge PIPEPHYSTATUSL2) (posedge CRMCORECLK) (88)(1369))
        (SETUPHOLD(posedge PIPEPHYSTATUSL3) (posedge CRMCORECLK) (-85)(1428))
        (SETUPHOLD(negedge PIPEPHYSTATUSL3) (posedge CRMCORECLK) (-85)(1428))
        (SETUPHOLD(posedge PIPEPHYSTATUSL4) (posedge CRMCORECLK) (290)(1383))
        (SETUPHOLD(negedge PIPEPHYSTATUSL4) (posedge CRMCORECLK) (290)(1383))
        (SETUPHOLD(posedge PIPEPHYSTATUSL5) (posedge CRMCORECLK) (408)(1256))
        (SETUPHOLD(negedge PIPEPHYSTATUSL5) (posedge CRMCORECLK) (408)(1256))
        (SETUPHOLD(posedge PIPEPHYSTATUSL6) (posedge CRMCORECLK) (185)(1438))
        (SETUPHOLD(negedge PIPEPHYSTATUSL6) (posedge CRMCORECLK) (185)(1438))
        (SETUPHOLD(posedge PIPEPHYSTATUSL7) (posedge CRMCORECLK) (89)(1415))
        (SETUPHOLD(negedge PIPEPHYSTATUSL7) (posedge CRMCORECLK) (89)(1415))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL0) (posedge CRMCORECLK) (504)(1035))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL0) (posedge CRMCORECLK) (504)(1035))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL1) (posedge CRMCORECLK) (292)(1138))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL1) (posedge CRMCORECLK) (292)(1138))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL2) (posedge CRMCORECLK) (149)(1148))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL2) (posedge CRMCORECLK) (149)(1148))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL3) (posedge CRMCORECLK) (262)(1062))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL3) (posedge CRMCORECLK) (262)(1062))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL4) (posedge CRMCORECLK) (360)(1140))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL4) (posedge CRMCORECLK) (360)(1140))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL5) (posedge CRMCORECLK) (501)(1077))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL5) (posedge CRMCORECLK) (501)(1077))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL6) (posedge CRMCORECLK) (414)(1104))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL6) (posedge CRMCORECLK) (414)(1104))
        (SETUPHOLD(posedge PIPERXCHANISALIGNEDL7) (posedge CRMCORECLK) (112)(1154))
        (SETUPHOLD(negedge PIPERXCHANISALIGNEDL7) (posedge CRMCORECLK) (112)(1154))
        (SETUPHOLD(posedge PIPERXDATAKL0) (posedge CRMCORECLK) (409)(1156))
        (SETUPHOLD(negedge PIPERXDATAKL0) (posedge CRMCORECLK) (409)(1156))
        (SETUPHOLD(posedge PIPERXDATAKL1) (posedge CRMCORECLK) (244)(1341))
        (SETUPHOLD(negedge PIPERXDATAKL1) (posedge CRMCORECLK) (244)(1341))
        (SETUPHOLD(posedge PIPERXDATAKL2) (posedge CRMCORECLK) (-43)(1365))
        (SETUPHOLD(negedge PIPERXDATAKL2) (posedge CRMCORECLK) (-43)(1365))
        (SETUPHOLD(posedge PIPERXDATAKL3) (posedge CRMCORECLK) (-114)(1461))
        (SETUPHOLD(negedge PIPERXDATAKL3) (posedge CRMCORECLK) (-114)(1461))
        (SETUPHOLD(posedge PIPERXDATAKL4) (posedge CRMCORECLK) (361)(1260))
        (SETUPHOLD(negedge PIPERXDATAKL4) (posedge CRMCORECLK) (361)(1260))
        (SETUPHOLD(posedge PIPERXDATAKL5) (posedge CRMCORECLK) (374)(1236))
        (SETUPHOLD(negedge PIPERXDATAKL5) (posedge CRMCORECLK) (374)(1236))
        (SETUPHOLD(posedge PIPERXDATAKL6) (posedge CRMCORECLK) (-58)(1488))
        (SETUPHOLD(negedge PIPERXDATAKL6) (posedge CRMCORECLK) (-58)(1488))
        (SETUPHOLD(posedge PIPERXDATAKL7) (posedge CRMCORECLK) (-104)(1398))
        (SETUPHOLD(negedge PIPERXDATAKL7) (posedge CRMCORECLK) (-104)(1398))
        (SETUPHOLD(posedge PIPERXDATAL0[0]) (posedge CRMCORECLK) (209)(1152))
        (SETUPHOLD(negedge PIPERXDATAL0[0]) (posedge CRMCORECLK) (209)(1152))
        (SETUPHOLD(posedge PIPERXDATAL0[1]) (posedge CRMCORECLK) (392)(1202))
        (SETUPHOLD(negedge PIPERXDATAL0[1]) (posedge CRMCORECLK) (392)(1202))
        (SETUPHOLD(posedge PIPERXDATAL0[2]) (posedge CRMCORECLK) (374)(1157))
        (SETUPHOLD(negedge PIPERXDATAL0[2]) (posedge CRMCORECLK) (374)(1157))
        (SETUPHOLD(posedge PIPERXDATAL0[3]) (posedge CRMCORECLK) (313)(1256))
        (SETUPHOLD(negedge PIPERXDATAL0[3]) (posedge CRMCORECLK) (313)(1256))
        (SETUPHOLD(posedge PIPERXDATAL0[4]) (posedge CRMCORECLK) (280)(1197))
        (SETUPHOLD(negedge PIPERXDATAL0[4]) (posedge CRMCORECLK) (280)(1197))
        (SETUPHOLD(posedge PIPERXDATAL0[5]) (posedge CRMCORECLK) (536)(985))
        (SETUPHOLD(negedge PIPERXDATAL0[5]) (posedge CRMCORECLK) (536)(985))
        (SETUPHOLD(posedge PIPERXDATAL0[6]) (posedge CRMCORECLK) (320)(1180))
        (SETUPHOLD(negedge PIPERXDATAL0[6]) (posedge CRMCORECLK) (320)(1180))
        (SETUPHOLD(posedge PIPERXDATAL0[7]) (posedge CRMCORECLK) (305)(1177))
        (SETUPHOLD(negedge PIPERXDATAL0[7]) (posedge CRMCORECLK) (305)(1177))
        (SETUPHOLD(posedge PIPERXDATAL1[0]) (posedge CRMCORECLK) (110)(1282))
        (SETUPHOLD(negedge PIPERXDATAL1[0]) (posedge CRMCORECLK) (110)(1282))
        (SETUPHOLD(posedge PIPERXDATAL1[1]) (posedge CRMCORECLK) (137)(1271))
        (SETUPHOLD(negedge PIPERXDATAL1[1]) (posedge CRMCORECLK) (137)(1271))
        (SETUPHOLD(posedge PIPERXDATAL1[2]) (posedge CRMCORECLK) (238)(1257))
        (SETUPHOLD(negedge PIPERXDATAL1[2]) (posedge CRMCORECLK) (238)(1257))
        (SETUPHOLD(posedge PIPERXDATAL1[3]) (posedge CRMCORECLK) (164)(1300))
        (SETUPHOLD(negedge PIPERXDATAL1[3]) (posedge CRMCORECLK) (164)(1300))
        (SETUPHOLD(posedge PIPERXDATAL1[4]) (posedge CRMCORECLK) (203)(1269))
        (SETUPHOLD(negedge PIPERXDATAL1[4]) (posedge CRMCORECLK) (203)(1269))
        (SETUPHOLD(posedge PIPERXDATAL1[5]) (posedge CRMCORECLK) (257)(1303))
        (SETUPHOLD(negedge PIPERXDATAL1[5]) (posedge CRMCORECLK) (257)(1303))
        (SETUPHOLD(posedge PIPERXDATAL1[6]) (posedge CRMCORECLK) (214)(1255))
        (SETUPHOLD(negedge PIPERXDATAL1[6]) (posedge CRMCORECLK) (214)(1255))
        (SETUPHOLD(posedge PIPERXDATAL1[7]) (posedge CRMCORECLK) (186)(1254))
        (SETUPHOLD(negedge PIPERXDATAL1[7]) (posedge CRMCORECLK) (186)(1254))
        (SETUPHOLD(posedge PIPERXDATAL2[0]) (posedge CRMCORECLK) (-12)(1358))
        (SETUPHOLD(negedge PIPERXDATAL2[0]) (posedge CRMCORECLK) (-12)(1358))
        (SETUPHOLD(posedge PIPERXDATAL2[1]) (posedge CRMCORECLK) (46)(1376))
        (SETUPHOLD(negedge PIPERXDATAL2[1]) (posedge CRMCORECLK) (46)(1376))
        (SETUPHOLD(posedge PIPERXDATAL2[2]) (posedge CRMCORECLK) (31)(1267))
        (SETUPHOLD(negedge PIPERXDATAL2[2]) (posedge CRMCORECLK) (31)(1267))
        (SETUPHOLD(posedge PIPERXDATAL2[3]) (posedge CRMCORECLK) (-24)(1401))
        (SETUPHOLD(negedge PIPERXDATAL2[3]) (posedge CRMCORECLK) (-24)(1401))
        (SETUPHOLD(posedge PIPERXDATAL2[4]) (posedge CRMCORECLK) (-61)(1327))
        (SETUPHOLD(negedge PIPERXDATAL2[4]) (posedge CRMCORECLK) (-61)(1327))
        (SETUPHOLD(posedge PIPERXDATAL2[5]) (posedge CRMCORECLK) (-67)(1380))
        (SETUPHOLD(negedge PIPERXDATAL2[5]) (posedge CRMCORECLK) (-67)(1380))
        (SETUPHOLD(posedge PIPERXDATAL2[6]) (posedge CRMCORECLK) (-17)(1403))
        (SETUPHOLD(negedge PIPERXDATAL2[6]) (posedge CRMCORECLK) (-17)(1403))
        (SETUPHOLD(posedge PIPERXDATAL2[7]) (posedge CRMCORECLK) (-51)(1350))
        (SETUPHOLD(negedge PIPERXDATAL2[7]) (posedge CRMCORECLK) (-51)(1350))
        (SETUPHOLD(posedge PIPERXDATAL3[0]) (posedge CRMCORECLK) (-196)(1431))
        (SETUPHOLD(negedge PIPERXDATAL3[0]) (posedge CRMCORECLK) (-196)(1431))
        (SETUPHOLD(posedge PIPERXDATAL3[1]) (posedge CRMCORECLK) (-171)(1447))
        (SETUPHOLD(negedge PIPERXDATAL3[1]) (posedge CRMCORECLK) (-171)(1447))
        (SETUPHOLD(posedge PIPERXDATAL3[2]) (posedge CRMCORECLK) (-170)(1393))
        (SETUPHOLD(negedge PIPERXDATAL3[2]) (posedge CRMCORECLK) (-170)(1393))
        (SETUPHOLD(posedge PIPERXDATAL3[3]) (posedge CRMCORECLK) (-177)(1447))
        (SETUPHOLD(negedge PIPERXDATAL3[3]) (posedge CRMCORECLK) (-177)(1447))
        (SETUPHOLD(posedge PIPERXDATAL3[4]) (posedge CRMCORECLK) (-170)(1440))
        (SETUPHOLD(negedge PIPERXDATAL3[4]) (posedge CRMCORECLK) (-170)(1440))
        (SETUPHOLD(posedge PIPERXDATAL3[5]) (posedge CRMCORECLK) (-171)(1448))
        (SETUPHOLD(negedge PIPERXDATAL3[5]) (posedge CRMCORECLK) (-171)(1448))
        (SETUPHOLD(posedge PIPERXDATAL3[6]) (posedge CRMCORECLK) (-158)(1431))
        (SETUPHOLD(negedge PIPERXDATAL3[6]) (posedge CRMCORECLK) (-158)(1431))
        (SETUPHOLD(posedge PIPERXDATAL3[7]) (posedge CRMCORECLK) (-157)(1426))
        (SETUPHOLD(negedge PIPERXDATAL3[7]) (posedge CRMCORECLK) (-157)(1426))
        (SETUPHOLD(posedge PIPERXDATAL4[0]) (posedge CRMCORECLK) (331)(1174))
        (SETUPHOLD(negedge PIPERXDATAL4[0]) (posedge CRMCORECLK) (331)(1174))
        (SETUPHOLD(posedge PIPERXDATAL4[1]) (posedge CRMCORECLK) (478)(1033))
        (SETUPHOLD(negedge PIPERXDATAL4[1]) (posedge CRMCORECLK) (478)(1033))
        (SETUPHOLD(posedge PIPERXDATAL4[2]) (posedge CRMCORECLK) (348)(1164))
        (SETUPHOLD(negedge PIPERXDATAL4[2]) (posedge CRMCORECLK) (348)(1164))
        (SETUPHOLD(posedge PIPERXDATAL4[3]) (posedge CRMCORECLK) (392)(1176))
        (SETUPHOLD(negedge PIPERXDATAL4[3]) (posedge CRMCORECLK) (392)(1176))
        (SETUPHOLD(posedge PIPERXDATAL4[4]) (posedge CRMCORECLK) (266)(1237))
        (SETUPHOLD(negedge PIPERXDATAL4[4]) (posedge CRMCORECLK) (266)(1237))
        (SETUPHOLD(posedge PIPERXDATAL4[5]) (posedge CRMCORECLK) (346)(1195))
        (SETUPHOLD(negedge PIPERXDATAL4[5]) (posedge CRMCORECLK) (346)(1195))
        (SETUPHOLD(posedge PIPERXDATAL4[6]) (posedge CRMCORECLK) (284)(1143))
        (SETUPHOLD(negedge PIPERXDATAL4[6]) (posedge CRMCORECLK) (284)(1143))
        (SETUPHOLD(posedge PIPERXDATAL4[7]) (posedge CRMCORECLK) (355)(1209))
        (SETUPHOLD(negedge PIPERXDATAL4[7]) (posedge CRMCORECLK) (355)(1209))
        (SETUPHOLD(posedge PIPERXDATAL5[0]) (posedge CRMCORECLK) (311)(1259))
        (SETUPHOLD(negedge PIPERXDATAL5[0]) (posedge CRMCORECLK) (311)(1259))
        (SETUPHOLD(posedge PIPERXDATAL5[1]) (posedge CRMCORECLK) (395)(1046))
        (SETUPHOLD(negedge PIPERXDATAL5[1]) (posedge CRMCORECLK) (395)(1046))
        (SETUPHOLD(posedge PIPERXDATAL5[2]) (posedge CRMCORECLK) (401)(1219))
        (SETUPHOLD(negedge PIPERXDATAL5[2]) (posedge CRMCORECLK) (401)(1219))
        (SETUPHOLD(posedge PIPERXDATAL5[3]) (posedge CRMCORECLK) (329)(1209))
        (SETUPHOLD(negedge PIPERXDATAL5[3]) (posedge CRMCORECLK) (329)(1209))
        (SETUPHOLD(posedge PIPERXDATAL5[4]) (posedge CRMCORECLK) (399)(1260))
        (SETUPHOLD(negedge PIPERXDATAL5[4]) (posedge CRMCORECLK) (399)(1260))
        (SETUPHOLD(posedge PIPERXDATAL5[5]) (posedge CRMCORECLK) (266)(1305))
        (SETUPHOLD(negedge PIPERXDATAL5[5]) (posedge CRMCORECLK) (266)(1305))
        (SETUPHOLD(posedge PIPERXDATAL5[6]) (posedge CRMCORECLK) (360)(1319))
        (SETUPHOLD(negedge PIPERXDATAL5[6]) (posedge CRMCORECLK) (360)(1319))
        (SETUPHOLD(posedge PIPERXDATAL5[7]) (posedge CRMCORECLK) (352)(1227))
        (SETUPHOLD(negedge PIPERXDATAL5[7]) (posedge CRMCORECLK) (352)(1227))
        (SETUPHOLD(posedge PIPERXDATAL6[0]) (posedge CRMCORECLK) (-140)(1447))
        (SETUPHOLD(negedge PIPERXDATAL6[0]) (posedge CRMCORECLK) (-140)(1447))
        (SETUPHOLD(posedge PIPERXDATAL6[1]) (posedge CRMCORECLK) (-47)(1445))
        (SETUPHOLD(negedge PIPERXDATAL6[1]) (posedge CRMCORECLK) (-47)(1445))
        (SETUPHOLD(posedge PIPERXDATAL6[2]) (posedge CRMCORECLK) (-46)(1446))
        (SETUPHOLD(negedge PIPERXDATAL6[2]) (posedge CRMCORECLK) (-46)(1446))
        (SETUPHOLD(posedge PIPERXDATAL6[3]) (posedge CRMCORECLK) (-80)(1427))
        (SETUPHOLD(negedge PIPERXDATAL6[3]) (posedge CRMCORECLK) (-80)(1427))
        (SETUPHOLD(posedge PIPERXDATAL6[4]) (posedge CRMCORECLK) (-95)(1471))
        (SETUPHOLD(negedge PIPERXDATAL6[4]) (posedge CRMCORECLK) (-95)(1471))
        (SETUPHOLD(posedge PIPERXDATAL6[5]) (posedge CRMCORECLK) (-90)(1479))
        (SETUPHOLD(negedge PIPERXDATAL6[5]) (posedge CRMCORECLK) (-90)(1479))
        (SETUPHOLD(posedge PIPERXDATAL6[6]) (posedge CRMCORECLK) (-101)(1480))
        (SETUPHOLD(negedge PIPERXDATAL6[6]) (posedge CRMCORECLK) (-101)(1480))
        (SETUPHOLD(posedge PIPERXDATAL6[7]) (posedge CRMCORECLK) (-112)(1476))
        (SETUPHOLD(negedge PIPERXDATAL6[7]) (posedge CRMCORECLK) (-112)(1476))
        (SETUPHOLD(posedge PIPERXDATAL7[0]) (posedge CRMCORECLK) (-173)(1436))
        (SETUPHOLD(negedge PIPERXDATAL7[0]) (posedge CRMCORECLK) (-173)(1436))
        (SETUPHOLD(posedge PIPERXDATAL7[1]) (posedge CRMCORECLK) (-170)(1438))
        (SETUPHOLD(negedge PIPERXDATAL7[1]) (posedge CRMCORECLK) (-170)(1438))
        (SETUPHOLD(posedge PIPERXDATAL7[2]) (posedge CRMCORECLK) (-164)(1385))
        (SETUPHOLD(negedge PIPERXDATAL7[2]) (posedge CRMCORECLK) (-164)(1385))
        (SETUPHOLD(posedge PIPERXDATAL7[3]) (posedge CRMCORECLK) (-144)(1416))
        (SETUPHOLD(negedge PIPERXDATAL7[3]) (posedge CRMCORECLK) (-144)(1416))
        (SETUPHOLD(posedge PIPERXDATAL7[4]) (posedge CRMCORECLK) (-134)(1415))
        (SETUPHOLD(negedge PIPERXDATAL7[4]) (posedge CRMCORECLK) (-134)(1415))
        (SETUPHOLD(posedge PIPERXDATAL7[5]) (posedge CRMCORECLK) (-107)(1427))
        (SETUPHOLD(negedge PIPERXDATAL7[5]) (posedge CRMCORECLK) (-107)(1427))
        (SETUPHOLD(posedge PIPERXDATAL7[6]) (posedge CRMCORECLK) (-135)(1423))
        (SETUPHOLD(negedge PIPERXDATAL7[6]) (posedge CRMCORECLK) (-135)(1423))
        (SETUPHOLD(posedge PIPERXDATAL7[7]) (posedge CRMCORECLK) (-113)(1413))
        (SETUPHOLD(negedge PIPERXDATAL7[7]) (posedge CRMCORECLK) (-113)(1413))
        (SETUPHOLD(posedge PIPERXELECIDLEL0) (posedge CRMCORECLK) (250)(1274))
        (SETUPHOLD(negedge PIPERXELECIDLEL0) (posedge CRMCORECLK) (250)(1274))
        (SETUPHOLD(posedge PIPERXELECIDLEL1) (posedge CRMCORECLK) (-9)(1343))
        (SETUPHOLD(negedge PIPERXELECIDLEL1) (posedge CRMCORECLK) (-9)(1343))
        (SETUPHOLD(posedge PIPERXELECIDLEL2) (posedge CRMCORECLK) (-121)(1446))
        (SETUPHOLD(negedge PIPERXELECIDLEL2) (posedge CRMCORECLK) (-121)(1446))
        (SETUPHOLD(posedge PIPERXELECIDLEL3) (posedge CRMCORECLK) (-227)(1409))
        (SETUPHOLD(negedge PIPERXELECIDLEL3) (posedge CRMCORECLK) (-227)(1409))
        (SETUPHOLD(posedge PIPERXELECIDLEL4) (posedge CRMCORECLK) (183)(1205))
        (SETUPHOLD(negedge PIPERXELECIDLEL4) (posedge CRMCORECLK) (183)(1205))
        (SETUPHOLD(posedge PIPERXELECIDLEL5) (posedge CRMCORECLK) (192)(1304))
        (SETUPHOLD(negedge PIPERXELECIDLEL5) (posedge CRMCORECLK) (192)(1304))
        (SETUPHOLD(posedge PIPERXELECIDLEL6) (posedge CRMCORECLK) (-203)(1454))
        (SETUPHOLD(negedge PIPERXELECIDLEL6) (posedge CRMCORECLK) (-203)(1454))
        (SETUPHOLD(posedge PIPERXELECIDLEL7) (posedge CRMCORECLK) (-277)(1419))
        (SETUPHOLD(negedge PIPERXELECIDLEL7) (posedge CRMCORECLK) (-277)(1419))
        (SETUPHOLD(posedge PIPERXSTATUSL0[0]) (posedge CRMCORECLK) (36)(1346))
        (SETUPHOLD(negedge PIPERXSTATUSL0[0]) (posedge CRMCORECLK) (36)(1346))
        (SETUPHOLD(posedge PIPERXSTATUSL0[1]) (posedge CRMCORECLK) (37)(1325))
        (SETUPHOLD(negedge PIPERXSTATUSL0[1]) (posedge CRMCORECLK) (37)(1325))
        (SETUPHOLD(posedge PIPERXSTATUSL0[2]) (posedge CRMCORECLK) (452)(1328))
        (SETUPHOLD(negedge PIPERXSTATUSL0[2]) (posedge CRMCORECLK) (452)(1328))
        (SETUPHOLD(posedge PIPERXSTATUSL1[0]) (posedge CRMCORECLK) (260)(1313))
        (SETUPHOLD(negedge PIPERXSTATUSL1[0]) (posedge CRMCORECLK) (260)(1313))
        (SETUPHOLD(posedge PIPERXSTATUSL1[1]) (posedge CRMCORECLK) (253)(1310))
        (SETUPHOLD(negedge PIPERXSTATUSL1[1]) (posedge CRMCORECLK) (253)(1310))
        (SETUPHOLD(posedge PIPERXSTATUSL1[2]) (posedge CRMCORECLK) (276)(1308))
        (SETUPHOLD(negedge PIPERXSTATUSL1[2]) (posedge CRMCORECLK) (276)(1308))
        (SETUPHOLD(posedge PIPERXSTATUSL2[0]) (posedge CRMCORECLK) (12)(1228))
        (SETUPHOLD(negedge PIPERXSTATUSL2[0]) (posedge CRMCORECLK) (12)(1228))
        (SETUPHOLD(posedge PIPERXSTATUSL2[1]) (posedge CRMCORECLK) (8)(1218))
        (SETUPHOLD(negedge PIPERXSTATUSL2[1]) (posedge CRMCORECLK) (8)(1218))
        (SETUPHOLD(posedge PIPERXSTATUSL2[2]) (posedge CRMCORECLK) (68)(1235))
        (SETUPHOLD(negedge PIPERXSTATUSL2[2]) (posedge CRMCORECLK) (68)(1235))
        (SETUPHOLD(posedge PIPERXSTATUSL3[0]) (posedge CRMCORECLK) (-123)(1342))
        (SETUPHOLD(negedge PIPERXSTATUSL3[0]) (posedge CRMCORECLK) (-123)(1342))
        (SETUPHOLD(posedge PIPERXSTATUSL3[1]) (posedge CRMCORECLK) (-121)(1333))
        (SETUPHOLD(negedge PIPERXSTATUSL3[1]) (posedge CRMCORECLK) (-121)(1333))
        (SETUPHOLD(posedge PIPERXSTATUSL3[2]) (posedge CRMCORECLK) (-104)(1349))
        (SETUPHOLD(negedge PIPERXSTATUSL3[2]) (posedge CRMCORECLK) (-104)(1349))
        (SETUPHOLD(posedge PIPERXSTATUSL4[0]) (posedge CRMCORECLK) (427)(1392))
        (SETUPHOLD(negedge PIPERXSTATUSL4[0]) (posedge CRMCORECLK) (427)(1392))
        (SETUPHOLD(posedge PIPERXSTATUSL4[1]) (posedge CRMCORECLK) (432)(1340))
        (SETUPHOLD(negedge PIPERXSTATUSL4[1]) (posedge CRMCORECLK) (432)(1340))
        (SETUPHOLD(posedge PIPERXSTATUSL4[2]) (posedge CRMCORECLK) (403)(1285))
        (SETUPHOLD(negedge PIPERXSTATUSL4[2]) (posedge CRMCORECLK) (403)(1285))
        (SETUPHOLD(posedge PIPERXSTATUSL5[0]) (posedge CRMCORECLK) (312)(1344))
        (SETUPHOLD(negedge PIPERXSTATUSL5[0]) (posedge CRMCORECLK) (312)(1344))
        (SETUPHOLD(posedge PIPERXSTATUSL5[1]) (posedge CRMCORECLK) (318)(1311))
        (SETUPHOLD(negedge PIPERXSTATUSL5[1]) (posedge CRMCORECLK) (318)(1311))
        (SETUPHOLD(posedge PIPERXSTATUSL5[2]) (posedge CRMCORECLK) (371)(1305))
        (SETUPHOLD(negedge PIPERXSTATUSL5[2]) (posedge CRMCORECLK) (371)(1305))
        (SETUPHOLD(posedge PIPERXSTATUSL6[0]) (posedge CRMCORECLK) (137)(1367))
        (SETUPHOLD(negedge PIPERXSTATUSL6[0]) (posedge CRMCORECLK) (137)(1367))
        (SETUPHOLD(posedge PIPERXSTATUSL6[1]) (posedge CRMCORECLK) (120)(1338))
        (SETUPHOLD(negedge PIPERXSTATUSL6[1]) (posedge CRMCORECLK) (120)(1338))
        (SETUPHOLD(posedge PIPERXSTATUSL6[2]) (posedge CRMCORECLK) (134)(1382))
        (SETUPHOLD(negedge PIPERXSTATUSL6[2]) (posedge CRMCORECLK) (134)(1382))
        (SETUPHOLD(posedge PIPERXSTATUSL7[0]) (posedge CRMCORECLK) (17)(1329))
        (SETUPHOLD(negedge PIPERXSTATUSL7[0]) (posedge CRMCORECLK) (17)(1329))
        (SETUPHOLD(posedge PIPERXSTATUSL7[1]) (posedge CRMCORECLK) (12)(1299))
        (SETUPHOLD(negedge PIPERXSTATUSL7[1]) (posedge CRMCORECLK) (12)(1299))
        (SETUPHOLD(posedge PIPERXSTATUSL7[2]) (posedge CRMCORECLK) (-13)(1341))
        (SETUPHOLD(negedge PIPERXSTATUSL7[2]) (posedge CRMCORECLK) (-13)(1341))
        (SETUPHOLD(posedge PIPERXVALIDL0) (posedge CRMCORECLK) (389)(1253))
        (SETUPHOLD(negedge PIPERXVALIDL0) (posedge CRMCORECLK) (389)(1253))
        (SETUPHOLD(posedge PIPERXVALIDL1) (posedge CRMCORECLK) (268)(1276))
        (SETUPHOLD(negedge PIPERXVALIDL1) (posedge CRMCORECLK) (268)(1276))
        (SETUPHOLD(posedge PIPERXVALIDL2) (posedge CRMCORECLK) (-91)(1378))
        (SETUPHOLD(negedge PIPERXVALIDL2) (posedge CRMCORECLK) (-91)(1378))
        (SETUPHOLD(posedge PIPERXVALIDL3) (posedge CRMCORECLK) (-145)(1431))
        (SETUPHOLD(negedge PIPERXVALIDL3) (posedge CRMCORECLK) (-145)(1431))
        (SETUPHOLD(posedge PIPERXVALIDL4) (posedge CRMCORECLK) (275)(1162))
        (SETUPHOLD(negedge PIPERXVALIDL4) (posedge CRMCORECLK) (275)(1162))
        (SETUPHOLD(posedge PIPERXVALIDL5) (posedge CRMCORECLK) (280)(1144))
        (SETUPHOLD(negedge PIPERXVALIDL5) (posedge CRMCORECLK) (280)(1144))
        (SETUPHOLD(posedge PIPERXVALIDL6) (posedge CRMCORECLK) (-129)(1434))
        (SETUPHOLD(negedge PIPERXVALIDL6) (posedge CRMCORECLK) (-129)(1434))
        (SETUPHOLD(posedge PIPERXVALIDL7) (posedge CRMCORECLK) (-138)(1388))
        (SETUPHOLD(negedge PIPERXVALIDL7) (posedge CRMCORECLK) (-138)(1388))
        (PERIOD (posedge CRMCORECLK) (4000))
        (PERIOD (posedge CRMUSERCLK) (8000))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_RXUSRCLK21INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1679 )( 1679 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_RXUSRCLK1INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1679 )( 1679 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_TXUSRCLK21INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1685 )( 1685 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_TXUSRCLK1INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1685 )( 1685 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_RXUSRCLK20INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1679 )( 1679 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_RXUSRCLK0INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1679 )( 1679 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_TXUSRCLK20INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1685 )( 1685 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i_TXUSRCLK0INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1685 )( 1685 ))
        )
      )
  )
  (CELL (CELLTYPE "X_GTP_DUAL")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_0__GTP_i)
      (DELAY
        (ABSOLUTE
          (PORT CLKIN ( 6 ))
          (PORT RXP0 ( 14 ))
          (PORT RXN0 ( 14 ))
          (PORT RXP1 ( 14 ))
          (PORT RXN1 ( 14 ))
          (PORT RXCDRRESET0 ( 1117 ))
          (PORT RXCDRRESET1 ( 1121 ))
          (PORT RXPOLARITY0 ( 926 ))
          (PORT RXPOLARITY1 ( 912 ))
          (PORT TXELECIDLE0 ( 843 ))
          (PORT TXDETECTRX0 ( 825 ))
          (PORT TXELECIDLE1 ( 678 ))
          (PORT TXDETECTRX1 ( 873 ))
          (PORT RXELECIDLERESET0 ( 870 ))
          (PORT RXELECIDLERESET1 ( 872 ))
          (PORT RXENELECIDLERESETB ( 847 ))
          (PORT TXDATA0[7] ( 838 ))
          (PORT TXDATA0[6] ( 863 ))
          (PORT TXDATA0[5] ( 909 ))
          (PORT TXDATA0[4] ( 856 ))
          (PORT TXDATA0[3] ( 659 ))
          (PORT TXDATA0[2] ( 691 ))
          (PORT TXDATA0[1] ( 705 ))
          (PORT TXDATA0[0] ( 681 ))
          (PORT TXCHARISK0[0] ( 665 ))
          (PORT TXCHARDISPMODE0[0] ( 820 ))
          (PORT TXDATA1[7] ( 704 ))
          (PORT TXDATA1[6] ( 686 ))
          (PORT TXDATA1[5] ( 665 ))
          (PORT TXDATA1[4] ( 703 ))
          (PORT TXDATA1[3] ( 649 ))
          (PORT TXDATA1[2] ( 656 ))
          (PORT TXDATA1[1] ( 840 ))
          (PORT TXDATA1[0] ( 822 ))
          (PORT TXCHARISK1[0] ( 867 ))
          (PORT TXCHARDISPMODE1[0] ( 684 ))
          (PORT TXPOWERDOWN0[1] ( 538 ))
          (PORT TXPOWERDOWN0[0] ( 836 ))
          (PORT RXPOWERDOWN0[1] ( 731 ))
          (PORT RXPOWERDOWN0[0] ( 881 ))
          (PORT TXPOWERDOWN1[1] ( 694 ))
          (PORT TXPOWERDOWN1[0] ( 680 ))
          (PORT RXPOWERDOWN1[1] ( 883 ))
          (PORT RXPOWERDOWN1[0] ( 985 ))
          (PORT RXCHBONDI1[2] ( 806 ))
          (PORT RXCHBONDI1[1] ( 896 ))
          (PORT RXCHBONDI1[0] ( 822 ))
          (IOPATH CLKIN REFCLKOUT ( 300 )( 300 ))
          (IOPATH RXUSRCLK20 RXCHANISALIGNED0 ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHARISK0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHBONDO0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHBONDO0[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHBONDO0[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[3] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[4] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[5] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[6] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[7] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXSTATUS0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXSTATUS0[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXSTATUS0[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXVALID0 ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHANISALIGNED1 ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHARISK1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHBONDO1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHBONDO1[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHBONDO1[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[3] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[4] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[5] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[6] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[7] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXSTATUS1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXSTATUS1[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXSTATUS1[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXVALID1 ( 1168 )( 1168 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DADDR[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DEN) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DEN) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[10]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[10]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[11]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[11]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[12]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[12]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[13]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[13]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[14]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[14]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[15]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[15]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[7]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[7]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[8]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[8]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[9]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[9]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DWE) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DWE) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge PRBSCNTRESET0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge PRBSCNTRESET0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI0[2]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI0[2]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCOMMADETUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCOMMADETUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXDEC8B10BUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXDEC8B10BUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENCHANSYNC0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENCHANSYNC0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENMCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENMCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENPCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENPCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXPOLARITY0) (posedge RXUSRCLK20) (-329)(500))
        (SETUPHOLD(negedge RXPOLARITY0) (posedge RXUSRCLK20) (-329)(500))
        (SETUPHOLD(posedge RXSLIDE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXSLIDE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge PRBSCNTRESET1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge PRBSCNTRESET1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI1[2]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI1[2]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCOMMADETUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCOMMADETUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXDEC8B10BUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXDEC8B10BUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENCHANSYNC1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENCHANSYNC1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENMCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENMCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENPCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENPCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXPOLARITY1) (posedge RXUSRCLK21) (-329)(500))
        (SETUPHOLD(negedge RXPOLARITY1) (posedge RXUSRCLK21) (-329)(500))
        (SETUPHOLD(posedge RXSLIDE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXSLIDE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENSAMPLEALIGN0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge RXENSAMPLEALIGN0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCOMSTART0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCOMSTART0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCOMTYPE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCOMTYPE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[10]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[10]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[11]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[11]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[12]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[12]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[13]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[13]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[14]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[14]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[15]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[15]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[2]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[2]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[3]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[3]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[4]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[4]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[5]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[5]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[6]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[6]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[7]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[7]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[8]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[8]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[9]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[9]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDETECTRX0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDETECTRX0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXENC8B10BUSE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXENC8B10BUSE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXINHIBIT0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXINHIBIT0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXPOLARITY0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXPOLARITY0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge RXENSAMPLEALIGN1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge RXENSAMPLEALIGN1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCOMSTART1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCOMSTART1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCOMTYPE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCOMTYPE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[10]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[10]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[11]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[11]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[12]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[12]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[13]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[13]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[14]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[14]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[15]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[15]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[2]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[2]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[3]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[3]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[4]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[4]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[5]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[5]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[6]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[6]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[7]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[7]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[8]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[8]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[9]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[9]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDETECTRX1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDETECTRX1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXENC8B10BUSE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXENC8B10BUSE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXINHIBIT1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXINHIBIT1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXPOLARITY1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXPOLARITY1) (posedge TXUSRCLK21) (-827)(1927))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_pll_adv_i_CLKOUT5)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_pll_adv_i_CLKOUT4)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_pll_adv_i_CLKOUT3)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_pll_adv_i_CLKOUT2)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_pll_adv_i_RSTINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 3207 )( 3207 ))
        )
      )
  )
  (CELL (CELLTYPE "X_PLL_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_pll_adv_i)
      (DELAY
        (ABSOLUTE
          (PORT CLKIN1 ( 1514 ))
          (PORT CLKFBIN ( 1514 ))
          (IOPATH CLKIN1 LOCKED ( 1300 )( 1300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1725 )( 1725 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1749 )( 1749 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1725 )( 1725 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1749 )( 1749 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1751 )( 1751 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1762 )( 1762 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1751 )( 1751 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2362 )( 2362 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2348 )( 2348 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_tx_generate_tdp2_0__ram_tdp2_inst)
      (DELAY
        (ABSOLUTE
          (PORT DIA[31] ( 2347 ))
          (PORT DIA[30] ( 2411 ))
          (PORT DIA[29] ( 2295 ))
          (PORT DIA[28] ( 2345 ))
          (PORT DIA[27] ( 2347 ))
          (PORT DIA[26] ( 2240 ))
          (PORT DIA[25] ( 2195 ))
          (PORT DIA[24] ( 2245 ))
          (PORT DIA[23] ( 2471 ))
          (PORT DIA[22] ( 1824 ))
          (PORT DIA[21] ( 2141 ))
          (PORT DIA[20] ( 2287 ))
          (PORT DIA[19] ( 2346 ))
          (PORT DIA[18] ( 2240 ))
          (PORT DIA[17] ( 2336 ))
          (PORT DIA[16] ( 2118 ))
          (PORT DIA[15] ( 2064 ))
          (PORT DIA[14] ( 2263 ))
          (PORT DIA[13] ( 1746 ))
          (PORT DIA[12] ( 1798 ))
          (PORT DIA[11] ( 1906 ))
          (PORT DIA[10] ( 1606 ))
          (PORT DIA[9] ( 2194 ))
          (PORT DIA[8] ( 2188 ))
          (PORT DIA[7] ( 2371 ))
          (PORT DIA[6] ( 2375 ))
          (PORT DIA[5] ( 2154 ))
          (PORT DIA[4] ( 2347 ))
          (PORT DIA[3] ( 2106 ))
          (PORT DIA[2] ( 2368 ))
          (PORT DIA[1] ( 2181 ))
          (PORT DIA[0] ( 2300 ))
          (PORT ADDRAL[14] ( 2115 ))
          (PORT ADDRAL[13] ( 2204 ))
          (PORT ADDRAL[12] ( 2571 ))
          (PORT ADDRAL[11] ( 2113 ))
          (PORT ADDRAL[10] ( 1789 ))
          (PORT ADDRAL[9] ( 2191 ))
          (PORT ADDRAL[8] ( 2247 ))
          (PORT ADDRAL[7] ( 2267 ))
          (PORT ADDRAL[6] ( 2337 ))
          (PORT ADDRAL[5] ( 2358 ))
          (PORT ADDRBL[14] ( 2185 ))
          (PORT ADDRBL[13] ( 2136 ))
          (PORT ADDRBL[12] ( 1791 ))
          (PORT ADDRBL[11] ( 1692 ))
          (PORT ADDRBL[10] ( 2143 ))
          (PORT ADDRBL[9] ( 2379 ))
          (PORT ADDRBL[8] ( 1991 ))
          (PORT ADDRBL[7] ( 1702 ))
          (PORT ADDRBL[6] ( 2091 ))
          (PORT ADDRBL[5] ( 1933 ))
          (PORT WEAL[3] ( 2218 ))
          (PORT WEAL[2] ( 2218 ))
          (PORT WEAL[1] ( 2176 ))
          (PORT WEAL[0] ( 2176 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1747 )( 1747 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1725 )( 1725 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1747 )( 1747 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1725 )( 1725 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1760 )( 1760 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1750 )( 1750 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1760 )( 1760 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1885 )( 1885 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1715 )( 1715 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_tl_rx_generate_tdp2_0__ram_tdp2_inst)
      (DELAY
        (ABSOLUTE
          (PORT DIA[31] ( 2144 ))
          (PORT DIA[30] ( 2135 ))
          (PORT DIA[29] ( 1587 ))
          (PORT DIA[28] ( 2220 ))
          (PORT DIA[27] ( 2108 ))
          (PORT DIA[26] ( 2315 ))
          (PORT DIA[25] ( 2156 ))
          (PORT DIA[24] ( 2367 ))
          (PORT DIA[23] ( 2227 ))
          (PORT DIA[22] ( 2348 ))
          (PORT DIA[21] ( 2027 ))
          (PORT DIA[20] ( 2168 ))
          (PORT DIA[19] ( 2101 ))
          (PORT DIA[18] ( 2352 ))
          (PORT DIA[17] ( 2143 ))
          (PORT DIA[16] ( 2269 ))
          (PORT DIA[15] ( 2119 ))
          (PORT DIA[14] ( 1799 ))
          (PORT DIA[13] ( 1646 ))
          (PORT DIA[12] ( 2182 ))
          (PORT DIA[11] ( 1974 ))
          (PORT DIA[10] ( 2140 ))
          (PORT DIA[9] ( 2197 ))
          (PORT DIA[8] ( 2143 ))
          (PORT DIA[7] ( 2133 ))
          (PORT DIA[6] ( 2326 ))
          (PORT DIA[5] ( 1538 ))
          (PORT DIA[4] ( 1982 ))
          (PORT DIA[3] ( 2151 ))
          (PORT DIA[2] ( 2171 ))
          (PORT DIA[1] ( 1878 ))
          (PORT DIA[0] ( 2292 ))
          (PORT ADDRAL[14] ( 2048 ))
          (PORT ADDRAL[13] ( 2159 ))
          (PORT ADDRAL[12] ( 1996 ))
          (PORT ADDRAL[11] ( 1947 ))
          (PORT ADDRAL[10] ( 2215 ))
          (PORT ADDRAL[9] ( 1541 ))
          (PORT ADDRAL[8] ( 1999 ))
          (PORT ADDRAL[7] ( 2161 ))
          (PORT ADDRAL[6] ( 2183 ))
          (PORT ADDRAL[5] ( 2032 ))
          (PORT ADDRBL[14] ( 2136 ))
          (PORT ADDRBL[13] ( 1621 ))
          (PORT ADDRBL[12] ( 2006 ))
          (PORT ADDRBL[11] ( 2409 ))
          (PORT ADDRBL[10] ( 2446 ))
          (PORT ADDRBL[9] ( 2185 ))
          (PORT ADDRBL[8] ( 2250 ))
          (PORT ADDRBL[7] ( 1758 ))
          (PORT ADDRBL[6] ( 1786 ))
          (PORT ADDRBL[5] ( 1947 ))
          (PORT WEAL[3] ( 1612 ))
          (PORT WEAL[2] ( 1612 ))
          (PORT WEAL[1] ( 1640 ))
          (PORT WEAL[0] ( 1640 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_RXUSRCLK21INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1746 )( 1746 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_RXUSRCLK1INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1746 )( 1746 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_TXUSRCLK21INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1752 )( 1752 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_TXUSRCLK1INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1752 )( 1752 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_RXUSRCLK20INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1746 )( 1746 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_RXUSRCLK0INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1746 )( 1746 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_TXUSRCLK20INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1752 )( 1752 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i_TXUSRCLK0INV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1752 )( 1752 ))
        )
      )
  )
  (CELL (CELLTYPE "X_GTP_DUAL")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_GTPD_2__GTP_i)
      (DELAY
        (ABSOLUTE
          (PORT CLKIN ( 6 ))
          (PORT RXP0 ( 14 ))
          (PORT RXN0 ( 14 ))
          (PORT RXP1 ( 14 ))
          (PORT RXN1 ( 14 ))
          (PORT RXCDRRESET0 ( 1104 ))
          (PORT RXCDRRESET1 ( 1121 ))
          (PORT RXPOLARITY0 ( 686 ))
          (PORT RXPOLARITY1 ( 857 ))
          (PORT TXELECIDLE0 ( 702 ))
          (PORT TXDETECTRX0 ( 691 ))
          (PORT TXELECIDLE1 ( 681 ))
          (PORT TXDETECTRX1 ( 873 ))
          (PORT RXELECIDLERESET0 ( 892 ))
          (PORT RXELECIDLERESET1 ( 698 ))
          (PORT RXENELECIDLERESETB ( 1003 ))
          (PORT TXDATA0[7] ( 852 ))
          (PORT TXDATA0[6] ( 833 ))
          (PORT TXDATA0[5] ( 842 ))
          (PORT TXDATA0[4] ( 664 ))
          (PORT TXDATA0[3] ( 820 ))
          (PORT TXDATA0[2] ( 751 ))
          (PORT TXDATA0[1] ( 665 ))
          (PORT TXDATA0[0] ( 857 ))
          (PORT TXCHARISK0[0] ( 686 ))
          (PORT TXCHARDISPMODE0[0] ( 827 ))
          (PORT TXDATA1[7] ( 861 ))
          (PORT TXDATA1[6] ( 857 ))
          (PORT TXDATA1[5] ( 700 ))
          (PORT TXDATA1[4] ( 824 ))
          (PORT TXDATA1[3] ( 531 ))
          (PORT TXDATA1[2] ( 706 ))
          (PORT TXDATA1[1] ( 701 ))
          (PORT TXDATA1[0] ( 854 ))
          (PORT TXCHARISK1[0] ( 844 ))
          (PORT TXCHARDISPMODE1[0] ( 828 ))
          (PORT TXPOWERDOWN0[1] ( 714 ))
          (PORT TXPOWERDOWN0[0] ( 989 ))
          (PORT RXPOWERDOWN0[1] ( 883 ))
          (PORT RXPOWERDOWN0[0] ( 705 ))
          (PORT TXPOWERDOWN1[1] ( 696 ))
          (PORT TXPOWERDOWN1[0] ( 680 ))
          (PORT RXPOWERDOWN1[1] ( 883 ))
          (PORT RXPOWERDOWN1[0] ( 985 ))
          (PORT RXCHBONDI0[2] ( 1246 ))
          (PORT RXCHBONDI0[1] ( 1339 ))
          (PORT RXCHBONDI0[0] ( 1097 ))
          (PORT RXCHBONDI1[2] ( 806 ))
          (PORT RXCHBONDI1[1] ( 896 ))
          (PORT RXCHBONDI1[0] ( 822 ))
          (IOPATH RXUSRCLK20 RXCHANISALIGNED0 ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHARISK0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHBONDO0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHBONDO0[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXCHBONDO0[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[3] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[4] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[5] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[6] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXDATA0[7] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXSTATUS0[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXSTATUS0[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXSTATUS0[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK20 RXVALID0 ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHANISALIGNED1 ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXCHARISK1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[3] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[4] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[5] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[6] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXDATA1[7] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXSTATUS1[0] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXSTATUS1[1] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXSTATUS1[2] ( 1168 )( 1168 ))
          (IOPATH RXUSRCLK21 RXVALID1 ( 1168 )( 1168 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DADDR[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DADDR[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DADDR[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DEN) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DEN) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[0]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[1]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[10]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[10]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[11]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[11]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[12]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[12]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[13]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[13]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[14]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[14]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[15]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[15]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[2]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[3]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[4]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[5]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[6]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[7]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[7]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[8]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[8]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DI[9]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DI[9]) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge DWE) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(negedge DWE) (posedge DCLK) (-827)(1927))
        (SETUPHOLD(posedge PRBSCNTRESET0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge PRBSCNTRESET0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI0[2]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI0[2]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXCOMMADETUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXCOMMADETUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXDEC8B10BUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXDEC8B10BUSE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENCHANSYNC0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENCHANSYNC0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENMCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENMCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENPCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENPCOMMAALIGN0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST0[0]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST0[1]) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge RXPOLARITY0) (posedge RXUSRCLK20) (-329)(500))
        (SETUPHOLD(negedge RXPOLARITY0) (posedge RXUSRCLK20) (-329)(500))
        (SETUPHOLD(posedge RXSLIDE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(negedge RXSLIDE0) (posedge RXUSRCLK20) (-329)(1231))
        (SETUPHOLD(posedge PRBSCNTRESET1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge PRBSCNTRESET1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCHBONDI1[2]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCHBONDI1[2]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXCOMMADETUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXCOMMADETUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXDEC8B10BUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXDEC8B10BUSE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENCHANSYNC1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENCHANSYNC1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENMCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENMCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENPCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENPCOMMAALIGN1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST1[0]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENPRBSTST1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXENPRBSTST1[1]) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXPOLARITY1) (posedge RXUSRCLK21) (-329)(500))
        (SETUPHOLD(negedge RXPOLARITY1) (posedge RXUSRCLK21) (-329)(500))
        (SETUPHOLD(posedge RXSLIDE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(negedge RXSLIDE1) (posedge RXUSRCLK21) (-329)(1231))
        (SETUPHOLD(posedge RXENSAMPLEALIGN0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge RXENSAMPLEALIGN0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCOMSTART0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCOMSTART0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXCOMTYPE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXCOMTYPE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[10]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[10]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[11]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[11]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[12]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[12]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[13]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[13]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[14]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[14]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[15]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[15]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[2]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[2]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[3]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[3]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[4]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[4]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[5]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[5]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[6]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[6]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[7]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[7]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[8]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[8]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDATA0[9]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDATA0[9]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXDETECTRX0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXDETECTRX0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXENC8B10BUSE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXENC8B10BUSE0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST0[0]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST0[1]) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXINHIBIT0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXINHIBIT0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge TXPOLARITY0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(negedge TXPOLARITY0) (posedge TXUSRCLK20) (-827)(1927))
        (SETUPHOLD(posedge RXENSAMPLEALIGN1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge RXENSAMPLEALIGN1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXBYPASS8B10B1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXBYPASS8B10B1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPMODE1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPMODE1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARDISPVAL1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARDISPVAL1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCHARISK1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCHARISK1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCOMSTART1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCOMSTART1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXCOMTYPE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXCOMTYPE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[10]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[10]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[11]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[11]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[12]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[12]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[13]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[13]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[14]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[14]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[15]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[15]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[2]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[2]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[3]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[3]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[4]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[4]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[5]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[5]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[6]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[6]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[7]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[7]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[8]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[8]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDATA1[9]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDATA1[9]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXDETECTRX1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXDETECTRX1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXENC8B10BUSE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXENC8B10BUSE1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST1[0]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXENPRBSTST1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXENPRBSTST1[1]) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXINHIBIT1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXINHIBIT1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(posedge TXPOLARITY1) (posedge TXUSRCLK21) (-827)(1927))
        (SETUPHOLD(negedge TXPOLARITY1) (posedge TXUSRCLK21) (-827)(1927))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_retry_generate_sdp_ram_sdp_inst_RDRCLKLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1681 )( 1681 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_retry_generate_sdp_ram_sdp_inst_WRCLKLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1694 )( 1694 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_retry_generate_sdp_ram_sdp_inst_RDCLKLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1694 )( 1694 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_retry_generate_sdp_ram_sdp_inst_WRENLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2192 )( 2192 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_retry_generate_sdp_ram_sdp_inst_RDENLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2286 )( 2286 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36SDP_EXP")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_mim_wrapper_i_bram_retry_generate_sdp_ram_sdp_inst)
      (DELAY
        (ABSOLUTE
          (PORT DI[63] ( 2129 ))
          (PORT DI[62] ( 1420 ))
          (PORT DI[61] ( 1575 ))
          (PORT DI[60] ( 2177 ))
          (PORT DI[59] ( 2160 ))
          (PORT DI[58] ( 2076 ))
          (PORT DI[57] ( 2309 ))
          (PORT DI[56] ( 2281 ))
          (PORT DI[55] ( 1984 ))
          (PORT DI[54] ( 2184 ))
          (PORT DI[53] ( 2144 ))
          (PORT DI[52] ( 2110 ))
          (PORT DI[51] ( 2239 ))
          (PORT DI[50] ( 2230 ))
          (PORT DI[49] ( 2194 ))
          (PORT DI[48] ( 2154 ))
          (PORT DI[47] ( 1884 ))
          (PORT DI[46] ( 2083 ))
          (PORT DI[45] ( 2197 ))
          (PORT DI[44] ( 2295 ))
          (PORT DI[43] ( 2110 ))
          (PORT DI[42] ( 1966 ))
          (PORT DI[41] ( 2316 ))
          (PORT DI[40] ( 2075 ))
          (PORT DI[39] ( 2116 ))
          (PORT DI[38] ( 2451 ))
          (PORT DI[37] ( 1983 ))
          (PORT DI[36] ( 2247 ))
          (PORT DI[35] ( 2354 ))
          (PORT DI[34] ( 2285 ))
          (PORT DI[33] ( 2147 ))
          (PORT DI[32] ( 2066 ))
          (PORT DI[31] ( 2127 ))
          (PORT DI[30] ( 2308 ))
          (PORT DI[29] ( 1973 ))
          (PORT DI[28] ( 2242 ))
          (PORT DI[27] ( 2103 ))
          (PORT DI[26] ( 2377 ))
          (PORT DI[25] ( 1996 ))
          (PORT DI[24] ( 1883 ))
          (PORT DI[23] ( 2344 ))
          (PORT DI[22] ( 2138 ))
          (PORT DI[21] ( 1952 ))
          (PORT DI[20] ( 2104 ))
          (PORT DI[19] ( 1994 ))
          (PORT DI[18] ( 2023 ))
          (PORT DI[17] ( 2177 ))
          (PORT DI[16] ( 1913 ))
          (PORT DI[15] ( 1543 ))
          (PORT DI[14] ( 2015 ))
          (PORT DI[13] ( 2136 ))
          (PORT DI[12] ( 2092 ))
          (PORT DI[11] ( 2141 ))
          (PORT DI[10] ( 1945 ))
          (PORT DI[9] ( 1534 ))
          (PORT DI[8] ( 2139 ))
          (PORT DI[7] ( 1533 ))
          (PORT DI[6] ( 1786 ))
          (PORT DI[5] ( 2214 ))
          (PORT DI[4] ( 2136 ))
          (PORT DI[3] ( 1760 ))
          (PORT DI[2] ( 1965 ))
          (PORT DI[1] ( 2147 ))
          (PORT DI[0] ( 2043 ))
          (PORT RDADDRL[14] ( 2280 ))
          (PORT RDADDRL[13] ( 2239 ))
          (PORT RDADDRL[12] ( 1556 ))
          (PORT RDADDRL[11] ( 2097 ))
          (PORT RDADDRL[10] ( 1419 ))
          (PORT RDADDRL[9] ( 2062 ))
          (PORT RDADDRL[8] ( 1418 ))
          (PORT RDADDRL[7] ( 2129 ))
          (PORT RDADDRL[6] ( 1563 ))
          (PORT WRADDRL[14] ( 2242 ))
          (PORT WRADDRL[13] ( 1765 ))
          (PORT WRADDRL[12] ( 1542 ))
          (PORT WRADDRL[11] ( 2353 ))
          (PORT WRADDRL[10] ( 2079 ))
          (PORT WRADDRL[9] ( 2140 ))
          (PORT WRADDRL[8] ( 2157 ))
          (PORT WRADDRL[7] ( 2146 ))
          (PORT WRADDRL[6] ( 2072 ))
          (PORT WEL[7] ( 2466 ))
          (PORT WEL[6] ( 2466 ))
          (PORT WEL[5] ( 2466 ))
          (PORT WEL[4] ( 2466 ))
          (PORT WEL[3] ( 2310 ))
          (PORT WEL[2] ( 2310 ))
          (PORT WEL[1] ( 2310 ))
          (PORT WEL[0] ( 2310 ))
          (IOPATH RDRCLKL DO[0] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[10] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[12] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[14] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[16] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[18] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[2] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[20] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[22] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[24] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[26] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[28] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[30] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[32] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[34] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[36] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[38] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[4] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[40] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[42] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[44] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[46] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[48] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[50] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[52] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[54] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[56] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[58] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[6] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[60] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[62] ( 818 )( 818 ))
          (IOPATH RDRCLKL DO[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DI[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[10]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[10]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[12]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[12]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[14]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[14]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[16]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[16]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[18]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[18]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[20]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[20]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[22]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[22]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[24]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[24]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[26]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[26]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[28]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[28]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[30]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[30]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[32]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[32]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[34]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[34]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[36]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[36]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[38]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[38]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[40]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[40]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[42]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[42]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[44]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[44]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[46]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[46]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[48]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[48]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[50]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[50]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[52]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[52]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[54]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[54]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[56]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[56]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[58]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[58]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[60]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[60]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[62]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[62]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[8]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[8]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge WEL[0]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[0]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[1]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[1]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[2]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[2]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[3]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[3]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[4]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[4]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[5]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[5]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[6]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[6]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[7]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[7]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WRADDRL[10]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[10]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[11]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[11]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[12]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[12]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[13]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[13]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[14]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[14]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[15]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[15]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[6]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[6]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[7]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[7]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[8]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[8]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[9]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[9]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRENL) (posedge WRCLKL) (414)(150))
        (SETUPHOLD(negedge WRENL) (posedge WRCLKL) (414)(150))
        (SETUPHOLD(posedge DI[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[11]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[11]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[13]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[13]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[15]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[15]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[17]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[17]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[19]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[19]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[21]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[21]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[23]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[23]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[25]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[25]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[27]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[27]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[29]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[29]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[31]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[31]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[33]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[33]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[35]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[35]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[37]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[37]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[39]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[39]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[41]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[41]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[43]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[43]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[45]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[45]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[47]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[47]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[49]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[49]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[51]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[51]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[53]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[53]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[55]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[55]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[57]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[57]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[59]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[59]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[61]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[61]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[63]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[63]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[9]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[9]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge RDADDRL[10]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[10]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[11]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[11]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[12]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[12]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[13]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[13]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[14]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[14]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[15]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[15]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[6]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[6]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[7]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[7]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[8]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[8]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[9]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[9]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDENL) (posedge RDCLKL) (414)(150))
        (SETUPHOLD(negedge RDENL) (posedge RDCLKL) (414)(150))
        (SETUPHOLD(posedge SSRL) (posedge RDCLKL) (260)(272))
        (SETUPHOLD(negedge SSRL) (posedge RDCLKL) (260)(272))
        (SETUPHOLD(posedge REGCEL) (posedge RDRCLKL) (175)(270))
        (SETUPHOLD(negedge REGCEL) (posedge RDRCLKL) (175)(270))
        (PERIOD (posedge RDCLKL) (2222))
        (PERIOD (posedge RDRCLKL) (2222))
        (PERIOD (posedge WRCLKL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_REGCLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1830 )( 1830 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_REGCLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1842 )( 1842 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_REGCLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1830 )( 1830 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_REGCLKAUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1842 )( 1842 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_CLKBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1851 )( 1851 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_CLKBUINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1858 )( 1858 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_CLKALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1851 )( 1851 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_ENBLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 917 )( 917 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom_ENALINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1413 )( 1413 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_EP_MEM_ep_mem_erom)
      (DELAY
        (ABSOLUTE
          (PORT DIB[31] ( 1390 ))
          (PORT DIB[30] ( 1498 ))
          (PORT DIB[29] ( 1829 ))
          (PORT DIB[28] ( 1191 ))
          (PORT DIB[27] ( 1435 ))
          (PORT DIB[26] ( 1163 ))
          (PORT DIB[25] ( 1168 ))
          (PORT DIB[24] ( 1259 ))
          (PORT DIB[23] ( 1118 ))
          (PORT DIB[22] ( 1223 ))
          (PORT DIB[21] ( 1000 ))
          (PORT DIB[20] ( 1223 ))
          (PORT DIB[19] ( 1473 ))
          (PORT DIB[18] ( 932 ))
          (PORT DIB[17] ( 1220 ))
          (PORT DIB[16] ( 1275 ))
          (PORT DIB[15] ( 1313 ))
          (PORT DIB[14] ( 1166 ))
          (PORT DIB[13] ( 1384 ))
          (PORT DIB[12] ( 1658 ))
          (PORT DIB[11] ( 1202 ))
          (PORT DIB[10] ( 744 ))
          (PORT DIB[9] ( 1160 ))
          (PORT DIB[8] ( 947 ))
          (PORT DIB[7] ( 1336 ))
          (PORT DIB[6] ( 1114 ))
          (PORT DIB[5] ( 891 ))
          (PORT DIB[4] ( 839 ))
          (PORT DIB[3] ( 1356 ))
          (PORT DIB[2] ( 975 ))
          (PORT DIB[1] ( 1219 ))
          (PORT DIB[0] ( 1635 ))
          (PORT ADDRAL[14] ( 1887 ))
          (PORT ADDRAL[13] ( 1220 ))
          (PORT ADDRAL[12] ( 1810 ))
          (PORT ADDRAL[11] ( 1163 ))
          (PORT ADDRAL[10] ( 1370 ))
          (PORT ADDRAL[9] ( 1102 ))
          (PORT ADDRAL[8] ( 1134 ))
          (PORT ADDRAL[7] ( 1362 ))
          (PORT ADDRAL[6] ( 1256 ))
          (PORT ADDRBL[14] ( 1287 ))
          (PORT ADDRBL[13] ( 1522 ))
          (PORT ADDRBL[12] ( 1544 ))
          (PORT ADDRBL[11] ( 1866 ))
          (PORT ADDRBL[10] ( 1196 ))
          (PORT ADDRBL[9] ( 1259 ))
          (PORT ADDRBL[8] ( 1529 ))
          (PORT ADDRBL[7] ( 1452 ))
          (PORT ADDRBL[6] ( 1463 ))
          (PORT WEBL[3] ( 1198 ))
          (PORT WEBL[2] ( 1198 ))
          (PORT WEBL[1] ( 1198 ))
          (PORT WEBL[0] ( 1198 ))
          (IOPATH REGCLKAL DOA[0] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[10] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[12] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[14] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[16] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[18] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[2] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[20] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[22] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[24] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[26] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[28] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[30] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[4] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[6] ( 818 )( 818 ))
          (IOPATH REGCLKAL DOA[8] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[0] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[10] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[12] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[14] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[16] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[18] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[2] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[20] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[22] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[24] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[26] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[28] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[30] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[4] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[6] ( 818 )( 818 ))
          (IOPATH REGCLKBL DOB[8] ( 818 )( 818 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (347)(294))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (414)(150))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (175)(270))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (260)(272))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (624)(176))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKAL) (342)(286))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (347)(294))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (414)(150))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (175)(270))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (260)(272))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (624)(176))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKBL) (342)(286))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKBL) (342)(286))
        (PERIOD (posedge CLKAL) (2222))
        (PERIOD (posedge CLKBL) (2222))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rx_fifo_RDRCLKLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1896 )( 1896 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rx_fifo_WRCLKLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1910 )( 1910 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rx_fifo_RDCLKLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1910 )( 1910 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rx_fifo_WRENLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1470 )( 1470 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rx_fifo_RDENLINV)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 833 )( 833 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36SDP_EXP")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rx_fifo)
      (DELAY
        (ABSOLUTE
          (PORT DI[63] ( 1385 ))
          (PORT DI[62] ( 592 ))
          (PORT DI[61] ( 575 ))
          (PORT DI[60] ( 781 ))
          (PORT DI[59] ( 563 ))
          (PORT DI[58] ( 412 ))
          (PORT DI[57] ( 718 ))
          (PORT DI[56] ( 412 ))
          (PORT DI[55] ( 1575 ))
          (PORT DI[54] ( 1905 ))
          (PORT DI[53] ( 1813 ))
          (PORT DI[52] ( 1841 ))
          (PORT DI[51] ( 3056 ))
          (PORT DI[50] ( 3100 ))
          (PORT DI[49] ( 2344 ))
          (PORT DI[48] ( 2911 ))
          (PORT DI[47] ( 1612 ))
          (PORT DI[46] ( 1524 ))
          (PORT DI[45] ( 1619 ))
          (PORT DI[44] ( 997 ))
          (PORT DI[43] ( 2840 ))
          (PORT DI[42] ( 1798 ))
          (PORT DI[41] ( 1205 ))
          (PORT DI[40] ( 1001 ))
          (PORT DI[39] ( 1122 ))
          (PORT DI[38] ( 991 ))
          (PORT DI[37] ( 978 ))
          (PORT DI[36] ( 1155 ))
          (PORT DI[35] ( 861 ))
          (PORT DI[34] ( 777 ))
          (PORT DI[33] ( 572 ))
          (PORT DI[32] ( 1238 ))
          (PORT DI[31] ( 1531 ))
          (PORT DI[30] ( 1772 ))
          (PORT DI[29] ( 1708 ))
          (PORT DI[28] ( 1742 ))
          (PORT DI[27] ( 2539 ))
          (PORT DI[26] ( 1720 ))
          (PORT DI[25] ( 1793 ))
          (PORT DI[24] ( 1975 ))
          (PORT DI[23] ( 1534 ))
          (PORT DI[22] ( 1553 ))
          (PORT DI[21] ( 1845 ))
          (PORT DI[20] ( 1763 ))
          (PORT DI[19] ( 2259 ))
          (PORT DI[18] ( 2221 ))
          (PORT DI[17] ( 2872 ))
          (PORT DI[16] ( 2314 ))
          (PORT DI[15] ( 1010 ))
          (PORT DI[14] ( 992 ))
          (PORT DI[13] ( 1031 ))
          (PORT DI[12] ( 1153 ))
          (PORT DI[11] ( 851 ))
          (PORT DI[10] ( 1154 ))
          (PORT DI[9] ( 1233 ))
          (PORT DI[8] ( 1055 ))
          (PORT DI[7] ( 787 ))
          (PORT DI[6] ( 1385 ))
          (PORT DI[5] ( 1143 ))
          (PORT DI[4] ( 1453 ))
          (PORT DI[3] ( 1130 ))
          (PORT DI[2] ( 1343 ))
          (PORT DI[1] ( 642 ))
          (PORT DI[0] ( 795 ))
          (PORT DIP[7] ( 444 ))
          (PORT DIP[6] ( 1212 ))
          (PORT DIP[5] ( 998 ))
          (PORT DIP[4] ( 559 ))
          (PORT DIP[3] ( 1196 ))
          (PORT DIP[2] ( 1645 ))
          (PORT DIP[1] ( 1558 ))
          (PORT DIP[0] ( 1627 ))
          (PORT RDADDRL[14] ( 1200 ))
          (PORT RDADDRL[13] ( 827 ))
          (PORT RDADDRL[12] ( 691 ))
          (PORT RDADDRL[11] ( 533 ))
          (PORT RDADDRL[10] ( 668 ))
          (PORT RDADDRL[9] ( 602 ))
          (PORT RDADDRL[8] ( 717 ))
          (PORT RDADDRL[7] ( 881 ))
          (PORT RDADDRL[6] ( 749 ))
          (PORT WRADDRL[14] ( 594 ))
          (PORT WRADDRL[13] ( 492 ))
          (PORT WRADDRL[12] ( 626 ))
          (PORT WRADDRL[11] ( 700 ))
          (PORT WRADDRL[10] ( 708 ))
          (PORT WRADDRL[9] ( 651 ))
          (PORT WRADDRL[8] ( 668 ))
          (PORT WRADDRL[7] ( 670 ))
          (PORT WRADDRL[6] ( 517 ))
          (IOPATH RDCLKL DO[0] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[10] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[12] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[14] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[16] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[18] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[2] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[20] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[22] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[24] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[26] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[28] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[30] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[32] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[34] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[36] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[38] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[4] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[40] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[42] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[44] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[46] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[48] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[50] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[52] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[54] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[56] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[58] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[6] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[60] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[62] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[8] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DOP[0] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DOP[2] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DOP[6] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[1] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[11] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[13] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[15] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[17] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[19] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[21] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[23] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[25] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[27] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[29] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[3] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[31] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[33] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[35] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[37] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[39] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[41] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[43] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[45] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[47] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[49] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[5] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[51] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[53] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[55] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[57] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[59] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[61] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[63] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[7] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DO[9] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DOP[1] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DOP[3] ( 2355 )( 2355 ))
          (IOPATH RDCLKL DOP[7] ( 2355 )( 2355 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DI[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[10]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[10]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[12]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[12]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[14]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[14]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[16]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[16]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[18]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[18]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[20]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[20]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[22]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[22]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[24]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[24]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[26]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[26]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[28]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[28]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[30]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[30]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[32]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[32]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[34]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[34]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[36]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[36]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[38]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[38]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[40]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[40]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[42]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[42]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[44]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[44]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[46]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[46]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[48]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[48]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[50]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[50]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[52]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[52]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[54]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[54]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[56]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[56]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[58]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[58]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[60]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[60]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[62]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[62]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[8]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[8]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[0]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[2]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[4]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[6]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge WEL[0]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[0]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[1]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[1]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[2]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[2]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[3]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[3]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[4]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[4]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[5]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[5]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[6]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[6]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WEL[7]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(negedge WEL[7]) (posedge WRCLKL) (624)(176))
        (SETUPHOLD(posedge WRADDRL[10]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[10]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[11]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[11]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[12]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[12]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[13]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[13]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[14]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[14]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[15]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[15]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[6]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[6]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[7]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[7]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[8]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[8]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRADDRL[9]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(negedge WRADDRL[9]) (posedge WRCLKL) (347)(294))
        (SETUPHOLD(posedge WRENL) (posedge WRCLKL) (414)(150))
        (SETUPHOLD(negedge WRENL) (posedge WRCLKL) (414)(150))
        (SETUPHOLD(posedge DI[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[11]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[11]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[13]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[13]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[15]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[15]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[17]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[17]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[19]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[19]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[21]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[21]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[23]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[23]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[25]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[25]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[27]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[27]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[29]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[29]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[31]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[31]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[33]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[33]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[35]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[35]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[37]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[37]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[39]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[39]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[41]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[41]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[43]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[43]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[45]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[45]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[47]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[47]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[49]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[49]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[51]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[51]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[53]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[53]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[55]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[55]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[57]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[57]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[59]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[59]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[61]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[61]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[63]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[63]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DI[9]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DI[9]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[1]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[3]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[5]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge DIP[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(negedge DIP[7]) (posedge WRCLKL) (342)(286))
        (SETUPHOLD(posedge RDADDRL[10]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[10]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[11]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[11]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[12]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[12]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[13]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[13]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[14]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[14]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[15]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[15]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[6]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[6]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[7]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[7]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[8]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[8]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDADDRL[9]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(negedge RDADDRL[9]) (posedge RDCLKL) (347)(294))
        (SETUPHOLD(posedge RDENL) (posedge RDCLKL) (414)(150))
        (SETUPHOLD(negedge RDENL) (posedge RDCLKL) (414)(150))
        (SETUPHOLD(posedge SSRL) (posedge RDCLKL) (260)(272))
        (SETUPHOLD(negedge SSRL) (posedge RDCLKL) (260)(272))
        (SETUPHOLD(posedge REGCEL) (posedge RDRCLKL) (175)(270))
        (SETUPHOLD(negedge REGCEL) (posedge RDRCLKL) (175)(270))
        (PERIOD (posedge WRCLKL) (2222))
        (PERIOD (posedge RDCLKL) (2222))
        (PERIOD (posedge RDRCLKL) (2222))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 818 )( 818 ))
          (PORT CLK ( 1959 )( 1959 ))
          (PORT I ( 651 )( 651 ))
          (PORT SRST ( 1267 )( 1267 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_8_and00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1220 )( 1220 ))
          (PORT ADR1 ( 1098 )( 1098 ))
          (PORT ADR2 ( 748 )( 748 ))
          (PORT ADR3 ( 1295 )( 1295 ))
          (PORT ADR4 ( 808 )( 808 ))
          (PORT ADR5 ( 811 )( 811 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 526 )( 526 ))
          (PORT CLK ( 1957 )( 1957 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 628 )( 628 ))
          (PORT SRST ( 1419 )( 1419 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_8_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 960 )( 960 ))
          (PORT ADR2 ( 269 )( 269 ))
          (PORT ADR3 ( 926 )( 926 ))
          (PORT ADR4 ( 552 )( 552 ))
          (PORT ADR5 ( 608 )( 608 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 528 )( 528 ))
          (PORT CLK ( 1954 )( 1954 ))
          (PORT I ( 661 )( 661 ))
          (PORT SRST ( 1279 )( 1279 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 528 )( 528 ))
          (PORT CLK ( 1954 )( 1954 ))
          (PORT I ( 475 )( 475 ))
          (PORT SRST ( 1279 )( 1279 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 528 )( 528 ))
          (PORT CLK ( 1954 )( 1954 ))
          (PORT I ( 623 )( 623 ))
          (PORT SRST ( 1279 )( 1279 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 528 )( 528 ))
          (PORT CLK ( 1954 )( 1954 ))
          (PORT I ( 639 )( 639 ))
          (PORT SRST ( 1277 )( 1277 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_eof_and0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 613 )( 613 ))
          (PORT ADR2 ( 976 )( 976 ))
          (PORT ADR3 ( 557 )( 557 ))
          (PORT ADR4 ( 906 )( 906 ))
          (PORT ADR5 ( 1100 )( 1100 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_over_and0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 647 )( 647 ))
          (PORT ADR2 ( 405 )( 405 ))
          (PORT ADR3 ( 560 )( 560 ))
          (PORT ADR4 ( 797 )( 797 ))
          (PORT ADR5 ( 1436 )( 1436 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_over)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2097 )( 2097 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_over_and0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 411 )( 411 ))
          (PORT ADR1 ( 782 )( 782 ))
          (PORT ADR2 ( 1067 )( 1067 ))
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR4 ( 1519 )( 1519 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_Madd_AUX_83_addsub0000_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1305 )( 1305 ))
          (PORT ADR1 ( 905 )( 905 ))
          (PORT ADR2 ( 636 )( 636 ))
          (PORT ADR3 ( 712 )( 712 ))
          (PORT ADR4 ( 363 )( 363 ))
          (PORT ADR5 ( 439 )( 439 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_extra)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3025 )( 3025 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_extra_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1030 )( 1030 ))
          (PORT ADR2 ( 654 )( 654 ))
          (PORT ADR3 ( 889 )( 889 ))
          (PORT ADR4 ( 603 )( 603 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_cnt_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 641 )( 641 ))
          (PORT ADR3 ( 947 )( 947 ))
          (PORT ADR4 ( 318 )( 318 ))
          (PORT ADR5 ( 412 )( 412 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3023 )( 3023 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 882 )( 882 ))
          (PORT ADR3 ( 743 )( 743 ))
          (PORT ADR4 ( 258 )( 258 ))
          (PORT ADR5 ( 1034 )( 1034 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_cnt_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 632 )( 632 ))
          (PORT ADR3 ( 363 )( 363 ))
          (PORT ADR4 ( 376 )( 376 ))
          (PORT ADR5 ( 710 )( 710 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2696 )( 2696 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 736 )( 736 ))
          (PORT ADR2 ( 1040 )( 1040 ))
          (PORT ADR3 ( 910 )( 910 ))
          (PORT ADR4 ( 639 )( 639 ))
          (PORT ADR5 ( 357 )( 357 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 608 )( 608 ))
          (PORT RST ( 2854 )( 2854 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 597 )( 597 ))
          (PORT RST ( 2854 )( 2854 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 662 )( 662 ))
          (PORT RST ( 2854 )( 2854 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 628 )( 628 ))
          (PORT RST ( 2852 )( 2852 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_cnt_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 416 )( 416 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 520 )( 520 ))
          (PORT ADR5 ( 618 )( 618 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_cnt_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 828 )( 828 ))
          (PORT ADR3 ( 325 )( 325 ))
          (PORT ADR4 ( 412 )( 412 ))
          (PORT ADR5 ( 552 )( 552 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2847 )( 2847 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 903 )( 903 ))
          (PORT ADR3 ( 1045 )( 1045 ))
          (PORT ADR4 ( 487 )( 487 ))
          (PORT ADR5 ( 188 )( 188 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_cnt_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 559 )( 559 ))
          (PORT ADR3 ( 797 )( 797 ))
          (PORT ADR4 ( 892 )( 892 ))
          (PORT ADR5 ( 796 )( 796 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2845 )( 2845 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 538 )( 538 ))
          (PORT ADR2 ( 779 )( 779 ))
          (PORT ADR3 ( 281 )( 281 ))
          (PORT ADR4 ( 322 )( 322 ))
          (PORT ADR5 ( 1267 )( 1267 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_nfl_reg_cor_num_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 2844 )( 2844 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 499 )( 499 ))
          (PORT CLK ( 1930 )( 1930 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 608 )( 608 ))
          (PORT SRST ( 1392 )( 1392 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_7_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 849 )( 849 ))
          (PORT ADR2 ( 621 )( 621 ))
          (PORT ADR3 ( 381 )( 381 ))
          (PORT ADR4 ( 376 )( 376 ))
          (PORT ADR5 ( 732 )( 732 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_eof_and0000_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 593 )( 593 ))
          (PORT ADR2 ( 936 )( 936 ))
          (PORT ADR3 ( 534 )( 534 ))
          (PORT ADR4 ( 868 )( 868 ))
          (PORT ADR5 ( 1078 )( 1078 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_eof)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2226 )( 2226 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_eof_and0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1006 )( 1006 ))
          (PORT ADR1 ( 1482 )( 1482 ))
          (PORT ADR2 ( 574 )( 574 ))
          (PORT ADR3 ( 526 )( 526 ))
          (PORT ADR4 ( 393 )( 393 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_4_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 691 )( 691 ))
          (PORT ADR3 ( 1052 )( 1052 ))
          (PORT ADR4 ( 765 )( 765 ))
          (PORT ADR5 ( 610 )( 610 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1199 )( 1199 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2068 )( 2068 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_4_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1893 )( 1893 ))
          (PORT ADR1 ( 512 )( 512 ))
          (PORT ADR2 ( 813 )( 813 ))
          (PORT ADR3 ( 773 )( 773 ))
          (PORT ADR4 ( 236 )( 236 ))
          (PORT ADR5 ( 1478 )( 1478 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_Msub__AUX_84_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 471 )( 471 ))
          (PORT ADR1 ( 384 )( 384 ))
          (PORT ADR2 ( 867 )( 867 ))
          (PORT ADR3 ( 1100 )( 1100 ))
          (PORT ADR4 ( 373 )( 373 ))
          (PORT ADR5 ( 627 )( 627 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2998 )( 2998 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 860 )( 860 ))
          (PORT ADR3 ( 1019 )( 1019 ))
          (PORT ADR4 ( 585 )( 585 ))
          (PORT ADR5 ( 148 )( 148 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 1404 )( 1404 ))
          (PORT RST ( 2998 )( 2998 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_cnt_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 605 )( 605 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 590 )( 590 ))
          (PORT ADR5 ( 398 )( 398 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2996 )( 2996 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_cnt_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 873 )( 873 ))
          (PORT ADR2 ( 1232 )( 1232 ))
          (PORT ADR3 ( 377 )( 377 ))
          (PORT ADR4 ( 296 )( 296 ))
          (PORT ADR5 ( 712 )( 712 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_cnt_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 619 )( 619 ))
          (PORT ADR3 ( 345 )( 345 ))
          (PORT ADR4 ( 733 )( 733 ))
          (PORT ADR5 ( 690 )( 690 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_cnt_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 397 )( 397 ))
          (PORT ADR3 ( 869 )( 869 ))
          (PORT ADR4 ( 285 )( 285 ))
          (PORT ADR5 ( 595 )( 595 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2825 )( 2825 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 861 )( 861 ))
          (PORT ADR1 ( 1331 )( 1331 ))
          (PORT ADR2 ( 322 )( 322 ))
          (PORT ADR3 ( 778 )( 778 ))
          (PORT ADR4 ( 236 )( 236 ))
          (PORT ADR5 ( 792 )( 792 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2820 )( 2820 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_cnt_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 761 )( 761 ))
          (PORT ADR1 ( 313 )( 313 ))
          (PORT ADR2 ( 1244 )( 1244 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 540 )( 540 ))
          (PORT ADR5 ( 876 )( 876 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_extra)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2818 )( 2818 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_extra_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1247 )( 1247 ))
          (PORT ADR1 ( 888 )( 888 ))
          (PORT ADR2 ( 310 )( 310 ))
          (PORT ADR3 ( 520 )( 520 ))
          (PORT ADR4 ( 838 )( 838 ))
          (PORT ADR5 ( 366 )( 366 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_pre_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1214 )( 1214 ))
          (PORT ADR2 ( 1081 )( 1081 ))
          (PORT ADR3 ( 1331 )( 1331 ))
          (PORT ADR4 ( 836 )( 836 ))
          (PORT ADR5 ( 1373 )( 1373 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_rollover_pcpl_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 973 )( 973 ))
          (PORT ADR1 ( 814 )( 814 ))
          (PORT ADR2 ( 656 )( 656 ))
          (PORT ADR3 ( 1574 )( 1574 ))
          (PORT ADR4 ( 764 )( 764 ))
          (PORT ADR5 ( 538 )( 538 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_6_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 979 )( 979 ))
          (PORT ADR1 ( 822 )( 822 ))
          (PORT ADR2 ( 649 )( 649 ))
          (PORT ADR3 ( 1579 )( 1579 ))
          (PORT ADR4 ( 761 )( 761 ))
          (PORT ADR5 ( 542 )( 542 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 656 )( 656 ))
          (PORT CLK ( 1949 )( 1949 ))
          (PORT I ( 480 )( 480 ))
          (PORT SRST ( 1118 )( 1118 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 656 )( 656 ))
          (PORT CLK ( 1949 )( 1949 ))
          (PORT I ( 486 )( 486 ))
          (PORT SRST ( 1120 )( 1120 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 656 )( 656 ))
          (PORT CLK ( 1949 )( 1949 ))
          (PORT I ( 298 )( 298 ))
          (PORT SRST ( 1117 )( 1117 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 656 )( 656 ))
          (PORT CLK ( 1949 )( 1949 ))
          (PORT I ( 662 )( 662 ))
          (PORT SRST ( 1114 )( 1114 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_rollover_pcpl_mux0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 773 )( 773 ))
          (PORT ADR1 ( 314 )( 314 ))
          (PORT ADR2 ( 620 )( 620 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 545 )( 545 ))
          (PORT ADR5 ( 905 )( 905 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_rollover_pcpl)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 813 )( 813 ))
          (PORT CLK ( 1946 )( 1946 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1251 )( 1251 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_rollover_pcpl_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 726 )( 726 ))
          (PORT ADR1 ( 666 )( 666 ))
          (PORT ADR2 ( 992 )( 992 ))
          (PORT ADR3 ( 292 )( 292 ))
          (PORT ADR4 ( 908 )( 908 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 849 )( 849 ))
          (PORT CLK ( 1942 )( 1942 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1277 )( 1277 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_5_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 382 )( 382 ))
          (PORT ADR1 ( 954 )( 954 ))
          (PORT ADR2 ( 775 )( 775 ))
          (PORT ADR3 ( 420 )( 420 ))
          (PORT ADR4 ( 1107 )( 1107 ))
          (PORT ADR5 ( 377 )( 377 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 849 )( 849 ))
          (PORT CLK ( 1942 )( 1942 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1274 )( 1274 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_4_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 394 )( 394 ))
          (PORT ADR1 ( 537 )( 537 ))
          (PORT ADR2 ( 781 )( 781 ))
          (PORT ADR3 ( 648 )( 648 ))
          (PORT ADR4 ( 1112 )( 1112 ))
          (PORT ADR5 ( 370 )( 370 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1248 )( 1248 ))
          (PORT CLK ( 1931 )( 1931 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1553 )( 1553 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 911 )( 911 ))
          (PORT ADR3 ( 400 )( 400 ))
          (PORT ADR4 ( 919 )( 919 ))
          (PORT ADR5 ( 535 )( 535 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1248 )( 1248 ))
          (PORT CLK ( 1931 )( 1931 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1550 )( 1550 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 395 )( 395 ))
          (PORT ADR4 ( 1662 )( 1662 ))
          (PORT ADR5 ( 470 )( 470 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_3_1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1382 )( 1382 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_3_1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 310 )( 310 ))
          (PORT ADR3 ( 916 )( 916 ))
          (PORT ADR4 ( 641 )( 641 ))
          (PORT ADR5 ( 408 )( 408 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1054 )( 1054 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2257 )( 2257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_3_1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 811 )( 811 ))
          (PORT ADR2 ( 921 )( 921 ))
          (PORT ADR3 ( 1341 )( 1341 ))
          (PORT ADR4 ( 1207 )( 1207 ))
          (PORT ADR5 ( 963 )( 963 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_5__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 792 )( 792 ))
          (PORT ADR1 ( 1121 )( 1121 ))
          (PORT ADR2 ( 1069 )( 1069 ))
          (PORT ADR3 ( 1497 )( 1497 ))
          (PORT ADR4 ( 1030 )( 1030 ))
          (PORT ADR5 ( 1417 )( 1417 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1201 )( 1201 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2073 )( 2073 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 905 )( 905 ))
          (PORT ADR1 ( 1675 )( 1675 ))
          (PORT ADR2 ( 412 )( 412 ))
          (PORT ADR3 ( 405 )( 405 ))
          (PORT ADR4 ( 1358 )( 1358 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_cnt_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 401 )( 401 ))
          (PORT ADR3 ( 927 )( 927 ))
          (PORT ADR4 ( 610 )( 610 ))
          (PORT ADR5 ( 811 )( 811 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2424 )( 2424 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 819 )( 819 ))
          (PORT ADR2 ( 739 )( 739 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 340 )( 340 ))
          (PORT ADR5 ( 932 )( 932 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 609 )( 609 ))
          (PORT RST ( 2855 )( 2855 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 786 )( 786 ))
          (PORT RST ( 2857 )( 2857 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 587 )( 587 ))
          (PORT RST ( 2854 )( 2854 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 630 )( 630 ))
          (PORT RST ( 2851 )( 2851 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_uflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2692 )( 2692 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_uflow_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 762 )( 762 ))
          (PORT ADR1 ( 1167 )( 1167 ))
          (PORT ADR2 ( 319 )( 319 ))
          (PORT ADR3 ( 1061 )( 1061 ))
          (PORT ADR4 ( 815 )( 815 ))
          (PORT ADR5 ( 414 )( 414 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_nfl_cntr_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 1250 )( 1250 ))
          (PORT RST ( 2688 )( 2688 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_8_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 956 )( 956 ))
          (PORT ADR2 ( 778 )( 778 ))
          (PORT ADR3 ( 634 )( 634 ))
          (PORT ADR4 ( 1539 )( 1539 ))
          (PORT ADR5 ( 426 )( 426 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 844 )( 844 ))
          (PORT CLK ( 1934 )( 1934 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1099 )( 1099 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 361 )( 361 ))
          (PORT ADR1 ( 366 )( 366 ))
          (PORT ADR2 ( 778 )( 778 ))
          (PORT ADR3 ( 775 )( 775 ))
          (PORT ADR4 ( 893 )( 893 ))
          (PORT ADR5 ( 324 )( 324 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_2_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 803 )( 803 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_2_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 434 )( 434 ))
          (PORT ADR1 ( 341 )( 341 ))
          (PORT ADR2 ( 672 )( 672 ))
          (PORT ADR3 ( 783 )( 783 ))
          (PORT ADR4 ( 908 )( 908 ))
          (PORT ADR5 ( 514 )( 514 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 839 )( 839 ))
          (PORT CLK ( 1931 )( 1931 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 1257 )( 1257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_2_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 346 )( 346 ))
          (PORT ADR1 ( 779 )( 779 ))
          (PORT ADR2 ( 905 )( 905 ))
          (PORT ADR3 ( 667 )( 667 ))
          (PORT ADR4 ( 512 )( 512 ))
          (PORT ADR5 ( 430 )( 430 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_6_mux0000_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 402 )( 402 ))
          (PORT ADR1 ( 781 )( 781 ))
          (PORT ADR2 ( 667 )( 667 ))
          (PORT ADR3 ( 535 )( 535 ))
          (PORT ADR4 ( 344 )( 344 ))
          (PORT ADR5 ( 903 )( 903 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_pcpl_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 543 )( 543 ))
          (PORT ADR4 ( 728 )( 728 ))
          (PORT ADR5 ( 1057 )( 1057 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 842 )( 842 ))
          (PORT CLK ( 1927 )( 1927 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1259 )( 1259 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_6_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 577 )( 577 ))
          (PORT ADR1 ( 891 )( 891 ))
          (PORT ADR2 ( 363 )( 363 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 1072 )( 1072 ))
          (PORT ADR5 ( 355 )( 355 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd__add0001_cy_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 400 )( 400 ))
          (PORT ADR2 ( 328 )( 328 ))
          (PORT ADR3 ( 643 )( 643 ))
          (PORT ADR4 ( 1217 )( 1217 ))
          (PORT ADR5 ( 948 )( 948 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1239 )( 1239 ))
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1528 )( 1528 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_8_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1267 )( 1267 ))
          (PORT ADR2 ( 662 )( 662 ))
          (PORT ADR3 ( 288 )( 288 ))
          (PORT ADR4 ( 611 )( 611 ))
          (PORT ADR5 ( 1095 )( 1095 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 937 )( 937 ))
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1624 )( 1624 ))
          (PORT ADR3 ( 374 )( 374 ))
          (PORT ADR4 ( 317 )( 317 ))
          (PORT ADR5 ( 521 )( 521 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 937 )( 937 ))
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 376 )( 376 ))
          (PORT ADR4 ( 1626 )( 1626 ))
          (PORT ADR5 ( 442 )( 442 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_2_1_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1382 )( 1382 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_2_12)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 411 )( 411 ))
          (PORT ADR4 ( 317 )( 317 ))
          (PORT ADR5 ( 615 )( 615 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1047 )( 1047 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2238 )( 2238 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1174 )( 1174 ))
          (PORT ADR3 ( 903 )( 903 ))
          (PORT ADR4 ( 1304 )( 1304 ))
          (PORT ADR5 ( 948 )( 948 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_6__f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1321 )( 1321 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_6_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 604 )( 604 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 781 )( 781 ))
          (PORT ADR5 ( 401 )( 401 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1194 )( 1194 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2054 )( 2054 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 840 )( 840 ))
          (PORT ADR2 ( 1188 )( 1188 ))
          (PORT ADR3 ( 444 )( 444 ))
          (PORT ADR4 ( 1372 )( 1372 ))
          (PORT ADR5 ( 956 )( 956 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_sub0000_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1339 )( 1339 ))
          (PORT ADR3 ( 1251 )( 1251 ))
          (PORT ADR4 ( 1205 )( 1205 ))
          (PORT ADR5 ( 1235 )( 1235 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_cnt_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 328 )( 328 ))
          (PORT ADR3 ( 890 )( 890 ))
          (PORT ADR4 ( 358 )( 358 ))
          (PORT ADR5 ( 772 )( 772 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 1151 )( 1151 ))
          (PORT RST ( 2409 )( 2409 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_cnt_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 892 )( 892 ))
          (PORT ADR3 ( 377 )( 377 ))
          (PORT ADR4 ( 286 )( 286 ))
          (PORT ADR5 ( 775 )( 775 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_cplu)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1811 )( 1811 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 719 )( 719 ))
          (PORT SRST ( 2687 )( 2687 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_cplu_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 289 )( 289 ))
          (PORT ADR4 ( 739 )( 739 ))
          (PORT ADR5 ( 377 )( 377 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_uflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2836 )( 2836 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplu_cntr_reg_uflow_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 790 )( 790 ))
          (PORT ADR1 ( 376 )( 376 ))
          (PORT ADR2 ( 366 )( 366 ))
          (PORT ADR3 ( 740 )( 740 ))
          (PORT ADR4 ( 591 )( 591 ))
          (PORT ADR5 ( 1142 )( 1142 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_nfl)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1054 )( 1054 ))
          (PORT SRST ( 2673 )( 2673 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_nfl_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 599 )( 599 ))
          (PORT ADR4 ( 868 )( 868 ))
          (PORT ADR5 ( 751 )( 751 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 396 )( 396 ))
          (PORT ADR1 ( 882 )( 882 ))
          (PORT ADR2 ( 991 )( 991 ))
          (PORT ADR3 ( 842 )( 842 ))
          (PORT ADR4 ( 1484 )( 1484 ))
          (PORT ADR5 ( 1287 )( 1287 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_and00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1452 )( 1452 ))
          (PORT ADR2 ( 1215 )( 1215 ))
          (PORT ADR3 ( 1426 )( 1426 ))
          (PORT ADR4 ( 1193 )( 1193 ))
          (PORT ADR5 ( 844 )( 844 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 523 )( 523 ))
          (PORT CLK ( 1977 )( 1977 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 1168 )( 1168 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1319 )( 1319 ))
          (PORT ADR1 ( 1291 )( 1291 ))
          (PORT ADR2 ( 894 )( 894 ))
          (PORT ADR3 ( 404 )( 404 ))
          (PORT ADR4 ( 1219 )( 1219 ))
          (PORT ADR5 ( 718 )( 718 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 523 )( 523 ))
          (PORT CLK ( 1977 )( 1977 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1168 )( 1168 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT ( 608 )( 608 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 210 )( 210 ))
          (PORT DI[2] ( 197 )( 197 ))
          (PORT DI[3] ( 206 )( 206 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1308 )( 1308 ))
          (PORT ADR1 ( 1279 )( 1279 ))
          (PORT ADR2 ( 893 )( 893 ))
          (PORT ADR3 ( 400 )( 400 ))
          (PORT ADR4 ( 1206 )( 1206 ))
          (PORT ADR5 ( 705 )( 705 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 523 )( 523 ))
          (PORT CLK ( 1977 )( 1977 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1168 )( 1168 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1050 )( 1050 ))
          (PORT ADR1 ( 704 )( 704 ))
          (PORT ADR2 ( 1295 )( 1295 ))
          (PORT ADR3 ( 912 )( 912 ))
          (PORT ADR4 ( 995 )( 995 ))
          (PORT ADR5 ( 920 )( 920 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 523 )( 523 ))
          (PORT CLK ( 1977 )( 1977 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 1166 )( 1166 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_N13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 455 )( 455 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_0__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 379 )( 379 ))
          (IOPATH ADR3 O ( 123 )( 123 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 530 )( 530 ))
          (PORT CLK ( 1974 )( 1974 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 1098 )( 1098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1362 )( 1362 ))
          (PORT ADR1 ( 930 )( 930 ))
          (PORT ADR2 ( 1104 )( 1104 ))
          (PORT ADR3 ( 358 )( 358 ))
          (PORT ADR4 ( 1284 )( 1284 ))
          (PORT ADR5 ( 1319 )( 1319 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 530 )( 530 ))
          (PORT CLK ( 1974 )( 1974 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1098 )( 1098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_xor_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 210 )( 210 ))
          (PORT DI[1] ( 203 )( 203 ))
          (PORT DI[2] ( 188 )( 188 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1308 )( 1308 ))
          (PORT ADR1 ( 1272 )( 1272 ))
          (PORT ADR2 ( 957 )( 957 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 1237 )( 1237 ))
          (PORT ADR5 ( 917 )( 917 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 530 )( 530 ))
          (PORT CLK ( 1974 )( 1974 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1098 )( 1098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1050 )( 1050 ))
          (PORT ADR1 ( 697 )( 697 ))
          (PORT ADR2 ( 1172 )( 1172 ))
          (PORT ADR3 ( 905 )( 905 ))
          (PORT ADR4 ( 1740 )( 1740 ))
          (PORT ADR5 ( 706 )( 706 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 530 )( 530 ))
          (PORT CLK ( 1974 )( 1974 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 1096 )( 1096 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1048 )( 1048 ))
          (PORT ADR1 ( 691 )( 691 ))
          (PORT ADR2 ( 1179 )( 1179 ))
          (PORT ADR3 ( 917 )( 917 ))
          (PORT ADR4 ( 1749 )( 1749 ))
          (PORT ADR5 ( 711 )( 711 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_8_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 817 )( 817 ))
          (PORT ADR2 ( 368 )( 368 ))
          (PORT ADR3 ( 702 )( 702 ))
          (PORT ADR4 ( 819 )( 819 ))
          (PORT ADR5 ( 508 )( 508 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 828 )( 828 ))
          (PORT CLK ( 1971 )( 1971 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1106 )( 1106 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 863 )( 863 ))
          (PORT ADR2 ( 399 )( 399 ))
          (PORT ADR3 ( 416 )( 416 ))
          (PORT ADR4 ( 815 )( 815 ))
          (PORT ADR5 ( 201 )( 201 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_3_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 615 )( 615 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_3_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 360 )( 360 ))
          (PORT ADR1 ( 576 )( 576 ))
          (PORT ADR2 ( 663 )( 663 ))
          (PORT ADR3 ( 834 )( 834 ))
          (PORT ADR4 ( 457 )( 457 ))
          (PORT ADR5 ( 1039 )( 1039 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1020 )( 1020 ))
          (PORT CLK ( 1967 )( 1967 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 1110 )( 1110 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_3_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 380 )( 380 ))
          (PORT ADR5 ( 385 )( 385 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_raddr_4_mux0000_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 820 )( 820 ))
          (PORT ADR3 ( 949 )( 949 ))
          (PORT ADR4 ( 565 )( 565 ))
          (PORT ADR5 ( 659 )( 659 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1133 )( 1133 ))
          (PORT ADR4 ( 796 )( 796 ))
          (PORT ADR5 ( 492 )( 492 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_rollover_pcpl_mux0000_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 929 )( 929 ))
          (PORT ADR2 ( 657 )( 657 ))
          (PORT ADR3 ( 570 )( 570 ))
          (PORT ADR4 ( 569 )( 569 ))
          (PORT ADR5 ( 993 )( 993 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 947 )( 947 ))
          (PORT CLK ( 1936 )( 1936 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1562 )( 1562 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_7_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1532 )( 1532 ))
          (PORT ADR2 ( 681 )( 681 ))
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR4 ( 896 )( 896 ))
          (PORT ADR5 ( 744 )( 744 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 947 )( 947 ))
          (PORT CLK ( 1936 )( 1936 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1560 )( 1560 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_6_mux000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1012 )( 1012 ))
          (PORT ADR2 ( 795 )( 795 ))
          (PORT ADR3 ( 381 )( 381 ))
          (PORT ADR4 ( 413 )( 413 ))
          (PORT ADR5 ( 793 )( 793 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1069 )( 1069 ))
          (PORT CLK ( 1944 )( 1944 ))
          (PORT I ( 647 )( 647 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1069 )( 1069 ))
          (PORT CLK ( 1944 )( 1944 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 867 )( 867 ))
          (PORT ADR1 ( 477 )( 477 ))
          (PORT ADR2 ( 1455 )( 1455 ))
          (PORT ADR3 ( 678 )( 678 ))
          (PORT ADR4 ( 1482 )( 1482 ))
          (PORT ADR5 ( 961 )( 961 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1069 )( 1069 ))
          (PORT CLK ( 1944 )( 1944 ))
          (PORT I ( 612 )( 612 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1118 )( 1118 ))
          (PORT ADR1 ( 852 )( 852 ))
          (PORT ADR2 ( 1244 )( 1244 ))
          (PORT ADR3 ( 893 )( 893 ))
          (PORT ADR4 ( 907 )( 907 ))
          (PORT ADR5 ( 878 )( 878 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1069 )( 1069 ))
          (PORT CLK ( 1944 )( 1944 ))
          (PORT I ( 472 )( 472 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1127 )( 1127 ))
          (PORT ADR1 ( 708 )( 708 ))
          (PORT ADR2 ( 1249 )( 1249 ))
          (PORT ADR3 ( 900 )( 900 ))
          (PORT ADR4 ( 901 )( 901 ))
          (PORT ADR5 ( 909 )( 909 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_4_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1034 )( 1034 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_4_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 327 )( 327 ))
          (PORT ADR2 ( 542 )( 542 ))
          (PORT ADR3 ( 438 )( 438 ))
          (PORT ADR4 ( 905 )( 905 ))
          (PORT ADR5 ( 840 )( 840 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1127 )( 1127 ))
          (PORT CLK ( 1951 )( 1951 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 1712 )( 1712 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_4__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 593 )( 593 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np18_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 401 )( 401 ))
          (PORT ADR3 ( 639 )( 639 ))
          (PORT ADR4 ( 344 )( 344 ))
          (PORT ADR5 ( 775 )( 775 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 971 )( 971 ))
          (PORT CLK ( 1956 )( 1956 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np18)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1640 )( 1640 ))
          (PORT ADR1 ( 245 )( 245 ))
          (PORT ADR2 ( 389 )( 389 ))
          (PORT ADR3 ( 293 )( 293 ))
          (PORT ADR4 ( 975 )( 975 ))
          (PORT ADR5 ( 620 )( 620 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np_xor_4_1_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 823 )( 823 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np_xor_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 496 )( 496 ))
          (PORT ADR2 ( 541 )( 541 ))
          (PORT ADR3 ( 846 )( 846 ))
          (PORT ADR4 ( 433 )( 433 ))
          (PORT ADR5 ( 622 )( 622 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 934 )( 934 ))
          (PORT CLK ( 1961 )( 1961 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_4__ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_4__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 932 )( 932 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 856 )( 856 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2270 )( 2270 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1096 )( 1096 ))
          (PORT ADR1 ( 1070 )( 1070 ))
          (PORT ADR2 ( 884 )( 884 ))
          (PORT ADR3 ( 331 )( 331 ))
          (PORT ADR4 ( 913 )( 913 ))
          (PORT ADR5 ( 1283 )( 1283 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_word_ct_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 856 )( 856 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2268 )( 2268 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Msub_word_ct_sub0000_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1101 )( 1101 ))
          (PORT ADR3 ( 919 )( 919 ))
          (PORT ADR4 ( 1068 )( 1068 ))
          (PORT ADR5 ( 1292 )( 1292 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_Msub__AUX_84_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 312 )( 312 ))
          (PORT ADR1 ( 640 )( 640 ))
          (PORT ADR2 ( 624 )( 624 ))
          (PORT ADR3 ( 740 )( 740 ))
          (PORT ADR4 ( 393 )( 393 ))
          (PORT ADR5 ( 1077 )( 1077 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2286 )( 2286 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 538 )( 538 ))
          (PORT ADR3 ( 1141 )( 1141 ))
          (PORT ADR4 ( 890 )( 890 ))
          (PORT ADR5 ( 256 )( 256 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 749 )( 749 ))
          (PORT RST ( 2473 )( 2473 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 794 )( 794 ))
          (PORT RST ( 2473 )( 2473 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 576 )( 576 ))
          (PORT RST ( 2473 )( 2473 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 605 )( 605 ))
          (PORT RST ( 2471 )( 2471 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_pre_cmp_gt00001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 469 )( 469 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_pre_cmp_gt000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 950 )( 950 ))
          (PORT ADR1 ( 412 )( 412 ))
          (PORT ADR2 ( 473 )( 473 ))
          (PORT ADR3 ( 872 )( 872 ))
          (PORT ADR4 ( 517 )( 517 ))
          (PORT ADR5 ( 617 )( 617 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_pre)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 809 )( 809 ))
          (PORT CLK ( 1951 )( 1951 ))
          (PORT I ( 29 )( 29 ))
          (PORT SSET ( 684 )( 684 ))
          (PORT SRST ( 1136 )( 1136 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trn_rsrc_dsc_n_c_50_SLICEL_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdstart_pcpl1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 280 )( 280 ))
          (PORT ADR2 ( 608 )( 608 ))
          (PORT ADR3 ( 916 )( 916 ))
          (PORT ADR4 ( 1023 )( 1023 ))
          (PORT ADR5 ( 567 )( 567 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_pcpl_vld_cntr_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 532 )( 532 ))
          (PORT ADR1 ( 1275 )( 1275 ))
          (PORT ADR2 ( 1192 )( 1192 ))
          (PORT ADR3 ( 883 )( 883 ))
          (PORT ADR4 ( 1250 )( 1250 ))
          (PORT ADR5 ( 694 )( 694 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_eq1_cmp_eq0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 305 )( 305 ))
          (PORT ADR4 ( 540 )( 540 ))
          (PORT ADR5 ( 616 )( 616 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_eq1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1950 )( 1950 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1139 )( 1139 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_eq1_cmp_eq0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 880 )( 880 ))
          (PORT ADR1 ( 749 )( 749 ))
          (PORT ADR2 ( 779 )( 779 ))
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR4 ( 296 )( 296 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1031 )( 1031 ))
          (PORT ADR2 ( 682 )( 682 ))
          (PORT ADR3 ( 1156 )( 1156 ))
          (PORT ADR4 ( 1705 )( 1705 ))
          (PORT ADR5 ( 692 )( 692 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_in_pkt_pre_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 959 )( 959 ))
          (PORT ADR1 ( 534 )( 534 ))
          (PORT ADR2 ( 682 )( 682 ))
          (PORT ADR3 ( 689 )( 689 ))
          (PORT ADR4 ( 779 )( 779 ))
          (PORT ADR5 ( 324 )( 324 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rd_in_pkt_pre)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 1944 )( 1944 ))
          (PORT I ( 131 )( 131 ))
          (PORT SSET ( 540 )( 540 ))
          (PORT SRST ( 1079 )( 1079 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_clr_buf_np11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1283 )( 1283 ))
          (PORT ADR4 ( 1126 )( 1126 ))
          (PORT ADR5 ( 755 )( 755 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdstart_np)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 392 )( 392 ))
          (PORT ADR1 ( 921 )( 921 ))
          (PORT ADR2 ( 891 )( 891 ))
          (PORT ADR3 ( 1029 )( 1029 ))
          (PORT ADR4 ( 530 )( 530 ))
          (PORT ADR5 ( 273 )( 273 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 633 )( 633 ))
          (PORT CLK ( 1940 )( 1940 ))
          (PORT I ( 340 )( 340 ))
          (PORT SRST ( 1083 )( 1083 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 633 )( 633 ))
          (PORT CLK ( 1940 )( 1940 ))
          (PORT I ( 664 )( 664 ))
          (PORT SRST ( 1083 )( 1083 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 633 )( 633 ))
          (PORT CLK ( 1940 )( 1940 ))
          (PORT I ( 469 )( 469 ))
          (PORT SRST ( 1083 )( 1083 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 633 )( 633 ))
          (PORT CLK ( 1940 )( 1940 ))
          (PORT I ( 990 )( 990 ))
          (PORT SRST ( 1081 )( 1081 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1936 )( 1936 ))
          (PORT I ( 653 )( 653 ))
          (PORT SRST ( 1049 )( 1049 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1936 )( 1936 ))
          (PORT I ( 475 )( 475 ))
          (PORT SRST ( 1049 )( 1049 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdbuf_np_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1936 )( 1936 ))
          (PORT I ( 455 )( 455 ))
          (PORT SRST ( 1047 )( 1047 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1094 )( 1094 ))
          (PORT ADR1 ( 1160 )( 1160 ))
          (PORT ADR2 ( 2099 )( 2099 ))
          (PORT ADR3 ( 802 )( 802 ))
          (PORT ADR4 ( 922 )( 922 ))
          (PORT ADR5 ( 607 )( 607 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 881 )( 881 ))
          (PORT ADR1 ( 721 )( 721 ))
          (PORT ADR2 ( 2185 )( 2185 ))
          (PORT ADR3 ( 1037 )( 1037 ))
          (PORT ADR4 ( 1131 )( 1131 ))
          (PORT ADR5 ( 493 )( 493 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 891 )( 891 ))
          (PORT CLK ( 1909 )( 1909 ))
          (PORT I ( 585 )( 585 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 891 )( 891 ))
          (PORT CLK ( 1909 )( 1909 ))
          (PORT I ( 458 )( 458 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 855 )( 855 ))
          (PORT ADR1 ( 1144 )( 1144 ))
          (PORT ADR2 ( 1391 )( 1391 ))
          (PORT ADR3 ( 751 )( 751 ))
          (PORT ADR4 ( 977 )( 977 ))
          (PORT ADR5 ( 947 )( 947 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 891 )( 891 ))
          (PORT CLK ( 1909 )( 1909 ))
          (PORT I ( 582 )( 582 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1601 )( 1601 ))
          (PORT ADR1 ( 402 )( 402 ))
          (PORT ADR2 ( 566 )( 566 ))
          (PORT ADR3 ( 766 )( 766 ))
          (PORT ADR4 ( 1026 )( 1026 ))
          (PORT ADR5 ( 1128 )( 1128 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 891 )( 891 ))
          (PORT CLK ( 1909 )( 1909 ))
          (PORT I ( 432 )( 432 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1092 )( 1092 ))
          (PORT ADR1 ( 1050 )( 1050 ))
          (PORT ADR2 ( 1604 )( 1604 ))
          (PORT ADR3 ( 966 )( 966 ))
          (PORT ADR4 ( 769 )( 769 ))
          (PORT ADR5 ( 308 )( 308 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_5_mux000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 780 )( 780 ))
          (PORT ADR2 ( 303 )( 303 ))
          (PORT ADR3 ( 591 )( 591 ))
          (PORT ADR4 ( 524 )( 524 ))
          (PORT ADR5 ( 905 )( 905 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1093 )( 1093 ))
          (PORT CLK ( 1917 )( 1917 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1538 )( 1538 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_5_mux000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1148 )( 1148 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 150 )( 150 ))
          (PORT ADR5 ( 610 )( 610 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_rollover_pcpl_cmp_eq0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 624 )( 624 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE cfg_function_number_c_0__151_SLICEL_D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_rollover_pcpl)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1100 )( 1100 ))
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 1685 )( 1685 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_rollover_pcpl_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 748 )( 748 ))
          (PORT ADR1 ( 864 )( 864 ))
          (PORT ADR2 ( 316 )( 316 ))
          (PORT ADR3 ( 414 )( 414 ))
          (PORT ADR4 ( 517 )( 517 ))
          (PORT ADR5 ( 796 )( 796 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1100 )( 1100 ))
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1685 )( 1685 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_3_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 885 )( 885 ))
          (PORT ADR1 ( 624 )( 624 ))
          (PORT ADR2 ( 878 )( 878 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR4 ( 552 )( 552 ))
          (PORT ADR5 ( 906 )( 906 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1100 )( 1100 ))
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1683 )( 1683 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_pcpl_2_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 882 )( 882 ))
          (PORT ADR2 ( 627 )( 627 ))
          (PORT ADR3 ( 880 )( 880 ))
          (PORT ADR4 ( 551 )( 551 ))
          (PORT ADR5 ( 924 )( 924 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 944 )( 944 ))
          (PORT CLK ( 1929 )( 1929 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1489 )( 1489 ))
          (PORT ADR1 ( 329 )( 329 ))
          (PORT ADR2 ( 623 )( 623 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 535 )( 535 ))
          (PORT ADR5 ( 1022 )( 1022 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 944 )( 944 ))
          (PORT CLK ( 1929 )( 1929 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 923 )( 923 ))
          (PORT ADR2 ( 326 )( 326 ))
          (PORT ADR3 ( 381 )( 381 ))
          (PORT ADR4 ( 626 )( 626 ))
          (PORT ADR5 ( 889 )( 889 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np15_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 815 )( 815 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wraddr_np151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1010 )( 1010 ))
          (PORT ADR1 ( 413 )( 413 ))
          (PORT ADR2 ( 480 )( 480 ))
          (PORT ADR3 ( 806 )( 806 ))
          (PORT ADR4 ( 600 )( 600 ))
          (PORT ADR5 ( 368 )( 368 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 907 )( 907 ))
          (PORT CLK ( 1934 )( 1934 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_5__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 660 )( 660 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_cnt_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 777 )( 777 ))
          (PORT ADR3 ( 309 )( 309 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 861 )( 861 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2261 )( 2261 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 294 )( 294 ))
          (PORT ADR3 ( 863 )( 863 ))
          (PORT ADR4 ( 887 )( 887 ))
          (PORT ADR5 ( 937 )( 937 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_Madd_AUX_83_addsub0000_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 726 )( 726 ))
          (PORT ADR1 ( 608 )( 608 ))
          (PORT ADR2 ( 297 )( 297 ))
          (PORT ADR3 ( 531 )( 531 ))
          (PORT ADR4 ( 876 )( 876 ))
          (PORT ADR5 ( 932 )( 932 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_extra)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2259 )( 2259 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_extra_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1100 )( 1100 ))
          (PORT ADR2 ( 600 )( 600 ))
          (PORT ADR3 ( 520 )( 520 ))
          (PORT ADR4 ( 838 )( 838 ))
          (PORT ADR5 ( 234 )( 234 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1796 )( 1796 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2446 )( 2446 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_cnt_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 512 )( 512 ))
          (PORT ADR2 ( 803 )( 803 ))
          (PORT ADR3 ( 370 )( 370 ))
          (PORT ADR4 ( 752 )( 752 ))
          (PORT ADR5 ( 744 )( 744 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_uflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1796 )( 1796 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2444 )( 2444 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cplt_cntr_reg_uflow_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 908 )( 908 ))
          (PORT ADR1 ( 760 )( 760 ))
          (PORT ADR2 ( 365 )( 365 ))
          (PORT ADR3 ( 902 )( 902 ))
          (PORT ADR4 ( 300 )( 300 ))
          (PORT ADR5 ( 937 )( 937 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_cplt)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 725 )( 725 ))
          (PORT SRST ( 2445 )( 2445 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_cplt_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 739 )( 739 ))
          (PORT ADR5 ( 597 )( 597 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_eq1_cmp_eq0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 904 )( 904 ))
          (PORT ADR4 ( 320 )( 320 ))
          (PORT ADR5 ( 400 )( 400 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_eq1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1933 )( 1933 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1113 )( 1113 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_eq1_cmp_eq0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 795 )( 795 ))
          (PORT ADR1 ( 542 )( 542 ))
          (PORT ADR2 ( 631 )( 631 ))
          (PORT ADR3 ( 631 )( 631 ))
          (PORT ADR4 ( 889 )( 889 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_pre_cmp_gt00001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 180 )( 180 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_pre_cmp_gt000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 408 )( 408 ))
          (PORT ADR1 ( 623 )( 623 ))
          (PORT ADR2 ( 896 )( 896 ))
          (PORT ADR3 ( 671 )( 671 ))
          (PORT ADR4 ( 417 )( 417 ))
          (PORT ADR5 ( 320 )( 320 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_pre)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 501 )( 501 ))
          (PORT CLK ( 1931 )( 1931 ))
          (PORT I ( 29 )( 29 ))
          (PORT SSET ( 913 )( 913 ))
          (PORT SRST ( 843 )( 843 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trn_rsrc_dsc_n_c_51_SLICEL_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_pre_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 704 )( 704 ))
          (PORT ADR2 ( 834 )( 834 ))
          (PORT ADR3 ( 624 )( 624 ))
          (PORT ADR4 ( 990 )( 990 ))
          (PORT ADR5 ( 829 )( 829 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 996 )( 996 ))
          (PORT ADR2 ( 621 )( 621 ))
          (PORT ADR3 ( 827 )( 827 ))
          (PORT ADR4 ( 708 )( 708 ))
          (PORT ADR5 ( 837 )( 837 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdtrans_np_pre)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 966 )( 966 ))
          (PORT CLK ( 1927 )( 1927 ))
          (PORT I ( 126 )( 126 ))
          (PORT SSET ( 990 )( 990 ))
          (PORT SRST ( 837 )( 837 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_set_buf_pcpl1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 489 )( 489 ))
          (PORT ADR1 ( 1677 )( 1677 ))
          (PORT ADR2 ( 1276 )( 1276 ))
          (PORT ADR3 ( 666 )( 666 ))
          (PORT ADR4 ( 2089 )( 2089 ))
          (PORT ADR5 ( 1718 )( 1718 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdtrans_pcpl_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1923 )( 1923 ))
          (PORT I ( 805 )( 805 ))
          (PORT SRST ( 991 )( 991 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_vld_cntr_and000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1531 )( 1531 ))
          (PORT ADR2 ( 984 )( 984 ))
          (PORT ADR3 ( 614 )( 614 ))
          (PORT ADR4 ( 779 )( 779 ))
          (PORT ADR5 ( 252 )( 252 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_61)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1903 )( 1903 ))
          (PORT D ( 2875 )( 2875 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_58)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1903 )( 1903 ))
          (PORT D ( 2542 )( 2542 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_57)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1903 )( 1903 ))
          (PORT D ( 3247 )( 3247 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_56)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1903 )( 1903 ))
          (PORT D ( 2925 )( 2925 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1912 )( 1912 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_60)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT D ( 3115 )( 3115 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1912 )( 1912 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_33)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT D ( 2316 )( 2316 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1912 )( 1912 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_59)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT D ( 2525 )( 2525 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1912 )( 1912 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_62)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT D ( 2761 )( 2761 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 705 )( 705 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 447 )( 447 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_3__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1194 )( 1194 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_45_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 847 )( 847 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 749 )( 749 ))
          (PORT ADR5 ( 1313 )( 1313 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_1__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1334 )( 1334 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__144_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_0__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1502 )( 1502 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__145_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 520 )( 520 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 844 )( 844 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_7__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1200 )( 1200 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_41_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 520 )( 520 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 581 )( 581 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_6__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 906 )( 906 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_42_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 520 )( 520 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 915 )( 915 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_5__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 542 )( 542 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_43_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 520 )( 520 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 722 )( 722 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_4__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 922 )( 922 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_44_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_11__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1035 )( 1035 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_xor_11_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_10__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1125 )( 1125 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_38_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_9__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1152 )( 1152 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_39_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Msub_cur_byte_ct_addsub0000_lut_8__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 650 )( 650 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_40_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplu_reg_cpl_num_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2760 )( 2760 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplu_Mrom_COND_87_rom000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 908 )( 908 ))
          (PORT ADR5 ( 1115 )( 1115 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdtrans_pcpl_pre)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 829 )( 829 ))
          (PORT SRST ( 940 )( 940 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE cfg_function_number_c_0__141_SLICEL_D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 634 )( 634 ))
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 1094 )( 1094 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1182 )( 1182 ))
          (PORT ADR1 ( 693 )( 693 ))
          (PORT ADR2 ( 841 )( 841 ))
          (PORT ADR3 ( 300 )( 300 ))
          (PORT ADR4 ( 1452 )( 1452 ))
          (PORT ADR5 ( 713 )( 713 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 634 )( 634 ))
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1094 )( 1094 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT ( 624 )( 624 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 183 )( 183 ))
          (PORT DI[2] ( 178 )( 178 ))
          (PORT DI[3] ( 180 )( 180 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1179 )( 1179 ))
          (PORT ADR1 ( 688 )( 688 ))
          (PORT ADR2 ( 819 )( 819 ))
          (PORT ADR3 ( 775 )( 775 ))
          (PORT ADR4 ( 896 )( 896 ))
          (PORT ADR5 ( 711 )( 711 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 634 )( 634 ))
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1094 )( 1094 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 618 )( 618 ))
          (PORT ADR1 ( 477 )( 477 ))
          (PORT ADR2 ( 1381 )( 1381 ))
          (PORT ADR3 ( 376 )( 376 ))
          (PORT ADR4 ( 1106 )( 1106 ))
          (PORT ADR5 ( 945 )( 945 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 634 )( 634 ))
          (PORT CLK ( 1918 )( 1918 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 1092 )( 1092 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_N31_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 813 )( 813 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_0__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 362 )( 362 ))
          (IOPATH ADR3 O ( 123 )( 123 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 665 )( 665 ))
          (PORT CLK ( 1916 )( 1916 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 824 )( 824 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 902 )( 902 ))
          (PORT ADR1 ( 558 )( 558 ))
          (PORT ADR2 ( 1379 )( 1379 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 849 )( 849 ))
          (PORT ADR5 ( 764 )( 764 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 665 )( 665 ))
          (PORT CLK ( 1916 )( 1916 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 824 )( 824 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_xor_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 186 )( 186 ))
          (PORT DI[1] ( 169 )( 169 ))
          (PORT DI[2] ( 186 )( 186 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 700 )( 700 ))
          (PORT ADR1 ( 845 )( 845 ))
          (PORT ADR2 ( 1376 )( 1376 ))
          (PORT ADR3 ( 392 )( 392 ))
          (PORT ADR4 ( 897 )( 897 ))
          (PORT ADR5 ( 556 )( 556 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 665 )( 665 ))
          (PORT CLK ( 1916 )( 1916 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 824 )( 824 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 970 )( 970 ))
          (PORT ADR1 ( 601 )( 601 ))
          (PORT ADR2 ( 815 )( 815 ))
          (PORT ADR3 ( 868 )( 868 ))
          (PORT ADR4 ( 686 )( 686 ))
          (PORT ADR5 ( 790 )( 790 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 665 )( 665 ))
          (PORT CLK ( 1916 )( 1916 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 822 )( 822 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 973 )( 973 ))
          (PORT ADR1 ( 600 )( 600 ))
          (PORT ADR2 ( 812 )( 812 ))
          (PORT ADR3 ( 878 )( 878 ))
          (PORT ADR4 ( 689 )( 689 ))
          (PORT ADR5 ( 793 )( 793 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_and00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 536 )( 536 ))
          (PORT ADR2 ( 754 )( 754 ))
          (PORT ADR3 ( 739 )( 739 ))
          (PORT ADR4 ( 1337 )( 1337 ))
          (PORT ADR5 ( 784 )( 784 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_set_buf_np1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1034 )( 1034 ))
          (PORT ADR1 ( 1073 )( 1073 ))
          (PORT ADR2 ( 1068 )( 1068 ))
          (PORT ADR3 ( 1501 )( 1501 ))
          (PORT ADR4 ( 1818 )( 1818 ))
          (PORT ADR5 ( 1492 )( 1492 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_vld_cntr_and000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1079 )( 1079 ))
          (PORT ADR2 ( 1227 )( 1227 ))
          (PORT ADR3 ( 606 )( 606 ))
          (PORT ADR4 ( 696 )( 696 ))
          (PORT ADR5 ( 150 )( 150 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_preeofout_d)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1123 )( 1123 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 746 )( 746 ))
          (PORT SRST ( 1135 )( 1135 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge__and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1136 )( 1136 ))
          (PORT ADR5 ( 1511 )( 1511 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_waddr_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1876 )( 1876 ))
          (PORT ADR1 ( 247 )( 247 ))
          (PORT ADR2 ( 1116 )( 1116 ))
          (PORT ADR3 ( 1027 )( 1027 ))
          (PORT ADR4 ( 819 )( 819 ))
          (PORT ADR5 ( 367 )( 367 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 765 )( 765 ))
          (PORT ADR5 ( 726 )( 726 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 764 )( 764 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_maxsize_and000061)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 519 )( 519 ))
          (PORT ADR2 ( 677 )( 677 ))
          (PORT ADR3 ( 1093 )( 1093 ))
          (PORT ADR4 ( 1308 )( 1308 ))
          (PORT ADR5 ( 308 )( 308 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1013 )( 1013 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 628 )( 628 ))
          (PORT ADR5 ( 848 )( 848 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1013 )( 1013 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 631 )( 631 ))
          (PORT ADR5 ( 584 )( 584 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplu_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1776 )( 1776 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2747 )( 2747 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplu_Mrom_COND_87_rom000041)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1136 )( 1136 ))
          (PORT ADR5 ( 1667 )( 1667 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_np_vld_cntr_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 416 )( 416 ))
          (PORT ADR1 ( 1205 )( 1205 ))
          (PORT ADR2 ( 1321 )( 1321 ))
          (PORT ADR3 ( 973 )( 973 ))
          (PORT ADR4 ( 651 )( 651 ))
          (PORT ADR5 ( 518 )( 518 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_rden_d)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1162 )( 1162 ))
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 892 )( 892 ))
          (PORT SRST ( 838 )( 838 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdtrans_np_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 642 )( 642 ))
          (PORT SRST ( 681 )( 681 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst__and00051)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1985 )( 1985 ))
          (PORT ADR2 ( 818 )( 818 ))
          (PORT ADR3 ( 1602 )( 1602 ))
          (PORT ADR4 ( 598 )( 598 ))
          (PORT ADR5 ( 695 )( 695 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1906 )( 1906 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 974 )( 974 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_np_addto_add0000_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 554 )( 554 ))
          (PORT ADR1 ( 939 )( 939 ))
          (PORT ADR2 ( 967 )( 967 ))
          (PORT ADR3 ( 1121 )( 1121 ))
          (PORT ADR4 ( 737 )( 737 ))
          (PORT ADR5 ( 279 )( 279 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wrtrans_np_aftersof_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 702 )( 702 ))
          (PORT ADR3 ( 1348 )( 1348 ))
          (PORT ADR4 ( 832 )( 832 ))
          (PORT ADR5 ( 1237 )( 1237 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_en_pcpl)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 450 )( 450 ))
          (PORT SRST ( 852 )( 852 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_poisoned1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1401 )( 1401 ))
          (PORT ADR3 ( 838 )( 838 ))
          (PORT ADR4 ( 1241 )( 1241 ))
          (PORT ADR5 ( 534 )( 534 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_sof_p2_seen)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 697 )( 697 ))
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 120 )( 120 ))
          (PORT SSET ( 749 )( 749 ))
          (PORT SRST ( 985 )( 985 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_not00012)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2048 )( 2048 ))
          (PORT ADR3 ( 912 )( 912 ))
          (PORT ADR4 ( 1221 )( 1221 ))
          (PORT ADR5 ( 1434 )( 1434 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_35)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1878 )( 1878 ))
          (PORT D ( 1217 )( 1217 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_34)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1878 )( 1878 ))
          (PORT D ( 1500 )( 1500 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_np_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 724 )( 724 ))
          (PORT ADR1 ( 1919 )( 1919 ))
          (PORT ADR2 ( 621 )( 621 ))
          (PORT ADR3 ( 2507 )( 2507 ))
          (PORT ADR4 ( 1144 )( 1144 ))
          (PORT ADR5 ( 1240 )( 1240 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_src_rdy_o_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1614 )( 1614 ))
          (PORT ADR5 ( 793 )( 793 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_eof_nd_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_eof_nd_q_3)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1838 )( 1838 ))
          (PORT D ( 657 )( 657 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 797 )( 797 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 601 )( 601 ))
          (PORT ADR5 ( 606 )( 606 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 797 )( 797 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 605 )( 605 ))
          (PORT ADR5 ( 615 )( 615 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_35)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 778 )( 778 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 629 )( 629 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_34)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 778 )( 778 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 774 )( 774 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_33)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 778 )( 778 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 583 )( 583 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_32)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 778 )( 778 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 629 )( 629 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_nfl_reg_decr_cor)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2458 )( 2458 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_nfl_reg_inc_dec_b_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 796 )( 796 ))
          (PORT ADR5 ( 1764 )( 1764 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_ftl)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 1062 )( 1062 ))
          (PORT SRST ( 2432 )( 2432 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_ftl_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 901 )( 901 ))
          (PORT ADR4 ( 606 )( 606 ))
          (PORT ADR5 ( 320 )( 320 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_uflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2765 )( 2765 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_uflow_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 821 )( 821 ))
          (PORT ADR1 ( 549 )( 549 ))
          (PORT ADR2 ( 311 )( 311 ))
          (PORT ADR3 ( 895 )( 895 ))
          (PORT ADR4 ( 403 )( 403 ))
          (PORT ADR5 ( 1116 )( 1116 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2762 )( 2762 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 917 )( 917 ))
          (PORT ADR1 ( 920 )( 920 ))
          (PORT ADR2 ( 1112 )( 1112 ))
          (PORT ADR3 ( 404 )( 404 ))
          (PORT ADR4 ( 641 )( 641 ))
          (PORT ADR5 ( 1236 )( 1236 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2759 )( 2759 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 701 )( 701 ))
          (PORT ADR1 ( 925 )( 925 ))
          (PORT ADR2 ( 1017 )( 1017 ))
          (PORT ADR3 ( 408 )( 408 ))
          (PORT ADR4 ( 634 )( 634 ))
          (PORT ADR5 ( 1244 )( 1244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_cnt_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 699 )( 699 ))
          (PORT ADR3 ( 427 )( 427 ))
          (PORT ADR4 ( 793 )( 793 ))
          (PORT ADR5 ( 1082 )( 1082 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_cnt_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1126 )( 1126 ))
          (PORT ADR3 ( 643 )( 643 ))
          (PORT ADR4 ( 889 )( 889 ))
          (PORT ADR5 ( 594 )( 594 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_cnt_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 854 )( 854 ))
          (PORT ADR3 ( 423 )( 423 ))
          (PORT ADR4 ( 301 )( 301 ))
          (PORT ADR5 ( 1096 )( 1096 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_Msub__AUX_84_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 973 )( 973 ))
          (PORT ADR1 ( 900 )( 900 ))
          (PORT ADR2 ( 498 )( 498 ))
          (PORT ADR3 ( 955 )( 955 ))
          (PORT ADR4 ( 393 )( 393 ))
          (PORT ADR5 ( 1087 )( 1087 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2902 )( 2902 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 397 )( 397 ))
          (PORT ADR1 ( 802 )( 802 ))
          (PORT ADR2 ( 1333 )( 1333 ))
          (PORT ADR3 ( 1071 )( 1071 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 164 )( 164 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rst_n_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1873 )( 1873 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wrtrans_pcpl1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 579 )( 579 ))
          (PORT ADR2 ( 1069 )( 1069 ))
          (PORT ADR3 ( 798 )( 798 ))
          (PORT ADR4 ( 1563 )( 1563 ))
          (PORT ADR5 ( 1967 )( 1967 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_en_np)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1891 )( 1891 ))
          (PORT I ( 460 )( 460 ))
          (PORT SRST ( 840 )( 840 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_sub0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1309 )( 1309 ))
          (PORT ADR3 ( 539 )( 539 ))
          (PORT ADR4 ( 882 )( 882 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_poisoned_reg)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 507 )( 507 ))
          (PORT CLK ( 1885 )( 1885 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 964 )( 964 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_poisoned_reg_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1313 )( 1313 ))
          (PORT ADR2 ( 815 )( 815 ))
          (PORT ADR3 ( 1222 )( 1222 ))
          (PORT ADR4 ( 1357 )( 1357 ))
          (PORT ADR5 ( 680 )( 680 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wrtrans_pcpl_aftersof)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 846 )( 846 ))
          (PORT CLK ( 1878 )( 1878 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1014 )( 1014 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wrtrans_pcpl_aftersof_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1462 )( 1462 ))
          (PORT ADR2 ( 884 )( 884 ))
          (PORT ADR3 ( 2032 )( 2032 ))
          (PORT ADR4 ( 1147 )( 1147 ))
          (PORT ADR5 ( 769 )( 769 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wrtrans_np_aftersof)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 846 )( 846 ))
          (PORT CLK ( 1878 )( 1878 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1014 )( 1014 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wrtrans_np_aftersof_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1094 )( 1094 ))
          (PORT ADR2 ( 1003 )( 1003 ))
          (PORT ADR3 ( 2024 )( 2024 ))
          (PORT ADR4 ( 1821 )( 1821 ))
          (PORT ADR5 ( 903 )( 903 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_src_rdy_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 495 )( 495 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_len)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1063 )( 1063 ))
          (PORT CLK ( 1838 )( 1838 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1545 )( 1545 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_len_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 965 )( 965 ))
          (PORT ADR3 ( 599 )( 599 ))
          (PORT ADR4 ( 887 )( 887 ))
          (PORT ADR5 ( 818 )( 818 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2534 )( 2534 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1993 )( 1993 ))
          (PORT ADR5 ( 2066 )( 2066 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2536 )( 2536 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1996 )( 1996 ))
          (PORT ADR5 ( 1882 )( 1882 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1009 )( 1009 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 710 )( 710 ))
          (PORT ADR5 ( 586 )( 586 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1009 )( 1009 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1218 )( 1218 ))
          (PORT ADR5 ( 504 )( 504 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 948 )( 948 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 972 )( 972 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 606 )( 606 ))
          (PORT RST ( 2413 )( 2413 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2746 )( 2746 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 971 )( 971 ))
          (PORT ADR1 ( 883 )( 883 ))
          (PORT ADR2 ( 991 )( 991 ))
          (PORT ADR3 ( 386 )( 386 ))
          (PORT ADR4 ( 622 )( 622 ))
          (PORT ADR5 ( 1197 )( 1197 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2744 )( 2744 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_count_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 786 )( 786 ))
          (PORT ADR1 ( 885 )( 885 ))
          (PORT ADR2 ( 994 )( 994 ))
          (PORT ADR3 ( 389 )( 389 ))
          (PORT ADR4 ( 619 )( 619 ))
          (PORT ADR5 ( 1200 )( 1200 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_err_ftl_en1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 949 )( 949 ))
          (PORT ADR5 ( 957 )( 957 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_cnt_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 834 )( 834 ))
          (PORT ADR3 ( 401 )( 401 ))
          (PORT ADR4 ( 291 )( 291 ))
          (PORT ADR5 ( 1054 )( 1054 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1779 )( 1779 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2673 )( 2673 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1460 )( 1460 ))
          (PORT ADR3 ( 515 )( 515 ))
          (PORT ADR4 ( 755 )( 755 ))
          (PORT ADR5 ( 1187 )( 1187 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_Madd_AUX_83_addsub0000_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 931 )( 931 ))
          (PORT ADR1 ( 701 )( 701 ))
          (PORT ADR2 ( 929 )( 929 ))
          (PORT ADR3 ( 858 )( 858 ))
          (PORT ADR4 ( 465 )( 465 ))
          (PORT ADR5 ( 1061 )( 1061 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_extra)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1775 )( 1775 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2883 )( 2883 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_extra_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 382 )( 382 ))
          (PORT ADR1 ( 1311 )( 1311 ))
          (PORT ADR2 ( 765 )( 765 ))
          (PORT ADR3 ( 1038 )( 1038 ))
          (PORT ADR4 ( 567 )( 567 ))
          (PORT ADR5 ( 150 )( 150 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1775 )( 1775 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2883 )( 2883 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1325 )( 1325 ))
          (PORT ADR1 ( 556 )( 556 ))
          (PORT ADR2 ( 712 )( 712 ))
          (PORT ADR3 ( 1142 )( 1142 ))
          (PORT ADR4 ( 1163 )( 1163 ))
          (PORT ADR5 ( 744 )( 744 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1775 )( 1775 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2881 )( 2881 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_ftl_cntr_reg_cnt_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1590 )( 1590 ))
          (PORT ADR1 ( 857 )( 857 ))
          (PORT ADR2 ( 1141 )( 1141 ))
          (PORT ADR3 ( 473 )( 473 ))
          (PORT ADR4 ( 1328 )( 1328 ))
          (PORT ADR5 ( 748 )( 748 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1907 )( 1907 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 869 )( 869 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 706 )( 706 ))
          (PORT ADR1 ( 1151 )( 1151 ))
          (PORT ADR2 ( 905 )( 905 ))
          (PORT ADR3 ( 968 )( 968 ))
          (PORT ADR4 ( 654 )( 654 ))
          (PORT ADR5 ( 635 )( 635 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1907 )( 1907 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 871 )( 871 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 308 )( 308 ))
          (PORT DI[1] ( 499 )( 499 ))
          (PORT DI[2] ( 653 )( 653 ))
          (PORT DI[3] ( 653 )( 653 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 814 )( 814 ))
          (PORT ADR1 ( 1140 )( 1140 ))
          (PORT ADR2 ( 904 )( 904 ))
          (PORT ADR3 ( 956 )( 956 ))
          (PORT ADR4 ( 641 )( 641 ))
          (PORT ADR5 ( 622 )( 622 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1907 )( 1907 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 868 )( 868 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 935 )( 935 ))
          (PORT ADR1 ( 882 )( 882 ))
          (PORT ADR2 ( 1489 )( 1489 ))
          (PORT ADR3 ( 381 )( 381 ))
          (PORT ADR4 ( 430 )( 430 ))
          (PORT ADR5 ( 837 )( 837 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1227 )( 1227 ))
          (PORT ADR1 ( 879 )( 879 ))
          (PORT ADR2 ( 1373 )( 1373 ))
          (PORT ADR3 ( 374 )( 374 ))
          (PORT ADR4 ( 434 )( 434 ))
          (PORT ADR5 ( 843 )( 843 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 1041 )( 1041 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_sub0000_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 984 )( 984 ))
          (PORT ADR2 ( 522 )( 522 ))
          (PORT ADR3 ( 1007 )( 1007 ))
          (PORT ADR4 ( 628 )( 628 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__136_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1043 )( 1043 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 502 )( 502 ))
          (PORT DI[1] ( 502 )( 502 ))
          (PORT DI[2] ( 649 )( 649 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 739 )( 739 ))
          (PORT ADR1 ( 1228 )( 1228 ))
          (PORT ADR2 ( 977 )( 977 ))
          (PORT ADR3 ( 375 )( 375 ))
          (PORT ADR4 ( 996 )( 996 ))
          (PORT ADR5 ( 615 )( 615 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 1040 )( 1040 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 953 )( 953 ))
          (PORT ADR1 ( 653 )( 653 ))
          (PORT ADR2 ( 1338 )( 1338 ))
          (PORT ADR3 ( 298 )( 298 ))
          (PORT ADR4 ( 738 )( 738 ))
          (PORT ADR5 ( 830 )( 830 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 1037 )( 1037 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 788 )( 788 ))
          (PORT ADR1 ( 646 )( 646 ))
          (PORT ADR2 ( 800 )( 800 ))
          (PORT ADR3 ( 965 )( 965 ))
          (PORT ADR4 ( 735 )( 735 ))
          (PORT ADR5 ( 836 )( 836 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1031 )( 1031 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_np_addto_add0000_xor_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 496 )( 496 ))
          (PORT ADR1 ( 668 )( 668 ))
          (PORT ADR2 ( 730 )( 730 ))
          (PORT ADR3 ( 899 )( 899 ))
          (PORT ADR4 ( 797 )( 797 ))
          (PORT ADR5 ( 199 )( 199 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_pcpl_addto_add0000_xor_8_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 1027 )( 1027 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_sub0000_1_12)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 739 )( 739 ))
          (PORT ADR3 ( 1271 )( 1271 ))
          (PORT ADR4 ( 448 )( 448 ))
          (PORT ADR5 ( 739 )( 739 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_sof_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1891 )( 1891 ))
          (PORT I ( 639 )( 639 ))
          (PORT SRST ( 902 )( 902 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1891 )( 1891 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 899 )( 899 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_np_addto_add0000_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 796 )( 796 ))
          (PORT ADR1 ( 391 )( 391 ))
          (PORT ADR2 ( 302 )( 302 ))
          (PORT ADR3 ( 1139 )( 1139 ))
          (PORT ADR4 ( 595 )( 595 ))
          (PORT ADR5 ( 968 )( 968 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 652 )( 652 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 633 )( 633 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 652 )( 652 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 465 )( 465 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 652 )( 652 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 484 )( 484 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 652 )( 652 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 625 )( 625 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_cy_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 317 )( 317 ))
          (PORT ADR1 ( 692 )( 692 ))
          (PORT ADR2 ( 456 )( 456 ))
          (PORT ADR3 ( 415 )( 415 ))
          (PORT ADR4 ( 899 )( 899 ))
          (PORT ADR5 ( 496 )( 496 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 650 )( 650 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_5_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2088 )( 2088 ))
          (PORT ADR2 ( 463 )( 463 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 669 )( 669 ))
          (PORT ADR5 ( 166 )( 166 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 650 )( 650 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 825 )( 825 ))
          (PORT ADR2 ( 458 )( 458 ))
          (PORT ADR3 ( 423 )( 423 ))
          (PORT ADR4 ( 678 )( 678 ))
          (PORT ADR5 ( 1764 )( 1764 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 650 )( 650 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 684 )( 684 ))
          (PORT ADR3 ( 412 )( 412 ))
          (PORT ADR4 ( 1769 )( 1769 ))
          (PORT ADR5 ( 462 )( 462 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_en_np_not00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1955 )( 1955 ))
          (PORT ADR5 ( 493 )( 493 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_src_rdy_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1898 )( 1898 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1263 )( 1263 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_src_rdy_o_and00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 311 )( 311 ))
          (PORT ADR4 ( 966 )( 966 ))
          (PORT ADR5 ( 901 )( 901 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_eof_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1898 )( 1898 ))
          (PORT I ( 746 )( 746 ))
          (PORT SRST ( 1265 )( 1265 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_sof_p1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1898 )( 1898 ))
          (PORT I ( 466 )( 466 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_sof_p2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1898 )( 1898 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1259 )( 1259 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_sof_p2_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 900 )( 900 ))
          (PORT ADR4 ( 524 )( 524 ))
          (PORT ADR5 ( 838 )( 838 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_sof_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 1425 )( 1425 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_37)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1896 )( 1896 ))
          (PORT D ( 1167 )( 1167 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_36)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1896 )( 1896 ))
          (PORT D ( 860 )( 860 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_38)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1896 )( 1896 ))
          (PORT D ( 1024 )( 1024 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1914 )( 1914 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_32)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1899 )( 1899 ))
          (PORT D ( 2185 )( 2185 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1919 )( 1919 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_44)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1904 )( 1904 ))
          (PORT D ( 2047 )( 2047 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1919 )( 1919 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_41)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1904 )( 1904 ))
          (PORT D ( 1846 )( 1846 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1919 )( 1919 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_40)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1904 )( 1904 ))
          (PORT D ( 1842 )( 1842 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1919 )( 1919 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_39)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1904 )( 1904 ))
          (PORT D ( 1841 )( 1841 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 999 )( 999 ))
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 1620 )( 1620 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 706 )( 706 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_mux0000_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 677 )( 677 ))
          (PORT ADR2 ( 1011 )( 1011 ))
          (PORT ADR3 ( 751 )( 751 ))
          (PORT ADR4 ( 934 )( 934 ))
          (PORT ADR5 ( 882 )( 882 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 706 )( 706 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 940 )( 940 ))
          (PORT ADR2 ( 1019 )( 1019 ))
          (PORT ADR3 ( 879 )( 879 ))
          (PORT ADR4 ( 670 )( 670 ))
          (PORT ADR5 ( 755 )( 755 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_cfg_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 507 )( 507 ))
          (PORT CLK ( 1858 )( 1858 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1832 )( 1832 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_cfg_o_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 391 )( 391 ))
          (PORT ADR5 ( 286 )( 286 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ur_format)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 843 )( 843 ))
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1669 )( 1669 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ur_format_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 798 )( 798 ))
          (PORT ADR5 ( 407 )( 407 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_delay_ct_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1864 )( 1864 ))
          (PORT ADR5 ( 714 )( 714 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2588 )( 2588 ))
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR4 ( 2005 )( 2005 ))
          (PORT ADR5 ( 1908 )( 1908 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2593 )( 2593 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 2011 )( 2011 ))
          (PORT ADR5 ( 2251 )( 2251 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_maxsize_and00001_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1444 )( 1444 ))
          (PORT ADR1 ( 1381 )( 1381 ))
          (PORT ADR2 ( 826 )( 826 ))
          (PORT ADR3 ( 735 )( 735 ))
          (PORT ADR4 ( 1095 )( 1095 ))
          (PORT ADR5 ( 921 )( 921 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_eval_check_q3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_Mshreg_eval_check_q3)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT D ( 462 )( 462 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 636 )( 636 ))
          (PORT SRST ( 1043 )( 1043 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 774 )( 774 ))
          (PORT SRST ( 1045 )( 1045 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 464 )( 464 ))
          (PORT SRST ( 1042 )( 1042 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 613 )( 613 ))
          (PORT SRST ( 1039 )( 1039 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_eval_check_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 1110 )( 1110 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_eval_check_q1_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 774 )( 774 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_is_cplt)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 1087 )( 1087 ))
          (PORT SRST ( 2233 )( 2233 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_ftl_reg_ftl_num_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 578 )( 578 ))
          (PORT RST ( 2448 )( 2448 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 1873 )( 1873 ))
          (PORT RST ( 2864 )( 2864 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Msub_pcpl_addto_sub0000_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1454 )( 1454 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 415 )( 415 ))
          (PORT ADR5 ( 820 )( 820 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_rden1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1747 )( 1747 ))
          (PORT ADR1 ( 1347 )( 1347 ))
          (PORT ADR2 ( 506 )( 506 ))
          (PORT ADR3 ( 777 )( 777 ))
          (PORT ADR4 ( 773 )( 773 ))
          (PORT ADR5 ( 1115 )( 1115 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 854 )( 854 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_np_addto_add00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 721 )( 721 ))
          (PORT ADR2 ( 973 )( 973 ))
          (PORT ADR3 ( 441 )( 441 ))
          (PORT ADR4 ( 618 )( 618 ))
          (PORT ADR5 ( 1074 )( 1074 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdtrans_np1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1314 )( 1314 ))
          (PORT ADR3 ( 1066 )( 1066 ))
          (PORT ADR4 ( 667 )( 667 ))
          (PORT ADR5 ( 650 )( 650 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1014 )( 1014 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Madd_np_addto_add0000_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 816 )( 816 ))
          (PORT ADR1 ( 665 )( 665 ))
          (PORT ADR2 ( 468 )( 468 ))
          (PORT ADR3 ( 444 )( 444 ))
          (PORT ADR4 ( 854 )( 854 ))
          (PORT ADR5 ( 184 )( 184 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 640 )( 640 ))
          (PORT ADR5 ( 1030 )( 1030 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 643 )( 643 ))
          (PORT ADR5 ( 437 )( 437 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_np_addto_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 773 )( 773 ))
          (PORT ADR5 ( 735 )( 735 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 645 )( 645 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 954 )( 954 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1850 )( 1850 ))
          (PORT ADR5 ( 854 )( 854 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 645 )( 645 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 793 )( 793 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rewind_cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 645 )( 645 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 624 )( 624 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 643 )( 643 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 307 )( 307 ))
          (PORT ADR1 ( 640 )( 640 ))
          (PORT ADR2 ( 904 )( 904 ))
          (PORT ADR3 ( 376 )( 376 ))
          (PORT ADR4 ( 417 )( 417 ))
          (PORT ADR5 ( 769 )( 769 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 643 )( 643 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 651 )( 651 ))
          (PORT ADR1 ( 1058 )( 1058 ))
          (PORT ADR2 ( 448 )( 448 ))
          (PORT ADR3 ( 386 )( 386 ))
          (PORT ADR4 ( 1165 )( 1165 ))
          (PORT ADR5 ( 644 )( 644 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wraddr_rewind_not000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 440 )( 440 ))
          (PORT ADR4 ( 658 )( 658 ))
          (PORT ADR5 ( 1727 )( 1727 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 643 )( 643 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 257 )( 257 ))
          (PORT ADR2 ( 641 )( 641 ))
          (PORT ADR3 ( 290 )( 290 ))
          (PORT ADR4 ( 399 )( 399 ))
          (PORT ADR5 ( 623 )( 623 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 640 )( 640 ))
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Mcount_wr_word_cnt_xor_6_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 401 )( 401 ))
          (PORT ADR1 ( 1333 )( 1333 ))
          (PORT ADR2 ( 957 )( 957 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 821 )( 821 ))
          (PORT ADR5 ( 868 )( 868 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_wr_word_cnt_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1935 )( 1935 ))
          (PORT ADR5 ( 628 )( 628 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_preeof_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1896 )( 1896 ))
          (PORT I ( 1051 )( 1051 ))
          (PORT SRST ( 1239 )( 1239 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cpl_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 537 )( 537 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 278 )( 278 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cfg_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 537 )( 537 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 581 )( 581 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 699 )( 699 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_mux0000_0_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 658 )( 658 ))
          (PORT ADR2 ( 733 )( 733 ))
          (PORT ADR3 ( 972 )( 972 ))
          (PORT ADR4 ( 859 )( 859 ))
          (PORT ADR5 ( 914 )( 914 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 699 )( 699 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_barenc_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 975 )( 975 ))
          (PORT ADR2 ( 655 )( 655 ))
          (PORT ADR3 ( 736 )( 736 ))
          (PORT ADR4 ( 858 )( 858 ))
          (PORT ADR5 ( 917 )( 917 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_np_reg)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 693 )( 693 ))
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 432 )( 432 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ur_mem_lk)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 667 )( 667 ))
          (PORT CLK ( 1838 )( 1838 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1652 )( 1652 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ur_mem_lk_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 335 )( 335 ))
          (PORT ADR1 ( 424 )( 424 ))
          (PORT ADR2 ( 1096 )( 1096 ))
          (PORT ADR3 ( 1021 )( 1021 ))
          (PORT ADR4 ( 785 )( 785 ))
          (PORT ADR5 ( 694 )( 694 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_uc_cpl_lk)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 667 )( 667 ))
          (PORT CLK ( 1838 )( 1838 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1650 )( 1650 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_uc_cpl_lk_or000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 785 )( 785 ))
          (PORT ADR1 ( 1023 )( 1023 ))
          (PORT ADR2 ( 945 )( 945 ))
          (PORT ADR3 ( 693 )( 693 ))
          (PORT ADR4 ( 427 )( 427 ))
          (PORT ADR5 ( 332 )( 332 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_delay_ct)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 619 )( 619 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Mrom_delay_ct_mux000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 696 )( 696 ))
          (PORT ADR3 ( 1092 )( 1092 ))
          (PORT ADR4 ( 303 )( 303 ))
          (PORT ADR5 ( 596 )( 596 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_43)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 873 )( 873 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 728 )( 728 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_42)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 873 )( 873 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 636 )( 636 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_41)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 873 )( 873 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 739 )( 739 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_40)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 873 )( 873 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 605 )( 605 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_delay_ct_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 369 )( 369 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_maxsize_and00001_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1434 )( 1434 ))
          (PORT ADR1 ( 315 )( 315 ))
          (PORT ADR2 ( 534 )( 534 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR4 ( 1823 )( 1823 ))
          (PORT ADR5 ( 1404 )( 1404 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_maxsize)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 923 )( 923 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1679 )( 1679 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_maxsize_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 958 )( 958 ))
          (PORT ADR1 ( 910 )( 910 ))
          (PORT ADR2 ( 1078 )( 1078 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 867 )( 867 ))
          (PORT ADR5 ( 451 )( 451 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_uc_format)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 872 )( 872 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 742 )( 742 ))
          (PORT SRST ( 1824 )( 1824 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 586 )( 586 ))
          (PORT SRST ( 1175 )( 1175 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 760 )( 760 ))
          (PORT SRST ( 1175 )( 1175 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 589 )( 589 ))
          (PORT SRST ( 1175 )( 1175 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 575 )( 575 ))
          (PORT SRST ( 1173 )( 1173 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplt_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2216 )( 2216 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplt_Mrom_COND_87_rom000041)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 385 )( 385 ))
          (PORT ADR3 ( 1702 )( 1702 ))
          (PORT ADR4 ( 1183 )( 1183 ))
          (PORT ADR5 ( 530 )( 530 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplt_reg_cpl_num_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2214 )( 2214 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cplt_Mrom_COND_87_rom000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 602 )( 602 ))
          (PORT ADR3 ( 1099 )( 1099 ))
          (PORT ADR4 ( 1453 )( 1453 ))
          (PORT ADR5 ( 970 )( 970 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_decr_ftl1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1351 )( 1351 ))
          (PORT ADR5 ( 2012 )( 2012 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_ftl_reg_inc_dec_b)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2432 )( 2432 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_ftl_Mrom_COND_86_rom000041_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 432 )( 432 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cor_reg_cor_num_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1743 )( 1743 ))
          (PORT I ( 129 )( 129 ))
          (PORT SRST ( 2845 )( 2845 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_cnt_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 403 )( 403 ))
          (PORT ADR3 ( 517 )( 517 ))
          (PORT ADR4 ( 593 )( 593 ))
          (PORT ADR5 ( 910 )( 910 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 934 )( 934 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR5 ( 303 )( 303 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 934 )( 934 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 509 )( 509 ))
          (PORT DI[1] ( 192 )( 192 ))
          (PORT DI[2] ( 177 )( 177 ))
          (PORT DI[3] ( 189 )( 189 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR5 ( 300 )( 300 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 934 )( 934 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR5 ( 604 )( 604 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 383 )( 383 ))
          (PORT ADR5 ( 631 )( 631 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 26 )( 26 ))
          (PORT SSET ( 938 )( 938 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 395 )( 395 ))
          (PORT ADR5 ( 303 )( 303 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 938 )( 938 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 200 )( 200 ))
          (PORT DI[1] ( 194 )( 194 ))
          (PORT DI[2] ( 184 )( 184 ))
          (PORT DI[3] ( 197 )( 197 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR5 ( 300 )( 300 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 938 )( 938 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1054 )( 1054 ))
          (PORT ADR5 ( 528 )( 528 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 936 )( 936 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR5 ( 610 )( 610 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_xor_8_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1894 )( 1894 ))
          (PORT I ( 25 )( 25 ))
          (PORT SSET ( 1241 )( 1241 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_pcpl_words_lut_8_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR5 ( 612 )( 612 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_eof_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1910 )( 1910 ))
          (PORT I ( 840 )( 840 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_locked_q)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1192 )( 1192 ))
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 769 )( 769 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_latch_1st_dword_q4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 952 )( 952 ))
          (PORT SRST ( 2007 )( 2007 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_latch_1st_dword_q3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 1445 )( 1445 ))
          (PORT SRST ( 2007 )( 2007 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_latch_1st_dword_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 1112 )( 1112 ))
          (PORT SRST ( 2005 )( 2005 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_locked_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 732 )( 732 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 639 )( 639 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_np_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 792 )( 792 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_type_1dw)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 704 )( 704 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1564 )( 1564 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_type_1dw_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 812 )( 812 ))
          (PORT ADR1 ( 562 )( 562 ))
          (PORT ADR2 ( 345 )( 345 ))
          (PORT ADR3 ( 941 )( 941 ))
          (PORT ADR4 ( 823 )( 823 ))
          (PORT ADR5 ( 432 )( 432 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_cpl_ip)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 704 )( 704 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1562 )( 1562 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_cpl_ip_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 821 )( 821 ))
          (PORT ADR2 ( 560 )( 560 ))
          (PORT ADR3 ( 830 )( 830 ))
          (PORT ADR4 ( 437 )( 437 ))
          (PORT ADR5 ( 947 )( 947 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 892 )( 892 ))
          (PORT ADR3 ( 635 )( 635 ))
          (PORT ADR4 ( 742 )( 742 ))
          (PORT ADR5 ( 412 )( 412 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 417 )( 417 ))
          (PORT ADR3 ( 629 )( 629 ))
          (PORT ADR4 ( 1107 )( 1107 ))
          (PORT ADR5 ( 709 )( 709 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_39)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 882 )( 882 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 817 )( 817 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_38)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 882 )( 882 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 957 )( 957 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_37)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 882 )( 882 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 783 )( 783 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_36)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 882 )( 882 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 642 )( 642 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 571 )( 571 ))
          (PORT ADR2 ( 918 )( 918 ))
          (PORT ADR3 ( 531 )( 531 ))
          (PORT ADR4 ( 603 )( 603 ))
          (PORT ADR5 ( 788 )( 788 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 720 )( 720 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_0_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 621 )( 621 ))
          (PORT ADR3 ( 616 )( 616 ))
          (PORT ADR4 ( 853 )( 853 ))
          (PORT ADR5 ( 478 )( 478 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_tlp_uc_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 693 )( 693 ))
          (PORT CLK ( 1838 )( 1838 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1857 )( 1857 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_tlp_uc_o_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 711 )( 711 ))
          (PORT ADR3 ( 625 )( 625 ))
          (PORT ADR4 ( 1556 )( 1556 ))
          (PORT ADR5 ( 890 )( 890 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_decr_cplt1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 573 )( 573 ))
          (PORT ADR5 ( 549 )( 549 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_is_cplu)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 2904 )( 2904 ))
          (PORT SRST ( 2298 )( 2298 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_cor)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1770 )( 1770 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 1071 )( 1071 ))
          (PORT SRST ( 2767 )( 2767 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_send_cor_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 896 )( 896 ))
          (PORT ADR4 ( 602 )( 602 ))
          (PORT ADR5 ( 316 )( 316 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_uflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2881 )( 2881 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_uflow_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 694 )( 694 ))
          (PORT ADR1 ( 1699 )( 1699 ))
          (PORT ADR2 ( 399 )( 399 ))
          (PORT ADR3 ( 891 )( 891 ))
          (PORT ADR4 ( 310 )( 310 ))
          (PORT ADR5 ( 643 )( 643 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2881 )( 2881 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1133 )( 1133 ))
          (PORT ADR2 ( 922 )( 922 ))
          (PORT ADR3 ( 301 )( 301 ))
          (PORT ADR4 ( 445 )( 445 ))
          (PORT ADR5 ( 817 )( 817 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2879 )( 2879 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1131 )( 1131 ))
          (PORT ADR2 ( 672 )( 672 ))
          (PORT ADR3 ( 802 )( 802 ))
          (PORT ADR4 ( 450 )( 450 ))
          (PORT ADR5 ( 925 )( 925 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_mux0000_3_1_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1598 )( 1598 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_mux0000_3_12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1561 )( 1561 ))
          (PORT ADR1 ( 454 )( 454 ))
          (PORT ADR2 ( 353 )( 353 ))
          (PORT ADR3 ( 1077 )( 1077 ))
          (PORT ADR4 ( 662 )( 662 ))
          (PORT ADR5 ( 548 )( 548 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 3039 )( 3039 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_mux0000_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1550 )( 1550 ))
          (PORT ADR1 ( 1065 )( 1065 ))
          (PORT ADR2 ( 441 )( 441 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 352 )( 352 ))
          (PORT ADR5 ( 649 )( 649 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_cnt_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 663 )( 663 ))
          (PORT ADR3 ( 443 )( 443 ))
          (PORT ADR4 ( 381 )( 381 ))
          (PORT ADR5 ( 943 )( 943 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1770 )( 1770 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2876 )( 2876 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1809 )( 1809 ))
          (PORT ADR2 ( 1528 )( 1528 ))
          (PORT ADR3 ( 892 )( 892 ))
          (PORT ADR4 ( 144 )( 144 ))
          (PORT ADR5 ( 387 )( 387 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_pcpl_words_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1879 )( 1879 ))
          (PORT I ( 417 )( 417 ))
          (PORT SRST ( 1179 )( 1179 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_rdtrans_pcpl1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 713 )( 713 ))
          (PORT ADR3 ( 831 )( 831 ))
          (PORT ADR4 ( 1246 )( 1246 ))
          (PORT ADR5 ( 1031 )( 1031 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_pcpl_addto_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 744 )( 744 ))
          (PORT SRST ( 907 )( 907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_dsc_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1483 )( 1483 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_dsc_o_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 873 )( 873 ))
          (PORT ADR5 ( 941 )( 941 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_vend_msg_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 691 )( 691 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 873 )( 873 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_bar_ok_and0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 424 )( 424 ))
          (PORT ADR2 ( 781 )( 781 ))
          (PORT ADR3 ( 746 )( 746 ))
          (PORT ADR4 ( 733 )( 733 ))
          (PORT ADR5 ( 1292 )( 1292 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_bar_ok)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 691 )( 691 ))
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_bar_ok_and0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 529 )( 529 ))
          (PORT ADR1 ( 355 )( 355 ))
          (PORT ADR2 ( 753 )( 753 ))
          (PORT ADR3 ( 755 )( 755 ))
          (PORT ADR4 ( 999 )( 999 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_load_aperture_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 877 )( 877 ))
          (PORT SRST ( 1657 )( 1657 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fulltype_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 504 )( 504 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fulltype_mux00001_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 601 )( 601 ))
          (PORT ADR1 ( 545 )( 545 ))
          (PORT ADR2 ( 341 )( 341 ))
          (PORT ADR3 ( 894 )( 894 ))
          (PORT ADR4 ( 791 )( 791 ))
          (PORT ADR5 ( 634 )( 634 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fulltype)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 677 )( 677 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 1537 )( 1537 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fulltype_mux00001_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 597 )( 597 ))
          (PORT ADR1 ( 543 )( 543 ))
          (PORT ADR2 ( 346 )( 346 ))
          (PORT ADR3 ( 891 )( 891 ))
          (PORT ADR4 ( 787 )( 787 ))
          (PORT ADR5 ( 629 )( 629 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ur_type1_cfg)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 677 )( 677 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1537 )( 1537 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ur_pwr_mgmt_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 330 )( 330 ))
          (PORT ADR1 ( 418 )( 418 ))
          (PORT ADR2 ( 543 )( 543 ))
          (PORT ADR3 ( 908 )( 908 ))
          (PORT ADR4 ( 777 )( 777 ))
          (PORT ADR5 ( 807 )( 807 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_cfg0_ip)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 677 )( 677 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1535 )( 1535 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_cfg0_ip_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 421 )( 421 ))
          (PORT ADR1 ( 327 )( 327 ))
          (PORT ADR2 ( 542 )( 542 ))
          (PORT ADR3 ( 910 )( 910 ))
          (PORT ADR4 ( 780 )( 780 ))
          (PORT ADR5 ( 810 )( 810 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2605 )( 2605 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2421 )( 2421 ))
          (PORT ADR5 ( 2017 )( 2017 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2608 )( 2608 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 2423 )( 2423 ))
          (PORT ADR5 ( 1694 )( 1694 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_rid_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 697 )( 697 ))
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 1533 )( 1533 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 697 )( 697 ))
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 1885 )( 1885 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 646 )( 646 ))
          (PORT ADR1 ( 885 )( 885 ))
          (PORT ADR2 ( 512 )( 512 ))
          (PORT ADR3 ( 587 )( 587 ))
          (PORT ADR4 ( 753 )( 753 ))
          (PORT ADR5 ( 597 )( 597 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 693 )( 693 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 243 )( 243 ))
          (PORT ADR5 ( 834 )( 834 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_tlp_ur_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 666 )( 666 ))
          (PORT CLK ( 1811 )( 1811 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1830 )( 1830 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_tlp_ur_o_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 693 )( 693 ))
          (PORT ADR3 ( 613 )( 613 ))
          (PORT ADR4 ( 1536 )( 1536 ))
          (PORT ADR5 ( 683 )( 683 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2854 )( 2854 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1114 )( 1114 ))
          (PORT ADR2 ( 628 )( 628 ))
          (PORT ADR3 ( 303 )( 303 ))
          (PORT ADR4 ( 431 )( 431 ))
          (PORT ADR5 ( 886 )( 886 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2852 )( 2852 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_count_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1113 )( 1113 ))
          (PORT ADR2 ( 891 )( 891 ))
          (PORT ADR3 ( 292 )( 292 ))
          (PORT ADR4 ( 434 )( 434 ))
          (PORT ADR5 ( 804 )( 804 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_cnt_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 430 )( 430 ))
          (PORT ADR3 ( 635 )( 635 ))
          (PORT ADR4 ( 606 )( 606 ))
          (PORT ADR5 ( 342 )( 342 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3012 )( 3012 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 585 )( 585 ))
          (PORT ADR1 ( 1677 )( 1677 ))
          (PORT ADR2 ( 1785 )( 1785 ))
          (PORT ADR3 ( 871 )( 871 ))
          (PORT ADR4 ( 467 )( 467 ))
          (PORT ADR5 ( 375 )( 375 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3010 )( 3010 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_cnt_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1680 )( 1680 ))
          (PORT ADR2 ( 873 )( 873 ))
          (PORT ADR3 ( 1784 )( 1784 ))
          (PORT ADR4 ( 295 )( 295 ))
          (PORT ADR5 ( 378 )( 378 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_Madd_AUX_83_addsub0000_cy_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2040 )( 2040 ))
          (PORT ADR2 ( 565 )( 565 ))
          (PORT ADR3 ( 515 )( 515 ))
          (PORT ADR4 ( 284 )( 284 ))
          (PORT ADR5 ( 918 )( 918 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_extra)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1743 )( 1743 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2851 )( 2851 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_reg_extra_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1603 )( 1603 ))
          (PORT ADR2 ( 2036 )( 2036 ))
          (PORT ADR3 ( 732 )( 732 ))
          (PORT ADR4 ( 366 )( 366 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_cnt_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1059 )( 1059 ))
          (PORT ADR3 ( 399 )( 399 ))
          (PORT ADR4 ( 533 )( 533 ))
          (PORT ADR5 ( 627 )( 627 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cor_cntr_Msub__AUX_84_cy_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 868 )( 868 ))
          (PORT ADR2 ( 1791 )( 1791 ))
          (PORT ADR3 ( 741 )( 741 ))
          (PORT ADR4 ( 750 )( 750 ))
          (PORT ADR5 ( 234 )( 234 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 26 )( 26 ))
          (PORT SSET ( 1035 )( 1035 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR5 ( 437 )( 437 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 24 )( 24 ))
          (PORT SSET ( 1037 )( 1037 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 314 )( 314 ))
          (PORT DI[1] ( 171 )( 171 ))
          (PORT DI[2] ( 168 )( 168 ))
          (PORT DI[3] ( 168 )( 168 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR5 ( 1248 )( 1248 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 24 )( 24 ))
          (PORT SSET ( 1034 )( 1034 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR5 ( 794 )( 794 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 527 )( 527 ))
          (PORT ADR5 ( 550 )( 550 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 24 )( 24 ))
          (PORT SSET ( 1070 )( 1070 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_xor_6_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 171 )( 171 ))
          (PORT DI[1] ( 178 )( 178 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 307 )( 307 ))
          (PORT ADR5 ( 693 )( 693 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 24 )( 24 ))
          (PORT SSET ( 1067 )( 1067 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR5 ( 944 )( 944 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 25 )( 25 ))
          (PORT SSET ( 1064 )( 1064 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_Maccum_remain_np_words_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR5 ( 952 )( 952 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_7)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT D ( 1977 )( 1977 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_1)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT D ( 1849 )( 1849 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT D ( 2335 )( 2335 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_rem_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 964 )( 964 ))
          (PORT SSET ( 1536 )( 1536 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_5)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT D ( 418 )( 418 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_4)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT D ( 263 )( 263 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_3)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT D ( 264 )( 264 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_2)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT D ( 263 )( 263 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1898 )( 1898 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_6)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT D ( 280 )( 280 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_src_rdy_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_src_rdy_q_5)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1853 )( 1853 ))
          (PORT D ( 402 )( 402 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr64_in_q_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 2604 )( 2604 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_46)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1851 )( 1851 ))
          (PORT D ( 1770 )( 1770 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_tlp_filt_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1056 )( 1056 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 431 )( 431 ))
          (PORT SRST ( 1680 )( 1680 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_eof_nd_q_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 1006 )( 1006 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 674 )( 674 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_6_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1121 )( 1121 ))
          (PORT ADR3 ( 774 )( 774 ))
          (PORT ADR4 ( 717 )( 717 ))
          (PORT ADR5 ( 963 )( 963 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 674 )( 674 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_3_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 546 )( 546 ))
          (PORT ADR3 ( 995 )( 995 ))
          (PORT ADR4 ( 705 )( 705 ))
          (PORT ADR5 ( 581 )( 581 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 674 )( 674 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_2_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 539 )( 539 ))
          (PORT ADR3 ( 1003 )( 1003 ))
          (PORT ADR4 ( 1035 )( 1035 ))
          (PORT ADR5 ( 975 )( 975 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1127 )( 1127 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 1740 )( 1740 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1127 )( 1127 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 2035 )( 2035 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1127 )( 1127 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 2322 )( 2322 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1127 )( 1127 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 2225 )( 2225 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_47)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1009 )( 1009 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 586 )( 586 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_46)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1009 )( 1009 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 757 )( 757 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_45)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1009 )( 1009 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 616 )( 616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_44)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1009 )( 1009 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 581 )( 581 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2932 )( 2932 ))
          (PORT ADR3 ( 398 )( 398 ))
          (PORT ADR4 ( 2188 )( 2188 ))
          (PORT ADR5 ( 2122 )( 2122 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2937 )( 2937 ))
          (PORT ADR3 ( 395 )( 395 ))
          (PORT ADR4 ( 2196 )( 2196 ))
          (PORT ADR5 ( 1713 )( 1713 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 851 )( 851 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 1652 )( 1652 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 851 )( 851 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 1578 )( 1578 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 851 )( 851 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 1574 )( 1574 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 851 )( 851 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 1400 )( 1400 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 630 )( 630 ))
          (PORT SRST ( 1037 )( 1037 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 920 )( 920 ))
          (PORT SRST ( 1039 )( 1039 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 792 )( 792 ))
          (PORT SRST ( 1036 )( 1036 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 623 )( 623 ))
          (PORT SRST ( 1033 )( 1033 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem41_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1260 )( 1260 ))
          (PORT RADR1 ( 1164 )( 1164 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 786 )( 786 ))
          (PORT WADR0 ( 1260 )( 1260 ))
          (PORT WADR1 ( 1164 )( 1164 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 511 )( 511 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem42_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1260 )( 1260 ))
          (PORT RADR1 ( 1164 )( 1164 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 490 )( 490 ))
          (PORT WADR0 ( 1260 )( 1260 ))
          (PORT WADR1 ( 1164 )( 1164 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 511 )( 511 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2721 )( 2721 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem41_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1944 )( 1944 ))
          (PORT RADR1 ( 2277 )( 2277 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 461 )( 461 ))
          (PORT WADR0 ( 1260 )( 1260 ))
          (PORT WADR1 ( 1164 )( 1164 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 511 )( 511 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem42_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1944 )( 1944 ))
          (PORT RADR1 ( 2277 )( 2277 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 615 )( 615 ))
          (PORT WADR0 ( 1260 )( 1260 ))
          (PORT WADR1 ( 1164 )( 1164 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 511 )( 511 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2718 )( 2718 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem43_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1949 )( 1949 ))
          (PORT RADR1 ( 2112 )( 2112 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 494 )( 494 ))
          (PORT WADR0 ( 1260 )( 1260 ))
          (PORT WADR1 ( 1164 )( 1164 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 511 )( 511 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 440 )( 440 ))
          (PORT RST ( 2715 )( 2715 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem43_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1262 )( 1262 ))
          (PORT RADR1 ( 990 )( 990 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 808 )( 808 ))
          (PORT WADR0 ( 1260 )( 1260 ))
          (PORT WADR1 ( 1164 )( 1164 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 511 )( 511 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_0__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 801 )( 801 ))
          (PORT ADR1 ( 581 )( 581 ))
          (PORT ADR2 ( 1034 )( 1034 ))
          (PORT ADR3 ( 1894 )( 1894 ))
          (PORT ADR4 ( 680 )( 680 ))
          (PORT ADR5 ( 1072 )( 1072 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_sent_check_q3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 803 )( 803 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1154 )( 1154 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 434 )( 434 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1154 )( 1154 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 616 )( 616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1154 )( 1154 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 595 )( 595 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1154 )( 1154 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 437 )( 437 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 433 )( 433 ))
          (PORT SRST ( 834 )( 834 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 617 )( 617 ))
          (PORT SRST ( 836 )( 836 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 419 )( 419 ))
          (PORT SRST ( 833 )( 833 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 440 )( 440 ))
          (PORT SRST ( 830 )( 830 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem8_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 1289 )( 1289 ))
          (PORT RADR2 ( 1195 )( 1195 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 489 )( 489 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 1289 )( 1289 ))
          (PORT WADR2 ( 1195 )( 1195 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 890 )( 890 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (457)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (457)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2022 )( 2022 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem8_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 1275 )( 1275 ))
          (PORT RADR2 ( 795 )( 795 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 570 )( 570 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 1289 )( 1289 ))
          (PORT WADR2 ( 1195 )( 1195 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 890 )( 890 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (767)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (767)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem9_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 1110 )( 1110 ))
          (PORT RADR2 ( 1184 )( 1184 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 299 )( 299 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 1289 )( 1289 ))
          (PORT WADR2 ( 1195 )( 1195 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 890 )( 890 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1384 )( 1384 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (746)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (746)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 51 )( 51 ))
          (PORT RST ( 2016 )( 2016 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem9_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 969 )( 969 ))
          (PORT RADR2 ( 978 )( 978 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 619 )( 619 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 1289 )( 1289 ))
          (PORT WADR2 ( 1195 )( 1195 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 890 )( 890 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1372 )( 1372 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (732)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (732)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cor_reg_decr_cor)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2775 )( 2775 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_wtd_cor_reg_inc_dec_b_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 602 )( 602 ))
          (PORT ADR5 ( 917 )( 917 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd3_In40)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 720 )( 720 ))
          (PORT ADR2 ( 951 )( 951 ))
          (PORT ADR3 ( 838 )( 838 ))
          (PORT ADR4 ( 434 )( 434 ))
          (PORT ADR5 ( 753 )( 753 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd4_In37)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 656 )( 656 ))
          (PORT ADR2 ( 927 )( 927 ))
          (PORT ADR3 ( 917 )( 917 ))
          (PORT ADR4 ( 993 )( 993 ))
          (PORT ADR5 ( 743 )( 743 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_is_nfl)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3418 )( 3418 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_Out41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 574 )( 574 ))
          (PORT ADR4 ( 1104 )( 1104 ))
          (PORT ADR5 ( 419 )( 419 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_vld)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1878 )( 1878 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1034 )( 1034 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_vld_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1641 )( 1641 ))
          (PORT ADR1 ( 1389 )( 1389 ))
          (PORT ADR2 ( 975 )( 975 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 302 )( 302 ))
          (PORT ADR5 ( 1680 )( 1680 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_remain_np_words_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 430 )( 430 ))
          (PORT SSET ( 1016 )( 1016 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_1dw_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 963 )( 963 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1660 )( 1660 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_byte_ct_1dw_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2233 )( 2233 ))
          (PORT ADR3 ( 2163 )( 2163 ))
          (PORT ADR4 ( 1653 )( 1653 ))
          (PORT ADR5 ( 1720 )( 1720 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_1dw_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 963 )( 963 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1658 )( 1658 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_byte_ct_1dw_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2235 )( 2235 ))
          (PORT ADR3 ( 1656 )( 1656 ))
          (PORT ADR4 ( 2166 )( 2166 ))
          (PORT ADR5 ( 1723 )( 1723 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 667 )( 667 ))
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_5_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 527 )( 527 ))
          (PORT ADR3 ( 969 )( 969 ))
          (PORT ADR4 ( 917 )( 917 ))
          (PORT ADR5 ( 958 )( 958 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 667 )( 667 ))
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_4_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 524 )( 524 ))
          (PORT ADR3 ( 959 )( 959 ))
          (PORT ADR4 ( 553 )( 553 ))
          (PORT ADR5 ( 854 )( 854 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 689 )( 689 ))
          (PORT CLK ( 1837 )( 1837 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1083 )( 1083 ))
          (PORT ADR5 ( 483 )( 483 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 689 )( 689 ))
          (PORT CLK ( 1837 )( 1837 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_lower_addr_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1080 )( 1080 ))
          (PORT ADR5 ( 947 )( 947 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1120 )( 1120 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 1933 )( 1933 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1120 )( 1120 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 2534 )( 2534 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_in_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1120 )( 1120 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 3002 )( 3002 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_rem)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1688 )( 1688 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_Mxor_malformed_rem_xor0000_xo_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 378 )( 378 ))
          (PORT ADR2 ( 887 )( 887 ))
          (PORT ADR3 ( 770 )( 770 ))
          (PORT ADR4 ( 1707 )( 1707 ))
          (PORT ADR5 ( 523 )( 523 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr32_in_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 1562 )( 1562 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr32_in_q_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 1972 )( 1972 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr32_in_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 2244 )( 2244 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr32_in_q_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 1794 )( 1794 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2328 )( 2328 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1917 )( 1917 ))
          (PORT ADR5 ( 2401 )( 2401 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2333 )( 2333 ))
          (PORT ADR3 ( 389 )( 389 ))
          (PORT ADR4 ( 1915 )( 1915 ))
          (PORT ADR5 ( 3131 )( 3131 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2895 )( 2895 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 2149 )( 2149 ))
          (PORT ADR5 ( 1753 )( 1753 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2897 )( 2897 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 2152 )( 2152 ))
          (PORT ADR5 ( 1900 )( 1900 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 850 )( 850 ))
          (PORT SRST ( 878 )( 878 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 992 )( 992 ))
          (PORT SRST ( 878 )( 878 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 839 )( 839 ))
          (PORT SRST ( 878 )( 878 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 664 )( 664 ))
          (PORT SRST ( 876 )( 876 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_pm_msg_detect_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1128 )( 1128 ))
          (PORT CLK ( 1898 )( 1898 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1709 )( 1709 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_pm_msg_detect_o_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 781 )( 781 ))
          (PORT ADR4 ( 602 )( 602 ))
          (PORT ADR5 ( 892 )( 892 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_filter_msgcode_q)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1350 )( 1350 ))
          (PORT CLK ( 1864 )( 1864 ))
          (PORT I ( 619 )( 619 ))
          (PORT SRST ( 1710 )( 1710 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_next_cur_drop11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1076 )( 1076 ))
          (PORT ADR1 ( 930 )( 930 ))
          (PORT ADR2 ( 759 )( 759 ))
          (PORT ADR3 ( 685 )( 685 ))
          (PORT ADR4 ( 602 )( 602 ))
          (PORT ADR5 ( 716 )( 716 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_drop)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1852 )( 1852 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_next_cur_drop2)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 924 )( 924 ))
          (PORT ADR5 ( 258 )( 258 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 518 )( 518 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2371 )( 2371 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_o_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1007 )( 1007 ))
          (PORT ADR5 ( 388 )( 388 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_min_mux0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1091 )( 1091 ))
          (PORT ADR2 ( 804 )( 804 ))
          (PORT ADR3 ( 1584 )( 1584 ))
          (PORT ADR4 ( 785 )( 785 ))
          (PORT ADR5 ( 555 )( 555 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_min)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1729 )( 1729 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_min_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 626 )( 626 ))
          (PORT ADR2 ( 955 )( 955 ))
          (PORT ADR3 ( 2248 )( 2248 ))
          (PORT ADR4 ( 1507 )( 1507 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_ur_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1727 )( 1727 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_ur_o_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 849 )( 849 ))
          (PORT ADR4 ( 492 )( 492 ))
          (PORT ADR5 ( 394 )( 394 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_np)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 567 )( 567 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_np_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 660 )( 660 ))
          (PORT ADR4 ( 469 )( 469 ))
          (PORT ADR5 ( 811 )( 811 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_p_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2149 )( 2149 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_p_o_not00011_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1138 )( 1138 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2100 )( 2100 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 1878 )( 1878 ))
          (PORT ADR5 ( 2337 )( 2337 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2109 )( 2109 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1872 )( 1872 ))
          (PORT ADR5 ( 2358 )( 2358 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_incr_cplt)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1858 )( 1858 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2467 )( 2467 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_tlp_is_np_and_ur1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1017 )( 1017 ))
          (PORT ADR5 ( 1008 )( 1008 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_1__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 526 )( 526 ))
          (PORT ADR1 ( 300 )( 300 ))
          (PORT ADR2 ( 1623 )( 1623 ))
          (PORT ADR3 ( 1536 )( 1536 ))
          (PORT ADR4 ( 786 )( 786 ))
          (PORT ADR5 ( 1211 )( 1211 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1143 )( 1143 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 1559 )( 1559 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1143 )( 1143 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 1187 )( 1187 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1143 )( 1143 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 1184 )( 1184 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1143 )( 1143 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 1127 )( 1127 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_0_121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1208 )( 1208 ))
          (PORT ADR5 ( 1381 )( 1381 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 1331 )( 1331 ))
          (PORT SRST ( 841 )( 841 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 839 )( 839 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_rx_err_tlp_ur_n1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1099 )( 1099 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rmem32_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1075 )( 1075 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rmem32_d1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1386 )( 1386 ))
          (PORT ADR5 ( 1191 )( 1191 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rmem64_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1073 )( 1073 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rmem64_d1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1115 )( 1115 ))
          (PORT ADR5 ( 972 )( 972 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_sent_check_q2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 747 )( 747 ))
          (PORT SRST ( 1076 )( 1076 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_sent_check_q2_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1183 )( 1183 ))
          (PORT ADR4 ( 530 )( 530 ))
          (PORT ADR5 ( 609 )( 609 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_is_cor)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1770 )( 1770 ))
          (PORT I ( 664 )( 664 ))
          (PORT SRST ( 2798 )( 2798 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_decr_cplu1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 630 )( 630 ))
          (PORT ADR5 ( 744 )( 744 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd2_In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1485 )( 1485 ))
          (PORT ADR2 ( 1001 )( 1001 ))
          (PORT ADR3 ( 1415 )( 1415 ))
          (PORT ADR4 ( 1534 )( 1534 ))
          (PORT ADR5 ( 1290 )( 1290 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3280 )( 3280 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd2_In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 245 )( 245 ))
          (PORT ADR1 ( 722 )( 722 ))
          (PORT ADR2 ( 337 )( 337 ))
          (PORT ADR3 ( 847 )( 847 ))
          (PORT ADR4 ( 655 )( 655 ))
          (PORT ADR5 ( 1655 )( 1655 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_bram_vld_d)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 738 )( 738 ))
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 463 )( 463 ))
          (PORT SRST ( 1240 )( 1240 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_63)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 977 )( 977 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 1034 )( 1034 ))
          (PORT SRST ( 916 )( 916 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_62)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 977 )( 977 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 1025 )( 1025 ))
          (PORT SRST ( 916 )( 916 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_61)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 977 )( 977 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 1168 )( 1168 ))
          (PORT SRST ( 916 )( 916 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_60)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 977 )( 977 ))
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 1232 )( 1232 ))
          (PORT SRST ( 914 )( 914 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr64_in_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 1736 )( 1736 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr64_in_q_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 1783 )( 1783 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr64_in_q_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 2651 )( 2651 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr64_in_q_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 1768 )( 1768 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_hp_msg_detect_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1297 )( 1297 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1983 )( 1983 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_hp_msg_detect_o_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 930 )( 930 ))
          (PORT ADR5 ( 855 )( 855 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_src_rdy_q_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1837 )( 1837 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1683 )( 1683 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_src_rdy_q_1_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1722 )( 1722 ))
          (PORT ADR4 ( 1589 )( 1589 ))
          (PORT ADR5 ( 1221 )( 1221 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_byte_ct_1dw_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 968 )( 968 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1825 )( 1825 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_byte_ct_1dw_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2161 )( 2161 ))
          (PORT ADR5 ( 2375 )( 2375 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_eof_q2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 432 )( 432 ))
          (PORT SRST ( 2346 )( 2346 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_eof_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2344 )( 2344 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_dsc_q_1_and000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 542 )( 542 ))
          (PORT ADR4 ( 2489 )( 2489 ))
          (PORT ADR5 ( 1704 )( 1704 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fmt_or0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 643 )( 643 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fmt_or00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1056 )( 1056 ))
          (PORT ADR2 ( 737 )( 737 ))
          (PORT ADR3 ( 842 )( 842 ))
          (PORT ADR4 ( 1063 )( 1063 ))
          (PORT ADR5 ( 460 )( 460 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fmt)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 709 )( 709 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 1702 )( 1702 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_fmt_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 840 )( 840 ))
          (PORT ADR1 ( 1059 )( 1059 ))
          (PORT ADR2 ( 697 )( 697 ))
          (PORT ADR3 ( 758 )( 758 ))
          (PORT ADR4 ( 1053 )( 1053 ))
          (PORT ADR5 ( 465 )( 465 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_eval_pwr_mgmt_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 829 )( 829 ))
          (PORT SRST ( 2342 )( 2342 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2212 )( 2212 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1967 )( 1967 ))
          (PORT ADR5 ( 2239 )( 2239 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2215 )( 2215 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1970 )( 1970 ))
          (PORT ADR5 ( 1050 )( 1050 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rfun_id_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 856 )( 856 ))
          (PORT SRST ( 792 )( 792 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rbus_id_d11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 374 )( 374 ))
          (PORT ADR3 ( 533 )( 533 ))
          (PORT ADR4 ( 871 )( 871 ))
          (PORT ADR5 ( 757 )( 757 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rio_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1134 )( 1134 ))
          (PORT SRST ( 1046 )( 1046 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_rp_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 681 )( 681 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2766 )( 2766 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_Madd_reg_cmt_rp_add0000_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR5 ( 888 )( 888 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_rp_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 681 )( 681 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2764 )( 2764 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_Madd_reg_cmt_rp_add0000_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 390 )( 390 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd3_In861_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1479 )( 1479 ))
          (PORT ADR5 ( 801 )( 801 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1725 )( 1725 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 849 )( 849 ))
          (PORT SRST ( 3205 )( 3205 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd3_In861)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 898 )( 898 ))
          (PORT ADR1 ( 959 )( 959 ))
          (PORT ADR2 ( 965 )( 965 ))
          (PORT ADR3 ( 398 )( 398 ))
          (PORT ADR4 ( 989 )( 989 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd4_In60)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1452 )( 1452 ))
          (PORT ADR2 ( 1274 )( 1274 ))
          (PORT ADR3 ( 1499 )( 1499 ))
          (PORT ADR4 ( 1396 )( 1396 ))
          (PORT ADR5 ( 986 )( 986 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1732 )( 1732 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 540 )( 540 ))
          (PORT SRST ( 3253 )( 3253 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd4_In771)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 224 )( 224 ))
          (PORT ADR3 ( 917 )( 917 ))
          (PORT ADR4 ( 704 )( 704 ))
          (PORT ADR5 ( 635 )( 635 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 745 )( 745 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1252 )( 1252 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 663 )( 663 ))
          (PORT ADR2 ( 1134 )( 1134 ))
          (PORT ADR3 ( 1596 )( 1596 ))
          (PORT ADR4 ( 1688 )( 1688 ))
          (PORT ADR5 ( 1103 )( 1103 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 745 )( 745 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1249 )( 1249 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1600 )( 1600 ))
          (PORT ADR2 ( 669 )( 669 ))
          (PORT ADR3 ( 1131 )( 1131 ))
          (PORT ADR4 ( 1693 )( 1693 ))
          (PORT ADR5 ( 1096 )( 1096 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 838 )( 838 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 1209 )( 1209 ))
          (PORT SRST ( 1274 )( 1274 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 838 )( 838 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 1032 )( 1032 ))
          (PORT SRST ( 1276 )( 1276 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 838 )( 838 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 1034 )( 1034 ))
          (PORT SRST ( 1273 )( 1273 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 838 )( 838 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 1147 )( 1147 ))
          (PORT SRST ( 1270 )( 1270 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_vend_msg_and0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 526 )( 526 ))
          (PORT ADR4 ( 923 )( 923 ))
          (PORT ADR5 ( 396 )( 396 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_vend_msg)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1103 )( 1103 ))
          (PORT CLK ( 1884 )( 1884 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_vend_msg_and0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 244 )( 244 ))
          (PORT ADR1 ( 695 )( 695 ))
          (PORT ADR2 ( 618 )( 618 ))
          (PORT ADR3 ( 300 )( 300 ))
          (PORT ADR4 ( 909 )( 909 ))
          (PORT ADR5 ( 777 )( 777 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux00004_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1782 )( 1782 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux000041)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2521 )( 2521 ))
          (PORT ADR1 ( 1767 )( 1767 ))
          (PORT ADR2 ( 2290 )( 2290 ))
          (PORT ADR3 ( 1752 )( 1752 ))
          (PORT ADR4 ( 1684 )( 1684 ))
          (PORT ADR5 ( 2150 )( 2150 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE cfg_function_number_c_0__152_SLICEL_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_first_be_adj_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 802 )( 802 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 633 )( 633 ))
          (PORT SRST ( 2008 )( 2008 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_first_be_adj_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 802 )( 802 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 620 )( 620 ))
          (PORT SRST ( 2005 )( 2005 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_rem_q_1_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1737 )( 1737 ))
          (PORT ADR5 ( 1235 )( 1235 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_packet_ip)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 635 )( 635 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2345 )( 2345 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_packet_ip_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 408 )( 408 ))
          (PORT ADR4 ( 1797 )( 1797 ))
          (PORT ADR5 ( 1906 )( 1906 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_tc0_or0000)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1986 )( 1986 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_tc0_or0000_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3398 )( 3398 ))
          (PORT ADR1 ( 2813 )( 2813 ))
          (PORT ADR2 ( 1872 )( 1872 ))
          (PORT ADR3 ( 2518 )( 2518 ))
          (PORT ADR4 ( 1934 )( 1934 ))
          (PORT ADR5 ( 1774 )( 1774 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_tc0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 916 )( 916 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_fulltype_tc0_or0000_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3387 )( 3387 ))
          (PORT ADR1 ( 1761 )( 1761 ))
          (PORT ADR2 ( 1859 )( 1859 ))
          (PORT ADR3 ( 2506 )( 2506 ))
          (PORT ADR4 ( 1933 )( 1933 ))
          (PORT ADR5 ( 2806 )( 2806 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 604 )( 604 ))
          (PORT SRST ( 1061 )( 1061 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 639 )( 639 ))
          (PORT SRST ( 1063 )( 1063 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 589 )( 589 ))
          (PORT SRST ( 1060 )( 1060 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 597 )( 597 ))
          (PORT SRST ( 1057 )( 1057 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_mem)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1059 )( 1059 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 626 )( 626 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem30_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1841 )( 1841 ))
          (PORT RADR1 ( 1185 )( 1185 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 285 )( 285 ))
          (PORT WADR0 ( 1841 )( 1841 ))
          (PORT WADR1 ( 1185 )( 1185 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 739 )( 739 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem31_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1841 )( 1841 ))
          (PORT RADR1 ( 1185 )( 1185 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 468 )( 468 ))
          (PORT WADR0 ( 1841 )( 1841 ))
          (PORT WADR1 ( 1185 )( 1185 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 739 )( 739 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2338 )( 2338 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem30_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2734 )( 2734 ))
          (PORT RADR1 ( 2575 )( 2575 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 430 )( 430 ))
          (PORT WADR0 ( 1841 )( 1841 ))
          (PORT WADR1 ( 1185 )( 1185 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 739 )( 739 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem31_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2734 )( 2734 ))
          (PORT RADR1 ( 2575 )( 2575 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 593 )( 593 ))
          (PORT WADR0 ( 1841 )( 1841 ))
          (PORT WADR1 ( 1185 )( 1185 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 739 )( 739 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2335 )( 2335 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem32_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2411 )( 2411 ))
          (PORT RADR1 ( 2407 )( 2407 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 519 )( 519 ))
          (PORT WADR0 ( 1841 )( 1841 ))
          (PORT WADR1 ( 1185 )( 1185 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 739 )( 739 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 2332 )( 2332 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem32_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1377 )( 1377 ))
          (PORT RADR1 ( 1179 )( 1179 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 833 )( 833 ))
          (PORT WADR0 ( 1841 )( 1841 ))
          (PORT WADR1 ( 1185 )( 1185 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 739 )( 739 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_rmem32_o_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1391 )( 1391 ))
          (PORT ADR5 ( 750 )( 750 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1315 )( 1315 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 600 )( 600 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1315 )( 1315 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 582 )( 582 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1315 )( 1315 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 589 )( 589 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1315 )( 1315 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 580 )( 580 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem25_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 935 )( 935 ))
          (PORT RADR1 ( 1005 )( 1005 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 588 )( 588 ))
          (PORT WADR0 ( 935 )( 935 ))
          (PORT WADR1 ( 1005 )( 1005 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 372 )( 372 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem26_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 935 )( 935 ))
          (PORT RADR1 ( 1005 )( 1005 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 159 )( 159 ))
          (PORT WADR0 ( 935 )( 935 ))
          (PORT WADR1 ( 1005 )( 1005 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 372 )( 372 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2596 )( 2596 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem25_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1784 )( 1784 ))
          (PORT RADR1 ( 1952 )( 1952 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 263 )( 263 ))
          (PORT WADR0 ( 935 )( 935 ))
          (PORT WADR1 ( 1005 )( 1005 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 372 )( 372 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem26_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1784 )( 1784 ))
          (PORT RADR1 ( 1952 )( 1952 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 284 )( 284 ))
          (PORT WADR0 ( 935 )( 935 ))
          (PORT WADR1 ( 1005 )( 1005 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 372 )( 372 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2593 )( 2593 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem27_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1748 )( 1748 ))
          (PORT RADR1 ( 1789 )( 1789 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 468 )( 468 ))
          (PORT WADR0 ( 935 )( 935 ))
          (PORT WADR1 ( 1005 )( 1005 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 372 )( 372 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 2590 )( 2590 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem27_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 933 )( 933 ))
          (PORT RADR1 ( 994 )( 994 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 782 )( 782 ))
          (PORT WADR0 ( 935 )( 935 ))
          (PORT WADR1 ( 1005 )( 1005 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 372 )( 372 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem41_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem42_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem41_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1631 )( 1631 ))
          (PORT RADR1 ( 2210 )( 2210 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem42_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1631 )( 1631 ))
          (PORT RADR1 ( 2210 )( 2210 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 2613 )( 2613 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem43_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1665 )( 1665 ))
          (PORT RADR1 ( 2041 )( 2041 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 933 )( 933 ))
          (PORT RST ( 2610 )( 2610 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem43_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1342 )( 1342 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 437 )( 437 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1342 )( 1342 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 609 )( 609 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1342 )( 1342 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 424 )( 424 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1342 )( 1342 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 611 )( 611 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_max_length_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_max_length_or000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 825 )( 825 ))
          (PORT ADR4 ( 299 )( 299 ))
          (PORT ADR5 ( 777 )( 777 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_max_length_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 688 )( 688 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_max_length_cmp_eq0001111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 525 )( 525 ))
          (PORT ADR4 ( 435 )( 435 ))
          (PORT ADR5 ( 612 )( 612 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bdf_check)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 1200 )( 1200 ))
          (PORT RST ( 2626 )( 2626 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd1_In29)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1337 )( 1337 ))
          (PORT ADR2 ( 344 )( 344 ))
          (PORT ADR3 ( 432 )( 432 ))
          (PORT ADR4 ( 561 )( 561 ))
          (PORT ADR5 ( 658 )( 658 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 738 )( 738 ))
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 1236 )( 1236 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_cmp_eq00061)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 643 )( 643 ))
          (PORT ADR2 ( 1651 )( 1651 ))
          (PORT ADR3 ( 1111 )( 1111 ))
          (PORT ADR4 ( 1578 )( 1578 ))
          (PORT ADR5 ( 1084 )( 1084 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 738 )( 738 ))
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1234 )( 1234 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rbar_hit_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1081 )( 1081 ))
          (PORT ADR2 ( 646 )( 646 ))
          (PORT ADR3 ( 1653 )( 1653 ))
          (PORT ADR4 ( 1581 )( 1581 ))
          (PORT ADR5 ( 1110 )( 1110 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_51)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 831 )( 831 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 1216 )( 1216 ))
          (PORT SRST ( 1257 )( 1257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_50)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 831 )( 831 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 1215 )( 1215 ))
          (PORT SRST ( 1257 )( 1257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_49)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 831 )( 831 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 1128 )( 1128 ))
          (PORT SRST ( 1257 )( 1257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_48)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 831 )( 831 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 1172 )( 1172 ))
          (PORT SRST ( 1255 )( 1255 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 902 )( 902 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1216 )( 1216 ))
          (PORT SRST ( 1090 )( 1090 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 902 )( 902 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1139 )( 1139 ))
          (PORT SRST ( 1090 )( 1090 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 902 )( 902 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1311 )( 1311 ))
          (PORT SRST ( 1090 )( 1090 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 902 )( 902 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1398 )( 1398 ))
          (PORT SRST ( 1088 )( 1088 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_set_slot_pwr)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1131 )( 1131 ))
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1686 )( 1686 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_set_slot_pwr_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 594 )( 594 ))
          (PORT ADR2 ( 517 )( 517 ))
          (PORT ADR3 ( 386 )( 386 ))
          (PORT ADR4 ( 852 )( 852 ))
          (PORT ADR5 ( 283 )( 283 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_as_nak_l1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1131 )( 1131 ))
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 1686 )( 1686 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_as_nak_l1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 515 )( 515 ))
          (PORT ADR2 ( 941 )( 941 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 300 )( 300 ))
          (PORT ADR5 ( 441 )( 441 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_as_nak_l1_mux000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 867 )( 867 ))
          (PORT ADR2 ( 730 )( 730 ))
          (PORT ADR3 ( 759 )( 759 ))
          (PORT ADR4 ( 503 )( 503 ))
          (PORT ADR5 ( 904 )( 904 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_turn_off)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1131 )( 1131 ))
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1684 )( 1684 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_pwr_mgmt_cur_pm_turn_off_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 595 )( 595 ))
          (PORT ADR2 ( 864 )( 864 ))
          (PORT ADR3 ( 752 )( 752 ))
          (PORT ADR4 ( 696 )( 696 ))
          (PORT ADR5 ( 233 )( 233 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 698 )( 698 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 1911 )( 1911 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_first_be_missing_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1606 )( 1606 ))
          (PORT ADR3 ( 2155 )( 2155 ))
          (PORT ADR4 ( 1649 )( 1649 ))
          (PORT ADR5 ( 2495 )( 2495 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 698 )( 698 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 2459 )( 2459 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_dmatch_mux000010)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2152 )( 2152 ))
          (PORT ADR1 ( 1654 )( 1654 ))
          (PORT ADR2 ( 1602 )( 1602 ))
          (PORT ADR3 ( 2490 )( 2490 ))
          (PORT ADR4 ( 1655 )( 1655 ))
          (PORT ADR5 ( 2213 )( 2213 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 698 )( 698 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 1890 )( 1890 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux000022_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1889 )( 1889 ))
          (PORT ADR4 ( 1858 )( 1858 ))
          (PORT ADR5 ( 1507 )( 1507 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 698 )( 698 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 1945 )( 1945 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux000022)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2316 )( 2316 ))
          (PORT ADR1 ( 2282 )( 2282 ))
          (PORT ADR2 ( 2041 )( 2041 ))
          (PORT ADR3 ( 1937 )( 1937 ))
          (PORT ADR4 ( 1681 )( 1681 ))
          (PORT ADR5 ( 867 )( 867 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_locked_or0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1973 )( 1973 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_locked_or00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2050 )( 2050 ))
          (PORT ADR1 ( 2373 )( 2373 ))
          (PORT ADR2 ( 2168 )( 2168 ))
          (PORT ADR3 ( 1916 )( 1916 ))
          (PORT ADR4 ( 2864 )( 2864 ))
          (PORT ADR5 ( 3426 )( 3426 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_locked)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 695 )( 695 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_locked_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2369 )( 2369 ))
          (PORT ADR1 ( 2046 )( 2046 ))
          (PORT ADR2 ( 3423 )( 3423 ))
          (PORT ADR3 ( 1921 )( 1921 ))
          (PORT ADR4 ( 2859 )( 2859 ))
          (PORT ADR5 ( 2166 )( 2166 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_routing_vendef)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 695 )( 695 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_routing_vendef_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2403 )( 2403 ))
          (PORT ADR4 ( 1762 )( 1762 ))
          (PORT ADR5 ( 2124 )( 2124 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_bytes_missing_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 795 )( 795 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Madd_cur_bytes_missing_addsub0000_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 775 )( 775 ))
          (PORT ADR1 ( 1806 )( 1806 ))
          (PORT ADR2 ( 2155 )( 2155 ))
          (PORT ADR3 ( 1513 )( 1513 ))
          (PORT ADR4 ( 1644 )( 1644 ))
          (PORT ADR5 ( 602 )( 602 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_bytes_missing_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 795 )( 795 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Madd_cur_bytes_missing_addsub0000_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1811 )( 1811 ))
          (PORT ADR1 ( 2152 )( 2152 ))
          (PORT ADR2 ( 771 )( 771 ))
          (PORT ADR3 ( 1509 )( 1509 ))
          (PORT ADR4 ( 1642 )( 1642 ))
          (PORT ADR5 ( 597 )( 597 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_hotplug)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 795 )( 795 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 581 )( 581 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_malformed_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 1843 )( 1843 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_malformed_o_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1154 )( 1154 ))
          (PORT ADR5 ( 325 )( 325 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_not00041_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 2760 )( 2760 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_td)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_td_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2259 )( 2259 ))
          (PORT ADR3 ( 294 )( 294 ))
          (PORT ADR4 ( 2389 )( 2389 ))
          (PORT ADR5 ( 1680 )( 1680 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_64)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1052 )( 1052 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_64_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3016 )( 3016 ))
          (PORT ADR5 ( 389 )( 389 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 567 )( 567 ))
          (PORT SRST ( 638 )( 638 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 593 )( 593 ))
          (PORT SRST ( 638 )( 638 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 568 )( 568 ))
          (PORT SRST ( 638 )( 638 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 436 )( 436 ))
          (PORT SRST ( 636 )( 636 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 922 )( 922 ))
          (PORT ADR4 ( 971 )( 971 ))
          (PORT ADR5 ( 809 )( 809 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wp_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 713 )( 713 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2597 )( 2597 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_Madd_reg_cmt_wp_add0000_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR5 ( 899 )( 899 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wp_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 713 )( 713 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2595 )( 2595 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_Madd_reg_cmt_wp_add0000_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 383 )( 383 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 435 )( 435 ))
          (PORT SRST ( 506 )( 506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 436 )( 436 ))
          (PORT SRST ( 506 )( 506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 426 )( 426 ))
          (PORT SRST ( 506 )( 506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 429 )( 429 ))
          (PORT SRST ( 504 )( 504 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_max_length_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1746 )( 1746 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_max_length_cmp_eq000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 416 )( 416 ))
          (PORT ADR3 ( 868 )( 868 ))
          (PORT ADR4 ( 589 )( 589 ))
          (PORT ADR5 ( 504 )( 504 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_Out51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1201 )( 1201 ))
          (PORT ADR4 ( 1280 )( 1280 ))
          (PORT ADR5 ( 1340 )( 1340 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 779 )( 779 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 1203 )( 1203 ))
          (PORT SRST ( 1289 )( 1289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 779 )( 779 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 1228 )( 1228 ))
          (PORT SRST ( 1289 )( 1289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 779 )( 779 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 1364 )( 1364 ))
          (PORT SRST ( 1289 )( 1289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 779 )( 779 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 1795 )( 1795 ))
          (PORT SRST ( 1287 )( 1287 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_dmatch_mux000085_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2347 )( 2347 ))
          (PORT ADR3 ( 3182 )( 3182 ))
          (PORT ADR4 ( 2820 )( 2820 ))
          (PORT ADR5 ( 2791 )( 2791 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2195 )( 2195 ))
          (PORT ADR2 ( 2405 )( 2405 ))
          (PORT ADR3 ( 1890 )( 1890 ))
          (PORT ADR4 ( 401 )( 401 ))
          (PORT ADR5 ( 602 )( 602 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1891 )( 1891 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1986 )( 1986 ))
          (PORT ADR4 ( 538 )( 538 ))
          (PORT ADR5 ( 258 )( 258 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_message_mux0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 752 )( 752 ))
          (PORT ADR2 ( 461 )( 461 ))
          (PORT ADR3 ( 378 )( 378 ))
          (PORT ADR4 ( 1162 )( 1162 ))
          (PORT ADR5 ( 597 )( 597 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_message)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1018 )( 1018 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2015 )( 2015 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_message_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 508 )( 508 ))
          (PORT ADR1 ( 869 )( 869 ))
          (PORT ADR2 ( 649 )( 649 ))
          (PORT ADR3 ( 783 )( 783 ))
          (PORT ADR4 ( 386 )( 386 ))
          (PORT ADR5 ( 593 )( 593 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_filter_msgcode)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 866 )( 866 ))
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2021 )( 2021 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_filter_msgcode_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 717 )( 717 ))
          (PORT ADR5 ( 378 )( 378 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_rem_q_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 652 )( 652 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_not00031_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 2108 )( 2108 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_sof_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2196 )( 2196 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst__and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1958 )( 1958 ))
          (PORT ADR4 ( 2211 )( 2211 ))
          (PORT ADR5 ( 822 )( 822 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_tc)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1233 )( 1233 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2522 )( 2522 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_malformed_tc_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 773 )( 773 ))
          (PORT ADR3 ( 738 )( 738 ))
          (PORT ADR4 ( 291 )( 291 ))
          (PORT ADR5 ( 891 )( 891 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_lower_addr32_in_q_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 2125 )( 2125 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length1_mux000060)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2365 )( 2365 ))
          (PORT ADR1 ( 2258 )( 2258 ))
          (PORT ADR2 ( 1045 )( 1045 ))
          (PORT ADR3 ( 1946 )( 1946 ))
          (PORT ADR4 ( 1556 )( 1556 ))
          (PORT ADR5 ( 2185 )( 2185 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length1_mux000083)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2450 )( 2450 ))
          (PORT ADR2 ( 2005 )( 2005 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 778 )( 778 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_64_or000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2223 )( 2223 ))
          (PORT ADR1 ( 2372 )( 2372 ))
          (PORT ADR2 ( 2274 )( 2274 ))
          (PORT ADR3 ( 2775 )( 2775 ))
          (PORT ADR4 ( 2326 )( 2326 ))
          (PORT ADR5 ( 2377 )( 2377 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1079 )( 1079 ))
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 525 )( 525 ))
          (PORT ADR5 ( 256 )( 256 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_35)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1343 )( 1343 ))
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 994 )( 994 ))
          (PORT ADR5 ( 2525 )( 2525 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_34)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1343 )( 1343 ))
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1001 )( 1001 ))
          (PORT ADR5 ( 2228 )( 2228 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_41)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1514 )( 1514 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1109 )( 1109 ))
          (PORT ADR5 ( 1915 )( 1915 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_40)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1514 )( 1514 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1107 )( 1107 ))
          (PORT ADR5 ( 1429 )( 1429 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcap_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2241 )( 2241 ))
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 2226 )( 2226 ))
          (PORT SRST ( 2153 )( 2153 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcap_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2241 )( 2241 ))
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 1698 )( 1698 ))
          (PORT SRST ( 2153 )( 2153 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcap_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2241 )( 2241 ))
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 2191 )( 2191 ))
          (PORT SRST ( 2151 )( 2151 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1626 )( 1626 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 460 )( 460 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1626 )( 1626 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 444 )( 444 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1626 )( 1626 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 623 )( 623 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1626 )( 1626 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 457 )( 457 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 585 )( 585 ))
          (PORT SRST ( 1145 )( 1145 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 627 )( 627 ))
          (PORT SRST ( 1145 )( 1145 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 589 )( 589 ))
          (PORT SRST ( 1145 )( 1145 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 465 )( 465 ))
          (PORT SRST ( 1143 )( 1143 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_signaledsystemerror_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 306 )( 306 ))
          (PORT ADR1 ( 769 )( 769 ))
          (PORT ADR2 ( 1108 )( 1108 ))
          (PORT ADR3 ( 990 )( 990 ))
          (PORT ADR4 ( 736 )( 736 ))
          (PORT ADR5 ( 1221 )( 1221 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_rhit_or00004)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1887 )( 1887 ))
          (PORT ADR3 ( 718 )( 718 ))
          (PORT ADR4 ( 774 )( 774 ))
          (PORT ADR5 ( 581 )( 581 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3113 )( 3113 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_1_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 882 )( 882 ))
          (PORT ADR1 ( 727 )( 727 ))
          (PORT ADR2 ( 466 )( 466 ))
          (PORT ADR3 ( 901 )( 901 ))
          (PORT ADR4 ( 1116 )( 1116 ))
          (PORT ADR5 ( 1873 )( 1873 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3111 )( 3111 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_0_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 788 )( 788 ))
          (PORT ADR3 ( 807 )( 807 ))
          (PORT ADR4 ( 1123 )( 1123 ))
          (PORT ADR5 ( 1427 )( 1427 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar6_32_hit_nc)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3087 )( 3087 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar6_32_hit_nc_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 738 )( 738 ))
          (PORT ADR2 ( 1489 )( 1489 ))
          (PORT ADR3 ( 671 )( 671 ))
          (PORT ADR4 ( 748 )( 748 ))
          (PORT ADR5 ( 1200 )( 1200 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar01_64_hit_high)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1776 )( 1776 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3388 )( 3388 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar01_64_hit_high_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 304 )( 304 ))
          (PORT ADR3 ( 914 )( 914 ))
          (PORT ADR4 ( 398 )( 398 ))
          (PORT ADR5 ( 1487 )( 1487 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000314)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1254 )( 1254 ))
          (PORT ADR1 ( 567 )( 567 ))
          (PORT ADR2 ( 648 )( 648 ))
          (PORT ADR3 ( 896 )( 896 ))
          (PORT ADR4 ( 611 )( 611 ))
          (PORT ADR5 ( 413 )( 413 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_command_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1660 )( 1660 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 3862 )( 3862 ))
          (PORT SRST ( 3426 )( 3426 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_command_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1660 )( 1660 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 3158 )( 3158 ))
          (PORT SRST ( 3426 )( 3426 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_command_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1660 )( 1660 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 2468 )( 2468 ))
          (PORT SRST ( 3426 )( 3426 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_command_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1660 )( 1660 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 2759 )( 2759 ))
          (PORT SRST ( 3424 )( 3424 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_pmcsr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1015 )( 1015 ))
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 2616 )( 2616 ))
          (PORT SRST ( 3089 )( 3089 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_pmcsr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1015 )( 1015 ))
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 2765 )( 2765 ))
          (PORT SRST ( 3087 )( 3087 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rsof)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 670 )( 670 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 1041 )( 1041 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rsof_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1689 )( 1689 ))
          (PORT ADR5 ( 699 )( 699 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_pcpl_ok)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1074 )( 1074 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_pcpl_ok_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 961 )( 961 ))
          (PORT ADR3 ( 591 )( 591 ))
          (PORT ADR4 ( 913 )( 913 ))
          (PORT ADR5 ( 719 )( 719 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_55)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 752 )( 752 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 1155 )( 1155 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_54)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 752 )( 752 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 1196 )( 1196 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_53)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 752 )( 752 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 1438 )( 1438 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_52)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 752 )( 752 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 1024 )( 1024 ))
          (PORT SRST ( 1260 )( 1260 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 2855 )( 2855 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 1951 )( 1951 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 1971 )( 1971 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_msgcode_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 726 )( 726 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 2032 )( 2032 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_dmatch)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 699 )( 699 ))
          (PORT CLK ( 1864 )( 1864 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_dmatch_mux000085)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1870 )( 1870 ))
          (PORT ADR1 ( 861 )( 861 ))
          (PORT ADR2 ( 580 )( 580 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 1790 )( 1790 ))
          (PORT ADR5 ( 2163 )( 2163 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_mux0000_1__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2459 )( 2459 ))
          (PORT ADR4 ( 1741 )( 1741 ))
          (PORT ADR5 ( 1640 )( 1640 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 695 )( 695 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_mux0000_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2404 )( 2404 ))
          (PORT ADR1 ( 2209 )( 2209 ))
          (PORT ADR2 ( 2267 )( 2267 ))
          (PORT ADR3 ( 2032 )( 2032 ))
          (PORT ADR4 ( 2111 )( 2111 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux000031)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1965 )( 1965 ))
          (PORT ADR2 ( 2266 )( 2266 ))
          (PORT ADR3 ( 2477 )( 2477 ))
          (PORT ADR4 ( 2308 )( 2308 ))
          (PORT ADR5 ( 1664 )( 1664 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_legacy)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 695 )( 695 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_legacy_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 234 )( 234 ))
          (PORT ADR3 ( 2210 )( 2210 ))
          (PORT ADR4 ( 2207 )( 2207 ))
          (PORT ADR5 ( 1984 )( 1984 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_vendef_or0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1751 )( 1751 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_vendef_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2290 )( 2290 ))
          (PORT ADR1 ( 2121 )( 2121 ))
          (PORT ADR2 ( 2270 )( 2270 ))
          (PORT ADR3 ( 2123 )( 2123 ))
          (PORT ADR4 ( 1818 )( 1818 ))
          (PORT ADR5 ( 2151 )( 2151 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_vendef)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 708 )( 708 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE cfg_function_number_c_0__150_SLICEL_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_first_be_missing_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1891 )( 1891 ))
          (PORT ADR3 ( 2282 )( 2282 ))
          (PORT ADR4 ( 2327 )( 2327 ))
          (PORT ADR5 ( 2022 )( 2022 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_bytes_missing_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 708 )( 708 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Madd_cur_bytes_missing_addsub00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2313 )( 2313 ))
          (PORT ADR2 ( 236 )( 236 ))
          (PORT ADR3 ( 1721 )( 1721 ))
          (PORT ADR4 ( 1584 )( 1584 ))
          (PORT ADR5 ( 2183 )( 2183 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 949 )( 949 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_length1_mux000018)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2187 )( 2187 ))
          (PORT ADR3 ( 2340 )( 2340 ))
          (PORT ADR4 ( 1775 )( 1775 ))
          (PORT ADR5 ( 2180 )( 2180 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2663 )( 2663 ))
          (PORT ADR1 ( 2303 )( 2303 ))
          (PORT ADR2 ( 2383 )( 2383 ))
          (PORT ADR3 ( 1953 )( 1953 ))
          (PORT ADR4 ( 2705 )( 2705 ))
          (PORT ADR5 ( 2199 )( 2199 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_or00061)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2093 )( 2093 ))
          (PORT ADR2 ( 2708 )( 2708 ))
          (PORT ADR3 ( 3306 )( 3306 ))
          (PORT ADR4 ( 2386 )( 2386 ))
          (PORT ADR5 ( 2296 )( 2296 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_ismsgany)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1052 )( 1052 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_dmatch_mux000031)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2762 )( 2762 ))
          (PORT ADR4 ( 3138 )( 3138 ))
          (PORT ADR5 ( 2353 )( 2353 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_unsupportedreq)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2463 )( 2463 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_unsupportedreq_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 955 )( 955 ))
          (PORT ADR5 ( 395 )( 395 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_33)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1101 )( 1101 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 723 )( 723 ))
          (PORT ADR5 ( 2474 )( 2474 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_32)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1101 )( 1101 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 722 )( 722 ))
          (PORT ADR5 ( 1717 )( 1717 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1506 )( 1506 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 587 )( 587 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1506 )( 1506 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 638 )( 638 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1506 )( 1506 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 721 )( 721 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1506 )( 1506 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 593 )( 593 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_37)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1487 )( 1487 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1090 )( 1090 ))
          (PORT ADR5 ( 2192 )( 2192 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_36)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1487 )( 1487 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1089 )( 1089 ))
          (PORT ADR5 ( 2394 )( 2394 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 119 )( 119 ))
          (PORT SSET ( 849 )( 849 ))
          (PORT SRST ( 3395 )( 3395 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1723 )( 1723 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3073 )( 3073 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar6_32_hit1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 290 )( 290 ))
          (PORT ADR5 ( 1439 )( 1439 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_rhit_or000030)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 283 )( 283 ))
          (PORT ADR1 ( 1261 )( 1261 ))
          (PORT ADR2 ( 1104 )( 1104 ))
          (PORT ADR3 ( 1410 )( 1410 ))
          (PORT ADR4 ( 849 )( 849 ))
          (PORT ADR5 ( 1098 )( 1098 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_rhit)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3084 )( 3084 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_rhit_or000044)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 514 )( 514 ))
          (PORT ADR2 ( 499 )( 499 ))
          (PORT ADR3 ( 287 )( 287 ))
          (PORT ADR4 ( 1426 )( 1426 ))
          (PORT ADR5 ( 976 )( 976 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar01_64_hit_low)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 3062 )( 3062 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar01_64_hit_low_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1177 )( 1177 ))
          (PORT ADR2 ( 969 )( 969 ))
          (PORT ADR3 ( 1059 )( 1059 ))
          (PORT ADR4 ( 769 )( 769 ))
          (PORT ADR5 ( 1565 )( 1565 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar12_64_hit_low)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3062 )( 3062 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar12_64_hit_low_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1172 )( 1172 ))
          (PORT ADR2 ( 965 )( 965 ))
          (PORT ADR3 ( 924 )( 924 ))
          (PORT ADR4 ( 898 )( 898 ))
          (PORT ADR5 ( 1232 )( 1232 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar23_64_hit_low)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3060 )( 3060 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar23_64_hit_low_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 964 )( 964 ))
          (PORT ADR2 ( 720 )( 720 ))
          (PORT ADR3 ( 1137 )( 1137 ))
          (PORT ADR4 ( 659 )( 659 ))
          (PORT ADR5 ( 940 )( 940 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and00004)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 292 )( 292 ))
          (PORT ADR5 ( 877 )( 877 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1787 )( 1787 ))
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 2698 )( 2698 ))
          (PORT SRST ( 3378 )( 3378 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1787 )( 1787 ))
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 3485 )( 3485 ))
          (PORT SRST ( 3378 )( 3378 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1787 )( 1787 ))
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 2583 )( 2583 ))
          (PORT SRST ( 3378 )( 3378 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1787 )( 1787 ))
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 2905 )( 2905 ))
          (PORT SRST ( 3376 )( 3376 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcommand_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1676 )( 1676 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 1979 )( 1979 ))
          (PORT SRST ( 3062 )( 3062 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcommand_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1676 )( 1676 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 3487 )( 3487 ))
          (PORT SRST ( 3062 )( 3062 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcommand_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1676 )( 1676 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 2731 )( 2731 ))
          (PORT SRST ( 3062 )( 3062 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1858 )( 1858 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3509 )( 3509 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1165 )( 1165 ))
          (PORT ADR1 ( 1083 )( 1083 ))
          (PORT ADR2 ( 1578 )( 1578 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 1958 )( 1958 ))
          (PORT ADR5 ( 1006 )( 1006 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1858 )( 1858 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3506 )( 3506 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 899 )( 899 ))
          (PORT ADR1 ( 950 )( 950 ))
          (PORT ADR2 ( 1582 )( 1582 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 1964 )( 1964 ))
          (PORT ADR5 ( 999 )( 999 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 735 )( 735 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1201 )( 1201 ))
          (PORT SRST ( 1124 )( 1124 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 735 )( 735 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1195 )( 1195 ))
          (PORT SRST ( 1126 )( 1126 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 735 )( 735 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1406 )( 1406 ))
          (PORT SRST ( 1123 )( 1123 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 735 )( 735 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1359 )( 1359 ))
          (PORT SRST ( 1120 )( 1120 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_13)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1790 )( 1790 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_12)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1390 )( 1390 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_11)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1207 )( 1207 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_10)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1627 )( 1627 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_14)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1386 )( 1386 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_9)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1616 )( 1616 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_8)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT D ( 1230 )( 1230 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_15)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT D ( 1440 )( 1440 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 866 )( 866 ))
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_routing_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2094 )( 2094 ))
          (PORT ADR2 ( 2245 )( 2245 ))
          (PORT ADR3 ( 2349 )( 2349 ))
          (PORT ADR4 ( 634 )( 634 ))
          (PORT ADR5 ( 547 )( 547 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_latch_1st_dword1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2368 )( 2368 ))
          (PORT ADR5 ( 2121 )( 2121 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_22)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1810 )( 1810 ))
          (PORT D ( 1042 )( 1042 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_20)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1810 )( 1810 ))
          (PORT D ( 883 )( 883 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_rem_q_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_rem_q_5)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1810 )( 1810 ))
          (PORT D ( 415 )( 415 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_63)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1810 )( 1810 ))
          (PORT D ( 951 )( 951 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_23)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT D ( 1018 )( 1018 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_28)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT D ( 1035 )( 1035 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_26)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT D ( 1211 )( 1211 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_31)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT D ( 1032 )( 1032 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_55)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT D ( 1504 )( 1504 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_53)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1799 )( 1799 ))
          (PORT D ( 1554 )( 1554 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_45)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1799 )( 1799 ))
          (PORT D ( 1511 )( 1511 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_30)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1799 )( 1799 ))
          (PORT D ( 1038 )( 1038 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_29)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1794 )( 1794 ))
          (PORT D ( 1214 )( 1214 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_52)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1794 )( 1794 ))
          (PORT D ( 1095 )( 1095 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_25)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1794 )( 1794 ))
          (PORT D ( 764 )( 764 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_24)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1794 )( 1794 ))
          (PORT D ( 765 )( 765 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_42)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT D ( 990 )( 990 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_21)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT D ( 1390 )( 1390 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_47)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT D ( 1034 )( 1034 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_54)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT D ( 2003 )( 2003 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem36_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1879 )( 1879 ))
          (PORT RADR1 ( 1363 )( 1363 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 746 )( 746 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1363 )( 1363 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 880 )( 880 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem37_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1879 )( 1879 ))
          (PORT RADR1 ( 1363 )( 1363 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 632 )( 632 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1363 )( 1363 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 880 )( 880 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2346 )( 2346 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem36_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2861 )( 2861 ))
          (PORT RADR1 ( 2726 )( 2726 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 421 )( 421 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1363 )( 1363 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 880 )( 880 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem37_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2861 )( 2861 ))
          (PORT RADR1 ( 2726 )( 2726 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 757 )( 757 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1363 )( 1363 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 880 )( 880 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2343 )( 2343 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem38_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2568 )( 2568 ))
          (PORT RADR1 ( 2718 )( 2718 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 308 )( 308 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1363 )( 1363 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 880 )( 880 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 440 )( 440 ))
          (PORT RST ( 2340 )( 2340 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem38_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1548 )( 1548 ))
          (PORT RADR1 ( 1366 )( 1366 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 622 )( 622 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1363 )( 1363 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 880 )( 880 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem33_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1880 )( 1880 ))
          (PORT RADR1 ( 1217 )( 1217 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 808 )( 808 ))
          (PORT WADR0 ( 1880 )( 1880 ))
          (PORT WADR1 ( 1217 )( 1217 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 902 )( 902 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem34_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1880 )( 1880 ))
          (PORT RADR1 ( 1217 )( 1217 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 516 )( 516 ))
          (PORT WADR0 ( 1880 )( 1880 ))
          (PORT WADR1 ( 1217 )( 1217 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 902 )( 902 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2645 )( 2645 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem33_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2562 )( 2562 ))
          (PORT RADR1 ( 2544 )( 2544 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 808 )( 808 ))
          (PORT WADR0 ( 1880 )( 1880 ))
          (PORT WADR1 ( 1217 )( 1217 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 902 )( 902 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem34_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2562 )( 2562 ))
          (PORT RADR1 ( 2544 )( 2544 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 641 )( 641 ))
          (PORT WADR0 ( 1880 )( 1880 ))
          (PORT WADR1 ( 1217 )( 1217 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 902 )( 902 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2642 )( 2642 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem35_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2403 )( 2403 ))
          (PORT RADR1 ( 2562 )( 2562 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 691 )( 691 ))
          (PORT WADR0 ( 1880 )( 1880 ))
          (PORT WADR1 ( 1217 )( 1217 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 902 )( 902 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 440 )( 440 ))
          (PORT RST ( 2639 )( 2639 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem35_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1550 )( 1550 ))
          (PORT RADR1 ( 1366 )( 1366 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 1005 )( 1005 ))
          (PORT WADR0 ( 1880 )( 1880 ))
          (PORT WADR1 ( 1217 )( 1217 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 902 )( 902 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 911 )( 911 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 949 )( 949 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 911 )( 911 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 757 )( 757 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 911 )( 911 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 608 )( 608 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 911 )( 911 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 439 )( 439 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_34__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1422 )( 1422 ))
          (PORT ADR2 ( 1660 )( 1660 ))
          (PORT ADR3 ( 1781 )( 1781 ))
          (PORT ADR4 ( 1109 )( 1109 ))
          (PORT ADR5 ( 943 )( 943 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1855 )( 1855 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 1813 )( 1813 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1855 )( 1855 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 2751 )( 2751 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1855 )( 1855 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 1864 )( 1864 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1855 )( 1855 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 2748 )( 2748 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem22_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1251 )( 1251 ))
          (PORT RADR1 ( 1187 )( 1187 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 280 )( 280 ))
          (PORT WADR0 ( 1251 )( 1251 ))
          (PORT WADR1 ( 1187 )( 1187 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 740 )( 740 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem23_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1251 )( 1251 ))
          (PORT RADR1 ( 1187 )( 1187 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 460 )( 460 ))
          (PORT WADR0 ( 1251 )( 1251 ))
          (PORT WADR1 ( 1187 )( 1187 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 740 )( 740 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2774 )( 2774 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem22_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1792 )( 1792 ))
          (PORT RADR1 ( 1675 )( 1675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 426 )( 426 ))
          (PORT WADR0 ( 1251 )( 1251 ))
          (PORT WADR1 ( 1187 )( 1187 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 740 )( 740 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem23_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1792 )( 1792 ))
          (PORT RADR1 ( 1675 )( 1675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 585 )( 585 ))
          (PORT WADR0 ( 1251 )( 1251 ))
          (PORT WADR1 ( 1187 )( 1187 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 740 )( 740 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2771 )( 2771 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem24_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1468 )( 1468 ))
          (PORT RADR1 ( 1506 )( 1506 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 450 )( 450 ))
          (PORT WADR0 ( 1251 )( 1251 ))
          (PORT WADR1 ( 1187 )( 1187 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 740 )( 740 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 440 )( 440 ))
          (PORT RST ( 2768 )( 2768 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem24_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1246 )( 1246 ))
          (PORT RADR1 ( 1177 )( 1177 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 764 )( 764 ))
          (PORT WADR0 ( 1251 )( 1251 ))
          (PORT WADR1 ( 1187 )( 1187 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 740 )( 740 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem47_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1246 )( 1246 ))
          (PORT RADR1 ( 1028 )( 1028 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 976 )( 976 ))
          (PORT WADR0 ( 1246 )( 1246 ))
          (PORT WADR1 ( 1028 )( 1028 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 592 )( 592 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem48_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1246 )( 1246 ))
          (PORT RADR1 ( 1028 )( 1028 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 628 )( 628 ))
          (PORT WADR0 ( 1246 )( 1246 ))
          (PORT WADR1 ( 1028 )( 1028 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 592 )( 592 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2465 )( 2465 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem47_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1469 )( 1469 ))
          (PORT RADR1 ( 1675 )( 1675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 651 )( 651 ))
          (PORT WADR0 ( 1246 )( 1246 ))
          (PORT WADR1 ( 1028 )( 1028 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 592 )( 592 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem48_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1469 )( 1469 ))
          (PORT RADR1 ( 1675 )( 1675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 753 )( 753 ))
          (PORT WADR0 ( 1246 )( 1246 ))
          (PORT WADR1 ( 1028 )( 1028 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 592 )( 592 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2462 )( 2462 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem49_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1464 )( 1464 ))
          (PORT RADR1 ( 1474 )( 1474 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 471 )( 471 ))
          (PORT WADR0 ( 1246 )( 1246 ))
          (PORT WADR1 ( 1028 )( 1028 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 592 )( 592 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 440 )( 440 ))
          (PORT RST ( 2459 )( 2459 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem49_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1089 )( 1089 ))
          (PORT RADR1 ( 1177 )( 1177 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 785 )( 785 ))
          (PORT WADR0 ( 1246 )( 1246 ))
          (PORT WADR1 ( 1028 )( 1028 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 592 )( 592 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1651 )( 1651 ))
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 434 )( 434 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1651 )( 1651 ))
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 616 )( 616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1651 )( 1651 ))
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 595 )( 595 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1651 )( 1651 ))
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 437 )( 437 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1339 )( 1339 ))
          (PORT CLK ( 1760 )( 1760 ))
          (PORT I ( 621 )( 621 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1339 )( 1339 ))
          (PORT CLK ( 1760 )( 1760 ))
          (PORT I ( 445 )( 445 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1339 )( 1339 ))
          (PORT CLK ( 1760 )( 1760 ))
          (PORT I ( 616 )( 616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1339 )( 1339 ))
          (PORT CLK ( 1760 )( 1760 ))
          (PORT I ( 439 )( 439 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 619 )( 619 ))
          (PORT SRST ( 1139 )( 1139 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 735 )( 735 ))
          (PORT SRST ( 1141 )( 1141 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 605 )( 605 ))
          (PORT SRST ( 1138 )( 1138 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 730 )( 730 ))
          (PORT SRST ( 1135 )( 1135 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem11_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1879 )( 1879 ))
          (PORT RADR1 ( 1419 )( 1419 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 763 )( 763 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1419 )( 1419 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 926 )( 926 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem12_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1879 )( 1879 ))
          (PORT RADR1 ( 1419 )( 1419 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 619 )( 619 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1419 )( 1419 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 926 )( 926 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2791 )( 2791 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem11_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1078 )( 1078 ))
          (PORT RADR1 ( 1028 )( 1028 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 619 )( 619 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1419 )( 1419 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 926 )( 926 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem12_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1078 )( 1078 ))
          (PORT RADR1 ( 1028 )( 1028 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 744 )( 744 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1419 )( 1419 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 926 )( 926 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2788 )( 2788 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem13_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1308 )( 1308 ))
          (PORT RADR1 ( 1370 )( 1370 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 306 )( 306 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1419 )( 1419 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 926 )( 926 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 609 )( 609 ))
          (PORT RST ( 2785 )( 2785 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem13_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1711 )( 1711 ))
          (PORT RADR1 ( 1368 )( 1368 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 620 )( 620 ))
          (PORT WADR0 ( 1879 )( 1879 ))
          (PORT WADR1 ( 1419 )( 1419 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 926 )( 926 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem14_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1856 )( 1856 ))
          (PORT RADR1 ( 1549 )( 1549 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 405 )( 405 ))
          (PORT WADR0 ( 1856 )( 1856 ))
          (PORT WADR1 ( 1549 )( 1549 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1102 )( 1102 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem15_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1856 )( 1856 ))
          (PORT RADR1 ( 1549 )( 1549 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 597 )( 597 ))
          (PORT WADR0 ( 1856 )( 1856 ))
          (PORT WADR1 ( 1549 )( 1549 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1102 )( 1102 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2783 )( 2783 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem14_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1299 )( 1299 ))
          (PORT RADR1 ( 1218 )( 1218 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 432 )( 432 ))
          (PORT WADR0 ( 1856 )( 1856 ))
          (PORT WADR1 ( 1549 )( 1549 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1102 )( 1102 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem15_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1299 )( 1299 ))
          (PORT RADR1 ( 1218 )( 1218 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 722 )( 722 ))
          (PORT WADR0 ( 1856 )( 1856 ))
          (PORT WADR1 ( 1549 )( 1549 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1102 )( 1102 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2780 )( 2780 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem16_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1253 )( 1253 ))
          (PORT RADR1 ( 1172 )( 1172 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 317 )( 317 ))
          (PORT WADR0 ( 1856 )( 1856 ))
          (PORT WADR1 ( 1549 )( 1549 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1102 )( 1102 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 440 )( 440 ))
          (PORT RST ( 2777 )( 2777 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem16_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1868 )( 1868 ))
          (PORT RADR1 ( 1378 )( 1378 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 631 )( 631 ))
          (PORT WADR0 ( 1856 )( 1856 ))
          (PORT WADR1 ( 1549 )( 1549 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1102 )( 1102 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_signaledsystemerror_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1081 )( 1081 ))
          (PORT ADR4 ( 964 )( 964 ))
          (PORT ADR5 ( 1163 )( 1163 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_rhit_or000019)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 979 )( 979 ))
          (PORT ADR1 ( 1177 )( 1177 ))
          (PORT ADR2 ( 833 )( 833 ))
          (PORT ADR3 ( 733 )( 733 ))
          (PORT ADR4 ( 1217 )( 1217 ))
          (PORT ADR5 ( 1682 )( 1682 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and000076)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1020 )( 1020 ))
          (PORT ADR1 ( 721 )( 721 ))
          (PORT ADR2 ( 1634 )( 1634 ))
          (PORT ADR3 ( 956 )( 956 ))
          (PORT ADR4 ( 797 )( 797 ))
          (PORT ADR5 ( 939 )( 939 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000326_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1557 )( 1557 ))
          (PORT ADR1 ( 1523 )( 1523 ))
          (PORT ADR2 ( 1342 )( 1342 ))
          (PORT ADR3 ( 1391 )( 1391 ))
          (PORT ADR4 ( 1764 )( 1764 ))
          (PORT ADR5 ( 1270 )( 1270 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3397 )( 3397 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000326)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 786 )( 786 ))
          (PORT ADR1 ( 895 )( 895 ))
          (PORT ADR2 ( 715 )( 715 ))
          (PORT ADR3 ( 299 )( 299 ))
          (PORT ADR4 ( 790 )( 790 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1771 )( 1771 ))
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 1845 )( 1845 ))
          (PORT SRST ( 3407 )( 3407 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000314)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1578 )( 1578 ))
          (PORT ADR1 ( 930 )( 930 ))
          (PORT ADR2 ( 808 )( 808 ))
          (PORT ADR3 ( 412 )( 412 ))
          (PORT ADR4 ( 542 )( 542 ))
          (PORT ADR5 ( 479 )( 479 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1771 )( 1771 ))
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 3626 )( 3626 ))
          (PORT SRST ( 3409 )( 3409 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1771 )( 1771 ))
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 2446 )( 2446 ))
          (PORT SRST ( 3406 )( 3406 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1771 )( 1771 ))
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 2762 )( 2762 ))
          (PORT SRST ( 3403 )( 3403 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000314)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1533 )( 1533 ))
          (PORT ADR1 ( 559 )( 559 ))
          (PORT ADR2 ( 906 )( 906 ))
          (PORT ADR3 ( 314 )( 314 ))
          (PORT ADR4 ( 795 )( 795 ))
          (PORT ADR5 ( 403 )( 403 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar12_64_hit_high)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3087 )( 3087 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar12_64_hit_high_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 658 )( 658 ))
          (PORT ADR3 ( 321 )( 321 ))
          (PORT ADR4 ( 420 )( 420 ))
          (PORT ADR5 ( 1076 )( 1076 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000326_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 943 )( 943 ))
          (PORT ADR1 ( 299 )( 299 ))
          (PORT ADR2 ( 916 )( 916 ))
          (PORT ADR3 ( 839 )( 839 ))
          (PORT ADR4 ( 1050 )( 1050 ))
          (PORT ADR5 ( 971 )( 971 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3081 )( 3081 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000326)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 772 )( 772 ))
          (PORT ADR1 ( 803 )( 803 ))
          (PORT ADR2 ( 332 )( 332 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR4 ( 911 )( 911 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar23_64_hit_high)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3097 )( 3097 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar23_64_hit_high_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1060 )( 1060 ))
          (PORT ADR3 ( 771 )( 771 ))
          (PORT ADR4 ( 564 )( 564 ))
          (PORT ADR5 ( 670 )( 670 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and000076)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 506 )( 506 ))
          (PORT ADR1 ( 1155 )( 1155 ))
          (PORT ADR2 ( 1197 )( 1197 ))
          (PORT ADR3 ( 810 )( 810 ))
          (PORT ADR4 ( 1228 )( 1228 ))
          (PORT ADR5 ( 1101 )( 1101 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1280 )( 1280 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT I ( 3495 )( 3495 ))
          (PORT SRST ( 3426 )( 3426 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1280 )( 1280 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT I ( 3352 )( 3352 ))
          (PORT SRST ( 3428 )( 3428 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1280 )( 1280 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT I ( 3515 )( 3515 ))
          (PORT SRST ( 3425 )( 3425 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1280 )( 1280 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT I ( 3151 )( 3151 ))
          (PORT SRST ( 3422 )( 3422 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1670 )( 1670 ))
          (PORT ADR1 ( 1028 )( 1028 ))
          (PORT ADR2 ( 1586 )( 1586 ))
          (PORT ADR3 ( 1379 )( 1379 ))
          (PORT ADR4 ( 1940 )( 1940 ))
          (PORT ADR5 ( 1000 )( 1000 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 976 )( 976 ))
          (PORT ADR1 ( 1724 )( 1724 ))
          (PORT ADR2 ( 1050 )( 1050 ))
          (PORT ADR3 ( 1409 )( 1409 ))
          (PORT ADR4 ( 1691 )( 1691 ))
          (PORT ADR5 ( 1353 )( 1353 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 544 )( 544 ))
          (PORT ADR1 ( 930 )( 930 ))
          (PORT ADR2 ( 907 )( 907 ))
          (PORT ADR3 ( 863 )( 863 ))
          (PORT ADR4 ( 1065 )( 1065 ))
          (PORT ADR5 ( 488 )( 488 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1066 )( 1066 ))
          (PORT ADR1 ( 1266 )( 1266 ))
          (PORT ADR2 ( 985 )( 985 ))
          (PORT ADR3 ( 1080 )( 1080 ))
          (PORT ADR4 ( 570 )( 570 ))
          (PORT ADR5 ( 461 )( 461 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_cy_6_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1588 )( 1588 ))
          (PORT ADR2 ( 898 )( 898 ))
          (PORT ADR3 ( 1540 )( 1540 ))
          (PORT ADR4 ( 1456 )( 1456 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__35_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1740 )( 1740 ))
          (PORT ADR1 ( 1114 )( 1114 ))
          (PORT ADR2 ( 1589 )( 1589 ))
          (PORT ADR3 ( 896 )( 896 ))
          (PORT ADR4 ( 1340 )( 1340 ))
          (PORT ADR5 ( 1501 )( 1501 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_high_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2308 )( 2308 ))
          (PORT ADR1 ( 1677 )( 1677 ))
          (PORT ADR2 ( 1731 )( 1731 ))
          (PORT ADR3 ( 2007 )( 2007 ))
          (PORT ADR4 ( 1408 )( 1408 ))
          (PORT ADR5 ( 1639 )( 1639 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and0000267)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1302 )( 1302 ))
          (PORT ADR1 ( 383 )( 383 ))
          (PORT ADR2 ( 514 )( 514 ))
          (PORT ADR3 ( 921 )( 921 ))
          (PORT ADR4 ( 716 )( 716 ))
          (PORT ADR5 ( 586 )( 586 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1731 )( 1731 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3288 )( 3288 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and0000308)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 962 )( 962 ))
          (PORT ADR1 ( 1880 )( 1880 ))
          (PORT ADR2 ( 1330 )( 1330 ))
          (PORT ADR3 ( 1446 )( 1446 ))
          (PORT ADR4 ( 854 )( 854 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3493 )( 3493 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1016 )( 1016 ))
          (PORT ADR1 ( 1316 )( 1316 ))
          (PORT ADR2 ( 1560 )( 1560 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1938 )( 1938 ))
          (PORT ADR5 ( 987 )( 987 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3491 )( 3491 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1162 )( 1162 ))
          (PORT ADR1 ( 933 )( 933 ))
          (PORT ADR2 ( 1563 )( 1563 ))
          (PORT ADR3 ( 361 )( 361 ))
          (PORT ADR4 ( 1941 )( 1941 ))
          (PORT ADR5 ( 984 )( 984 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 753 )( 753 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1372 )( 1372 ))
          (PORT SRST ( 1111 )( 1111 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 753 )( 753 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1201 )( 1201 ))
          (PORT SRST ( 1111 )( 1111 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 753 )( 753 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1182 )( 1182 ))
          (PORT SRST ( 1111 )( 1111 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 753 )( 753 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1334 )( 1334 ))
          (PORT SRST ( 1109 )( 1109 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 859 )( 859 ))
          (PORT CLK ( 1859 )( 1859 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_malformed_checks_msgcode_sigdef_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1904 )( 1904 ))
          (PORT ADR1 ( 1791 )( 1791 ))
          (PORT ADR2 ( 2305 )( 2305 ))
          (PORT ADR3 ( 611 )( 611 ))
          (PORT ADR4 ( 526 )( 526 ))
          (PORT ADR5 ( 873 )( 873 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_stat_tlp_ep_o_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1725 )( 1725 ))
          (PORT ADR4 ( 798 )( 798 ))
          (PORT ADR5 ( 1029 )( 1029 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2574 )( 2574 ))
          (PORT ADR1 ( 2302 )( 2302 ))
          (PORT ADR2 ( 1422 )( 1422 ))
          (PORT ADR3 ( 361 )( 361 ))
          (PORT ADR4 ( 1104 )( 1104 ))
          (PORT ADR5 ( 1957 )( 1957 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_fulltype_oh_or00031)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2766 )( 2766 ))
          (PORT ADR1 ( 2011 )( 2011 ))
          (PORT ADR2 ( 2007 )( 2007 ))
          (PORT ADR3 ( 2907 )( 2907 ))
          (PORT ADR4 ( 3104 )( 3104 ))
          (PORT ADR5 ( 2356 )( 2356 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2563 )( 2563 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1993 )( 1993 ))
          (PORT ADR5 ( 2016 )( 2016 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 927 )( 927 ))
          (PORT SRST ( 2734 )( 2734 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 728 )( 728 ))
          (PORT ADR2 ( 1310 )( 1310 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 132 )( 132 ))
          (PORT ADR5 ( 1043 )( 1043 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_63)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1061 )( 1061 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1111 )( 1111 ))
          (PORT ADR2 ( 1258 )( 1258 ))
          (PORT ADR3 ( 909 )( 909 ))
          (PORT ADR4 ( 375 )( 375 ))
          (PORT ADR5 ( 1023 )( 1023 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_62)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1061 )( 1061 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 744 )( 744 ))
          (PORT ADR2 ( 3006 )( 3006 ))
          (PORT ADR3 ( 907 )( 907 ))
          (PORT ADR4 ( 293 )( 293 ))
          (PORT ADR5 ( 1018 )( 1018 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_61)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1061 )( 1061 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 863 )( 863 ))
          (PORT ADR2 ( 2908 )( 2908 ))
          (PORT ADR3 ( 1141 )( 1141 ))
          (PORT ADR4 ( 865 )( 865 ))
          (PORT ADR5 ( 807 )( 807 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_60)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1061 )( 1061 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_60_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 862 )( 862 ))
          (PORT ADR2 ( 3215 )( 3215 ))
          (PORT ADR3 ( 1144 )( 1144 ))
          (PORT ADR4 ( 875 )( 875 ))
          (PORT ADR5 ( 810 )( 810 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_app_reset_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 1844 )( 1844 ))
          (PORT SRST ( 988 )( 988 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_55)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1822 )( 1822 ))
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_55_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1701 )( 1701 ))
          (PORT ADR2 ( 1761 )( 1761 ))
          (PORT ADR3 ( 1399 )( 1399 ))
          (PORT ADR4 ( 915 )( 915 ))
          (PORT ADR5 ( 1348 )( 1348 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_54)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1822 )( 1822 ))
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1703 )( 1703 ))
          (PORT ADR2 ( 2315 )( 2315 ))
          (PORT ADR3 ( 1366 )( 1366 ))
          (PORT ADR4 ( 742 )( 742 ))
          (PORT ADR5 ( 1347 )( 1347 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_grant)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2770 )( 2770 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_grant_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2171 )( 2171 ))
          (PORT ADR4 ( 2509 )( 2509 ))
          (PORT ADR5 ( 1878 )( 1878 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cfg_rp_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3234 )( 3234 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_Madd_reg_cfg_rp_add0000_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR5 ( 874 )( 874 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cfg_rp_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3232 )( 3232 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_Madd_reg_cfg_rp_add0000_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 369 )( 369 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1727 )( 1727 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3239 )( 3239 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_3_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1042 )( 1042 ))
          (PORT ADR3 ( 1124 )( 1124 ))
          (PORT ADR4 ( 779 )( 779 ))
          (PORT ADR5 ( 731 )( 731 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1727 )( 1727 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3237 )( 3237 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar_hit_2_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 601 )( 601 ))
          (PORT ADR1 ( 1127 )( 1127 ))
          (PORT ADR2 ( 864 )( 864 ))
          (PORT ADR3 ( 758 )( 758 ))
          (PORT ADR4 ( 686 )( 686 ))
          (PORT ADR5 ( 938 )( 938 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000326_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 365 )( 365 ))
          (PORT ADR1 ( 726 )( 726 ))
          (PORT ADR2 ( 750 )( 750 ))
          (PORT ADR3 ( 855 )( 855 ))
          (PORT ADR4 ( 510 )( 510 ))
          (PORT ADR5 ( 698 )( 698 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1746 )( 1746 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3388 )( 3388 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000326)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 132 )( 132 ))
          (PORT ADR1 ( 750 )( 750 ))
          (PORT ADR2 ( 616 )( 616 ))
          (PORT ADR3 ( 1028 )( 1028 ))
          (PORT ADR4 ( 515 )( 515 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1588 )( 1588 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 1837 )( 1837 ))
          (PORT SRST ( 3068 )( 3068 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1588 )( 1588 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 3619 )( 3619 ))
          (PORT SRST ( 3068 )( 3068 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1588 )( 1588 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 2446 )( 2446 ))
          (PORT SRST ( 3068 )( 3068 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1588 )( 1588 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 2730 )( 2730 ))
          (PORT SRST ( 3066 )( 3066 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000133)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 545 )( 545 ))
          (PORT ADR1 ( 952 )( 952 ))
          (PORT ADR2 ( 1090 )( 1090 ))
          (PORT ADR3 ( 757 )( 757 ))
          (PORT ADR4 ( 599 )( 599 ))
          (PORT ADR5 ( 875 )( 875 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000169)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 896 )( 896 ))
          (PORT ADR1 ( 937 )( 937 ))
          (PORT ADR2 ( 1002 )( 1002 ))
          (PORT ADR3 ( 1102 )( 1102 ))
          (PORT ADR4 ( 862 )( 862 ))
          (PORT ADR5 ( 688 )( 688 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and0000133)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1206 )( 1206 ))
          (PORT ADR1 ( 701 )( 701 ))
          (PORT ADR2 ( 1185 )( 1185 ))
          (PORT ADR3 ( 965 )( 965 ))
          (PORT ADR4 ( 612 )( 612 ))
          (PORT ADR5 ( 664 )( 664 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and0000249)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1166 )( 1166 ))
          (PORT ADR5 ( 806 )( 806 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1008 )( 1008 ))
          (PORT ADR5 ( 1529 )( 1529 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_47)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 769 )( 769 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1243 )( 1243 ))
          (PORT SRST ( 1289 )( 1289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_46)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 769 )( 769 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1232 )( 1232 ))
          (PORT SRST ( 1289 )( 1289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_45)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 769 )( 769 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1418 )( 1418 ))
          (PORT SRST ( 1289 )( 1289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_44)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 769 )( 769 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1373 )( 1373 ))
          (PORT SRST ( 1287 )( 1287 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 774 )( 774 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1429 )( 1429 ))
          (PORT SRST ( 1278 )( 1278 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 774 )( 774 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1382 )( 1382 ))
          (PORT SRST ( 1278 )( 1278 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 774 )( 774 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1397 )( 1397 ))
          (PORT SRST ( 1278 )( 1278 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 774 )( 774 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 1412 )( 1412 ))
          (PORT SRST ( 1276 )( 1276 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1289 )( 1289 ))
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 633 )( 633 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1289 )( 1289 ))
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 441 )( 441 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1289 )( 1289 ))
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 449 )( 449 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1289 )( 1289 ))
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 446 )( 446 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1139 )( 1139 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 968 )( 968 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1139 )( 1139 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 770 )( 770 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1139 )( 1139 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 784 )( 784 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1139 )( 1139 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 820 )( 820 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 822 )( 822 ))
          (PORT SRST ( 1408 )( 1408 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 637 )( 637 ))
          (PORT SRST ( 1408 )( 1408 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 635 )( 635 ))
          (PORT SRST ( 1408 )( 1408 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 643 )( 643 ))
          (PORT SRST ( 1406 )( 1406 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 645 )( 645 ))
          (PORT SRST ( 1093 )( 1093 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 742 )( 742 ))
          (PORT SRST ( 1093 )( 1093 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 633 )( 633 ))
          (PORT SRST ( 1093 )( 1093 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_cmt_wr_hdr_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 639 )( 639 ))
          (PORT SRST ( 1091 )( 1091 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_30_34)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1403 )( 1403 ))
          (PORT ADR2 ( 2093 )( 2093 ))
          (PORT ADR3 ( 1813 )( 1813 ))
          (PORT ADR4 ( 1046 )( 1046 ))
          (PORT ADR5 ( 1708 )( 1708 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_attr_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_attr_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2070 )( 2070 ))
          (PORT ADR3 ( 948 )( 948 ))
          (PORT ADR4 ( 2103 )( 2103 ))
          (PORT ADR5 ( 1029 )( 1029 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_attr_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_attr_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2077 )( 2077 ))
          (PORT ADR3 ( 910 )( 910 ))
          (PORT ADR4 ( 2101 )( 2101 ))
          (PORT ADR5 ( 1019 )( 1019 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1384 )( 1384 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 631 )( 631 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1384 )( 1384 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 444 )( 444 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1384 )( 1384 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 452 )( 452 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1384 )( 1384 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 462 )( 462 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_2__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1085 )( 1085 ))
          (PORT ADR1 ( 967 )( 967 ))
          (PORT ADR2 ( 952 )( 952 ))
          (PORT ADR3 ( 1829 )( 1829 ))
          (PORT ADR4 ( 1123 )( 1123 ))
          (PORT ADR5 ( 682 )( 682 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_59)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1526 )( 1526 ))
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_59_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1543 )( 1543 ))
          (PORT ADR2 ( 2423 )( 2423 ))
          (PORT ADR3 ( 1343 )( 1343 ))
          (PORT ADR4 ( 477 )( 477 ))
          (PORT ADR5 ( 1249 )( 1249 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_58)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1526 )( 1526 ))
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_58_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1556 )( 1556 ))
          (PORT ADR2 ( 2043 )( 2043 ))
          (PORT ADR3 ( 1336 )( 1336 ))
          (PORT ADR4 ( 1029 )( 1029 ))
          (PORT ADR5 ( 1592 )( 1592 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_43)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1526 )( 1526 ))
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_43_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1298 )( 1298 ))
          (PORT ADR5 ( 1169 )( 1169 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_42)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1526 )( 1526 ))
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_42_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1296 )( 1296 ))
          (PORT ADR5 ( 1250 )( 1250 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_47)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1524 )( 1524 ))
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_47_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1304 )( 1304 ))
          (PORT ADR5 ( 1656 )( 1656 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_46)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1524 )( 1524 ))
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_46_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1302 )( 1302 ))
          (PORT ADR5 ( 2197 )( 2197 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1875 )( 1875 ))
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 2298 )( 2298 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1875 )( 1875 ))
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 2049 )( 2049 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1875 )( 1875 ))
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 1890 )( 1890 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1875 )( 1875 ))
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 1909 )( 1909 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1704 )( 1704 ))
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1538 )( 1538 ))
          (PORT ADR5 ( 2139 )( 2139 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1704 )( 1704 ))
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1536 )( 1536 ))
          (PORT ADR5 ( 2406 )( 2406 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1694 )( 1694 ))
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1594 )( 1594 ))
          (PORT ADR5 ( 2126 )( 2126 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1694 )( 1694 ))
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1581 )( 1581 ))
          (PORT ADR5 ( 2079 )( 2079 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1694 )( 1694 ))
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1796 )( 1796 ))
          (PORT ADR5 ( 1686 )( 1686 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1694 )( 1694 ))
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1803 )( 1803 ))
          (PORT ADR5 ( 2116 )( 2116 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_is_ftl)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 893 )( 893 ))
          (PORT SRST ( 3412 )( 3412 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1937 )( 1937 ))
          (PORT ADR1 ( 847 )( 847 ))
          (PORT ADR2 ( 1546 )( 1546 ))
          (PORT ADR3 ( 312 )( 312 ))
          (PORT ADR4 ( 1505 )( 1505 ))
          (PORT ADR5 ( 406 )( 406 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1276 )( 1276 ))
          (PORT ADR1 ( 1300 )( 1300 ))
          (PORT ADR2 ( 1713 )( 1713 ))
          (PORT ADR3 ( 1023 )( 1023 ))
          (PORT ADR4 ( 1415 )( 1415 ))
          (PORT ADR5 ( 315 )( 315 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1502 )( 1502 ))
          (PORT ADR1 ( 854 )( 854 ))
          (PORT ADR2 ( 1302 )( 1302 ))
          (PORT ADR3 ( 872 )( 872 ))
          (PORT ADR4 ( 1894 )( 1894 ))
          (PORT ADR5 ( 1472 )( 1472 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1360 )( 1360 ))
          (PORT ADR1 ( 944 )( 944 ))
          (PORT ADR2 ( 1327 )( 1327 ))
          (PORT ADR3 ( 1065 )( 1065 ))
          (PORT ADR4 ( 1293 )( 1293 ))
          (PORT ADR5 ( 946 )( 946 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1871 )( 1871 ))
          (PORT ADR1 ( 959 )( 959 ))
          (PORT ADR2 ( 1589 )( 1589 ))
          (PORT ADR3 ( 1315 )( 1315 ))
          (PORT ADR4 ( 1259 )( 1259 ))
          (PORT ADR5 ( 1099 )( 1099 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2341 )( 2341 ))
          (PORT ADR1 ( 789 )( 789 ))
          (PORT ADR2 ( 2380 )( 2380 ))
          (PORT ADR3 ( 1597 )( 1597 ))
          (PORT ADR4 ( 1087 )( 1087 ))
          (PORT ADR5 ( 1206 )( 1206 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1748 )( 1748 ))
          (PORT ADR1 ( 562 )( 562 ))
          (PORT ADR2 ( 2382 )( 2382 ))
          (PORT ADR3 ( 938 )( 938 ))
          (PORT ADR4 ( 2847 )( 2847 ))
          (PORT ADR5 ( 574 )( 574 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1865 )( 1865 ))
          (PORT ADR1 ( 616 )( 616 ))
          (PORT ADR2 ( 1172 )( 1172 ))
          (PORT ADR3 ( 1207 )( 1207 ))
          (PORT ADR4 ( 1275 )( 1275 ))
          (PORT ADR5 ( 560 )( 560 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000245)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1571 )( 1571 ))
          (PORT ADR1 ( 1024 )( 1024 ))
          (PORT ADR2 ( 986 )( 986 ))
          (PORT ADR3 ( 1376 )( 1376 ))
          (PORT ADR4 ( 1739 )( 1739 ))
          (PORT ADR5 ( 2055 )( 2055 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_cy_10_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_10_)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2015 )( 2015 ))
          (PORT ADR2 ( 1080 )( 1080 ))
          (PORT ADR3 ( 1729 )( 1729 ))
          (PORT ADR4 ( 1105 )( 1105 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__16_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_9_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1678 )( 1678 ))
          (PORT ADR1 ( 953 )( 953 ))
          (PORT ADR2 ( 1893 )( 1893 ))
          (PORT ADR3 ( 1337 )( 1337 ))
          (PORT ADR4 ( 1709 )( 1709 ))
          (PORT ADR5 ( 865 )( 865 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar23_64_hit_low_cmp_eq0000_lut_8_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1637 )( 1637 ))
          (PORT ADR1 ( 1183 )( 1183 ))
          (PORT ADR2 ( 1716 )( 1716 ))
          (PORT ADR3 ( 1216 )( 1216 ))
          (PORT ADR4 ( 1312 )( 1312 ))
          (PORT ADR5 ( 1768 )( 1768 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1099 )( 1099 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 1857 )( 1857 ))
          (PORT SRST ( 3423 )( 3423 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000169)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1080 )( 1080 ))
          (PORT ADR1 ( 546 )( 546 ))
          (PORT ADR2 ( 620 )( 620 ))
          (PORT ADR3 ( 1271 )( 1271 ))
          (PORT ADR4 ( 1530 )( 1530 ))
          (PORT ADR5 ( 322 )( 322 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1099 )( 1099 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 3633 )( 3633 ))
          (PORT SRST ( 3423 )( 3423 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1099 )( 1099 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 2410 )( 2410 ))
          (PORT SRST ( 3423 )( 3423 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1099 )( 1099 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 2778 )( 2778 ))
          (PORT SRST ( 3421 )( 3421 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000133)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 305 )( 305 ))
          (PORT ADR1 ( 1087 )( 1087 ))
          (PORT ADR2 ( 959 )( 959 ))
          (PORT ADR3 ( 538 )( 538 ))
          (PORT ADR4 ( 793 )( 793 ))
          (PORT ADR5 ( 1412 )( 1412 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000249)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1462 )( 1462 ))
          (PORT ADR5 ( 1090 )( 1090 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1107 )( 1107 ))
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 3135 )( 3135 ))
          (PORT SRST ( 3247 )( 3247 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1107 )( 1107 ))
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 2671 )( 2671 ))
          (PORT SRST ( 3247 )( 3247 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1107 )( 1107 ))
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 3341 )( 3341 ))
          (PORT SRST ( 3247 )( 3247 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1107 )( 1107 ))
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 2855 )( 2855 ))
          (PORT SRST ( 3245 )( 3245 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1151 )( 1151 ))
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 3004 )( 3004 ))
          (PORT SRST ( 3258 )( 3258 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1151 )( 1151 ))
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 2666 )( 2666 ))
          (PORT SRST ( 3258 )( 3258 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1151 )( 1151 ))
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 3349 )( 3349 ))
          (PORT SRST ( 3258 )( 3258 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1151 )( 1151 ))
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 2705 )( 2705 ))
          (PORT SRST ( 3256 )( 3256 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1930 )( 1930 ))
          (PORT ADR1 ( 955 )( 955 ))
          (PORT ADR2 ( 1409 )( 1409 ))
          (PORT ADR3 ( 1000 )( 1000 ))
          (PORT ADR4 ( 1767 )( 1767 ))
          (PORT ADR5 ( 1453 )( 1453 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2537 )( 2537 ))
          (PORT ADR1 ( 1087 )( 1087 ))
          (PORT ADR2 ( 1989 )( 1989 ))
          (PORT ADR3 ( 1372 )( 1372 ))
          (PORT ADR4 ( 2039 )( 2039 ))
          (PORT ADR5 ( 1306 )( 1306 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 642 )( 642 ))
          (PORT ADR1 ( 906 )( 906 ))
          (PORT ADR2 ( 812 )( 812 ))
          (PORT ADR3 ( 525 )( 525 ))
          (PORT ADR4 ( 617 )( 617 ))
          (PORT ADR5 ( 551 )( 551 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 622 )( 622 ))
          (PORT ADR1 ( 547 )( 547 ))
          (PORT ADR2 ( 792 )( 792 ))
          (PORT ADR3 ( 906 )( 906 ))
          (PORT ADR4 ( 295 )( 295 ))
          (PORT ADR5 ( 401 )( 401 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1752 )( 1752 ))
          (PORT ADR4 ( 892 )( 892 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__27_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1915 )( 1915 ))
          (PORT ADR1 ( 724 )( 724 ))
          (PORT ADR2 ( 1564 )( 1564 ))
          (PORT ADR3 ( 1159 )( 1159 ))
          (PORT ADR4 ( 1195 )( 1195 ))
          (PORT ADR5 ( 806 )( 806 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1783 )( 1783 ))
          (PORT ADR1 ( 1222 )( 1222 ))
          (PORT ADR2 ( 1845 )( 1845 ))
          (PORT ADR3 ( 1119 )( 1119 ))
          (PORT ADR4 ( 1563 )( 1563 ))
          (PORT ADR5 ( 959 )( 959 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_high_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1358 )( 1358 ))
          (PORT ADR1 ( 1376 )( 1376 ))
          (PORT ADR2 ( 1739 )( 1739 ))
          (PORT ADR3 ( 869 )( 869 ))
          (PORT ADR4 ( 2533 )( 2533 ))
          (PORT ADR5 ( 1197 )( 1197 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2867 )( 2867 ))
          (PORT ADR1 ( 1166 )( 1166 ))
          (PORT ADR2 ( 3288 )( 3288 ))
          (PORT ADR3 ( 1176 )( 1176 ))
          (PORT ADR4 ( 2528 )( 2528 ))
          (PORT ADR5 ( 887 )( 887 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1002 )( 1002 ))
          (PORT ADR1 ( 1050 )( 1050 ))
          (PORT ADR2 ( 1401 )( 1401 ))
          (PORT ADR3 ( 608 )( 608 ))
          (PORT ADR4 ( 2378 )( 2378 ))
          (PORT ADR5 ( 873 )( 873 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 700 )( 700 ))
          (PORT ADR1 ( 930 )( 930 ))
          (PORT ADR2 ( 764 )( 764 ))
          (PORT ADR3 ( 767 )( 767 ))
          (PORT ADR4 ( 905 )( 905 ))
          (PORT ADR5 ( 911 )( 911 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 635 )( 635 ))
          (PORT ADR1 ( 742 )( 742 ))
          (PORT ADR2 ( 829 )( 829 ))
          (PORT ADR3 ( 1270 )( 1270 ))
          (PORT ADR4 ( 1680 )( 1680 ))
          (PORT ADR5 ( 558 )( 558 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2214 )( 2214 ))
          (PORT ADR1 ( 1477 )( 1477 ))
          (PORT ADR2 ( 2303 )( 2303 ))
          (PORT ADR3 ( 831 )( 831 ))
          (PORT ADR4 ( 2510 )( 2510 ))
          (PORT ADR5 ( 720 )( 720 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1614 )( 1614 ))
          (PORT ADR1 ( 1324 )( 1324 ))
          (PORT ADR2 ( 2378 )( 2378 ))
          (PORT ADR3 ( 1098 )( 1098 ))
          (PORT ADR4 ( 1987 )( 1987 ))
          (PORT ADR5 ( 877 )( 877 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2337 )( 2337 ))
          (PORT ADR1 ( 734 )( 734 ))
          (PORT ADR2 ( 1957 )( 1957 ))
          (PORT ADR3 ( 1423 )( 1423 ))
          (PORT ADR4 ( 2121 )( 2121 ))
          (PORT ADR5 ( 1047 )( 1047 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_low_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1793 )( 1793 ))
          (PORT ADR1 ( 1068 )( 1068 ))
          (PORT ADR2 ( 1915 )( 1915 ))
          (PORT ADR3 ( 1620 )( 1620 ))
          (PORT ADR4 ( 1724 )( 1724 ))
          (PORT ADR5 ( 820 )( 820 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and000076)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1218 )( 1218 ))
          (PORT ADR1 ( 997 )( 997 ))
          (PORT ADR2 ( 1326 )( 1326 ))
          (PORT ADR3 ( 815 )( 815 ))
          (PORT ADR4 ( 968 )( 968 ))
          (PORT ADR5 ( 1128 )( 1128 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and000040)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1254 )( 1254 ))
          (PORT ADR1 ( 1063 )( 1063 ))
          (PORT ADR2 ( 517 )( 517 ))
          (PORT ADR3 ( 905 )( 905 ))
          (PORT ADR4 ( 640 )( 640 ))
          (PORT ADR5 ( 404 )( 404 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_35)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 742 )( 742 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1508 )( 1508 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_34)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 742 )( 742 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1795 )( 1795 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_33)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 742 )( 742 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1206 )( 1206 ))
          (PORT SRST ( 1262 )( 1262 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_32)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 742 )( 742 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 1771 )( 1771 ))
          (PORT SRST ( 1260 )( 1260 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_59)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 737 )( 737 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 1925 )( 1925 ))
          (PORT SRST ( 1403 )( 1403 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_58)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 737 )( 737 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 1223 )( 1223 ))
          (PORT SRST ( 1403 )( 1403 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_57)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 737 )( 737 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 1206 )( 1206 ))
          (PORT SRST ( 1403 )( 1403 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_56)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 737 )( 737 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 1329 )( 1329 ))
          (PORT SRST ( 1401 )( 1401 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 1383 )( 1383 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 1205 )( 1205 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 1221 )( 1221 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1043 )( 1043 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 1699 )( 1699 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1105 )( 1105 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 1030 )( 1030 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1105 )( 1105 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 854 )( 854 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1105 )( 1105 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 1004 )( 1004 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_err_tlp_cpl_header_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1105 )( 1105 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 847 )( 847 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2498 )( 2498 ))
          (PORT ADR3 ( 599 )( 599 ))
          (PORT ADR4 ( 2084 )( 2084 ))
          (PORT ADR5 ( 1399 )( 1399 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tc_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2057 )( 2057 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 2083 )( 2083 ))
          (PORT ADR5 ( 1560 )( 1560 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_33__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1409 )( 1409 ))
          (PORT ADR2 ( 1141 )( 1141 ))
          (PORT ADR3 ( 1958 )( 1958 ))
          (PORT ADR4 ( 1321 )( 1321 ))
          (PORT ADR5 ( 894 )( 894 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_39)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1316 )( 1316 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1469 )( 1469 ))
          (PORT ADR5 ( 1558 )( 1558 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_38)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1316 )( 1316 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1472 )( 1472 ))
          (PORT ADR5 ( 2157 )( 2157 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_57)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1307 )( 1307 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1429 )( 1429 ))
          (PORT ADR2 ( 2097 )( 2097 ))
          (PORT ADR3 ( 1183 )( 1183 ))
          (PORT ADR4 ( 371 )( 371 ))
          (PORT ADR5 ( 1443 )( 1443 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_56)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1307 )( 1307 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_56_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1431 )( 1431 ))
          (PORT ADR2 ( 2118 )( 2118 ))
          (PORT ADR3 ( 1186 )( 1186 ))
          (PORT ADR4 ( 284 )( 284 ))
          (PORT ADR5 ( 1047 )( 1047 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1827 )( 1827 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 2346 )( 2346 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1827 )( 1827 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 1773 )( 1773 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1827 )( 1827 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 1529 )( 1529 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1827 )( 1827 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 1626 )( 1626 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_mux0000_4_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1111 )( 1111 ))
          (PORT ADR1 ( 1887 )( 1887 ))
          (PORT ADR2 ( 1208 )( 1208 ))
          (PORT ADR3 ( 1432 )( 1432 ))
          (PORT ADR4 ( 464 )( 464 ))
          (PORT ADR5 ( 734 )( 734 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_45)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1499 )( 1499 ))
          (PORT CLK ( 1747 )( 1747 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1279 )( 1279 ))
          (PORT ADR5 ( 1965 )( 1965 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_44)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1499 )( 1499 ))
          (PORT CLK ( 1747 )( 1747 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1278 )( 1278 ))
          (PORT ADR5 ( 1626 )( 1626 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_53)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1500 )( 1500 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1300 )( 1300 ))
          (PORT ADR2 ( 2613 )( 2613 ))
          (PORT ADR3 ( 1298 )( 1298 ))
          (PORT ADR4 ( 866 )( 866 ))
          (PORT ADR5 ( 1586 )( 1586 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_52)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1500 )( 1500 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1303 )( 1303 ))
          (PORT ADR2 ( 2037 )( 2037 ))
          (PORT ADR3 ( 1407 )( 1407 ))
          (PORT ADR4 ( 873 )( 873 ))
          (PORT ADR5 ( 1446 )( 1446 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_0_12)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1302 )( 1302 ))
          (PORT ADR3 ( 1875 )( 1875 ))
          (PORT ADR4 ( 1206 )( 1206 ))
          (PORT ADR5 ( 961 )( 961 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_request_data_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1739 )( 1739 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2920 )( 2920 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_request_data_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2205 )( 2205 ))
          (PORT ADR3 ( 811 )( 811 ))
          (PORT ADR4 ( 156 )( 156 ))
          (PORT ADR5 ( 1053 )( 1053 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_request_data_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1739 )( 1739 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2918 )( 2918 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_request_data_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1641 )( 1641 ))
          (PORT ADR3 ( 659 )( 659 ))
          (PORT ADR4 ( 720 )( 720 ))
          (PORT ADR5 ( 1068 )( 1068 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1667 )( 1667 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1574 )( 1574 ))
          (PORT ADR5 ( 2025 )( 2025 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1667 )( 1667 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1570 )( 1570 ))
          (PORT ADR5 ( 1990 )( 1990 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1667 )( 1667 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1780 )( 1780 ))
          (PORT ADR5 ( 1868 )( 1868 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1667 )( 1667 ))
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2226 )( 2226 ))
          (PORT ADR5 ( 2378 )( 2378 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_signaledsystemerror)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1703 )( 1703 ))
          (PORT I ( 119 )( 119 ))
          (PORT SSET ( 694 )( 694 ))
          (PORT SRST ( 620 )( 620 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1170 )( 1170 ))
          (PORT CLK ( 1731 )( 1731 ))
          (PORT I ( 2507 )( 2507 ))
          (PORT SRST ( 3074 )( 3074 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1170 )( 1170 ))
          (PORT CLK ( 1731 )( 1731 ))
          (PORT I ( 3429 )( 3429 ))
          (PORT SRST ( 3074 )( 3074 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1170 )( 1170 ))
          (PORT CLK ( 1731 )( 1731 ))
          (PORT I ( 3563 )( 3563 ))
          (PORT SRST ( 3074 )( 3074 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1170 )( 1170 ))
          (PORT CLK ( 1731 )( 1731 ))
          (PORT I ( 3505 )( 3505 ))
          (PORT SRST ( 3072 )( 3072 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1469 )( 1469 ))
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 2633 )( 2633 ))
          (PORT SRST ( 3084 )( 3084 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1469 )( 1469 ))
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 2659 )( 2659 ))
          (PORT SRST ( 3084 )( 3084 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1469 )( 1469 ))
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 2989 )( 2989 ))
          (PORT SRST ( 3084 )( 3084 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1469 )( 1469 ))
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 2996 )( 2996 ))
          (PORT SRST ( 3082 )( 3082 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1727 )( 1727 ))
          (PORT ADR1 ( 601 )( 601 ))
          (PORT ADR2 ( 1506 )( 1506 ))
          (PORT ADR3 ( 372 )( 372 ))
          (PORT ADR4 ( 1481 )( 1481 ))
          (PORT ADR5 ( 764 )( 764 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1334 )( 1334 ))
          (PORT ADR1 ( 305 )( 305 ))
          (PORT ADR2 ( 1525 )( 1525 ))
          (PORT ADR3 ( 1019 )( 1019 ))
          (PORT ADR4 ( 1587 )( 1587 ))
          (PORT ADR5 ( 383 )( 383 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1788 )( 1788 ))
          (PORT ADR1 ( 1735 )( 1735 ))
          (PORT ADR2 ( 1623 )( 1623 ))
          (PORT ADR3 ( 696 )( 696 ))
          (PORT ADR4 ( 1303 )( 1303 ))
          (PORT ADR5 ( 866 )( 866 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1441 )( 1441 ))
          (PORT ADR1 ( 1018 )( 1018 ))
          (PORT ADR2 ( 1711 )( 1711 ))
          (PORT ADR3 ( 695 )( 695 ))
          (PORT ADR4 ( 1557 )( 1557 ))
          (PORT ADR5 ( 1433 )( 1433 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2143 )( 2143 ))
          (PORT ADR1 ( 940 )( 940 ))
          (PORT ADR2 ( 1543 )( 1543 ))
          (PORT ADR3 ( 1305 )( 1305 ))
          (PORT ADR4 ( 1078 )( 1078 ))
          (PORT ADR5 ( 1119 )( 1119 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1319 )( 1319 ))
          (PORT ADR1 ( 718 )( 718 ))
          (PORT ADR2 ( 1831 )( 1831 ))
          (PORT ADR3 ( 1482 )( 1482 ))
          (PORT ADR4 ( 2189 )( 2189 ))
          (PORT ADR5 ( 1227 )( 1227 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2361 )( 2361 ))
          (PORT ADR1 ( 944 )( 944 ))
          (PORT ADR2 ( 1063 )( 1063 ))
          (PORT ADR3 ( 927 )( 927 ))
          (PORT ADR4 ( 1853 )( 1853 ))
          (PORT ADR5 ( 1728 )( 1728 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2448 )( 2448 ))
          (PORT ADR1 ( 1327 )( 1327 ))
          (PORT ADR2 ( 2419 )( 2419 ))
          (PORT ADR3 ( 976 )( 976 ))
          (PORT ADR4 ( 2962 )( 2962 ))
          (PORT ADR5 ( 1009 )( 1009 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_8_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1865 )( 1865 ))
          (PORT ADR1 ( 1572 )( 1572 ))
          (PORT ADR2 ( 1711 )( 1711 ))
          (PORT ADR3 ( 1803 )( 1803 ))
          (PORT ADR4 ( 1593 )( 1593 ))
          (PORT ADR5 ( 1056 )( 1056 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_cy_9_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_eq_raddr)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1741 )( 1741 ))
          (PORT I ( 32 )( 32 ))
          (PORT RST ( 3396 )( 3396 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar3_eq_raddr_cmp_eq0000_lut_9_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1942 )( 1942 ))
          (PORT ADR4 ( 1592 )( 1592 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__72_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_N39_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 703 )( 703 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__73_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and0000245)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1416 )( 1416 ))
          (PORT ADR1 ( 1033 )( 1033 ))
          (PORT ADR2 ( 1343 )( 1343 ))
          (PORT ADR3 ( 1304 )( 1304 ))
          (PORT ADR4 ( 803 )( 803 ))
          (PORT ADR5 ( 1237 )( 1237 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1078 )( 1078 ))
          (PORT ADR1 ( 1336 )( 1336 ))
          (PORT ADR2 ( 1172 )( 1172 ))
          (PORT ADR3 ( 1535 )( 1535 ))
          (PORT ADR4 ( 1266 )( 1266 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__62_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 825 )( 825 ))
          (PORT ADR1 ( 851 )( 851 ))
          (PORT ADR2 ( 601 )( 601 ))
          (PORT ADR3 ( 303 )( 303 ))
          (PORT ADR4 ( 377 )( 377 ))
          (PORT ADR5 ( 1552 )( 1552 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 702 )( 702 ))
          (PORT ADR1 ( 1119 )( 1119 ))
          (PORT ADR2 ( 883 )( 883 ))
          (PORT ADR3 ( 1075 )( 1075 ))
          (PORT ADR4 ( 1335 )( 1335 ))
          (PORT ADR5 ( 964 )( 964 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 538 )( 538 ))
          (PORT ADR1 ( 913 )( 913 ))
          (PORT ADR2 ( 999 )( 999 ))
          (PORT ADR3 ( 629 )( 629 ))
          (PORT ADR4 ( 1612 )( 1612 ))
          (PORT ADR5 ( 903 )( 903 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2354 )( 2354 ))
          (PORT ADR2 ( 864 )( 864 ))
          (PORT ADR3 ( 2223 )( 2223 ))
          (PORT ADR4 ( 787 )( 787 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__58_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1900 )( 1900 ))
          (PORT ADR1 ( 1070 )( 1070 ))
          (PORT ADR2 ( 2135 )( 2135 ))
          (PORT ADR3 ( 1791 )( 1791 ))
          (PORT ADR4 ( 2106 )( 2106 ))
          (PORT ADR5 ( 1257 )( 1257 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1753 )( 1753 ))
          (PORT ADR1 ( 1024 )( 1024 ))
          (PORT ADR2 ( 1823 )( 1823 ))
          (PORT ADR3 ( 1853 )( 1853 ))
          (PORT ADR4 ( 1406 )( 1406 ))
          (PORT ADR5 ( 1573 )( 1573 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar12_64_hit_low_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1799 )( 1799 ))
          (PORT ADR1 ( 556 )( 556 ))
          (PORT ADR2 ( 1749 )( 1749 ))
          (PORT ADR3 ( 1400 )( 1400 ))
          (PORT ADR4 ( 1539 )( 1539 ))
          (PORT ADR5 ( 1314 )( 1314 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1723 )( 1723 ))
          (PORT I ( 2643 )( 2643 ))
          (PORT SRST ( 3549 )( 3549 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1723 )( 1723 ))
          (PORT I ( 3264 )( 3264 ))
          (PORT SRST ( 3549 )( 3549 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1723 )( 1723 ))
          (PORT I ( 3002 )( 3002 ))
          (PORT SRST ( 3549 )( 3549 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1723 )( 1723 ))
          (PORT I ( 2992 )( 2992 ))
          (PORT SRST ( 3547 )( 3547 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and0000169)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 773 )( 773 ))
          (PORT ADR1 ( 827 )( 827 ))
          (PORT ADR2 ( 781 )( 781 ))
          (PORT ADR3 ( 657 )( 657 ))
          (PORT ADR4 ( 1025 )( 1025 ))
          (PORT ADR5 ( 1086 )( 1086 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2045 )( 2045 ))
          (PORT ADR1 ( 1015 )( 1015 ))
          (PORT ADR2 ( 2251 )( 2251 ))
          (PORT ADR3 ( 1080 )( 1080 ))
          (PORT ADR4 ( 2076 )( 2076 ))
          (PORT ADR5 ( 1256 )( 1256 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1080 )( 1080 ))
          (PORT ADR1 ( 1353 )( 1353 ))
          (PORT ADR2 ( 884 )( 884 ))
          (PORT ADR3 ( 1466 )( 1466 ))
          (PORT ADR4 ( 2350 )( 2350 ))
          (PORT ADR5 ( 1469 )( 1469 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 378 )( 378 ))
          (PORT ADR1 ( 745 )( 745 ))
          (PORT ADR2 ( 1053 )( 1053 ))
          (PORT ADR3 ( 1171 )( 1171 ))
          (PORT ADR4 ( 677 )( 677 ))
          (PORT ADR5 ( 461 )( 461 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 700 )( 700 ))
          (PORT ADR1 ( 567 )( 567 ))
          (PORT ADR2 ( 939 )( 939 ))
          (PORT ADR3 ( 893 )( 893 ))
          (PORT ADR4 ( 1018 )( 1018 ))
          (PORT ADR5 ( 298 )( 298 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_eq_raddr)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1711 )( 1711 ))
          (PORT I ( 41 )( 41 ))
          (PORT RST ( 2955 )( 2955 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_cy_6_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2278 )( 2278 ))
          (PORT ADR2 ( 1028 )( 1028 ))
          (PORT ADR3 ( 2466 )( 2466 ))
          (PORT ADR4 ( 1592 )( 1592 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__104_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1879 )( 1879 ))
          (PORT ADR1 ( 1744 )( 1744 ))
          (PORT ADR2 ( 2186 )( 2186 ))
          (PORT ADR3 ( 1001 )( 1001 ))
          (PORT ADR4 ( 1976 )( 1976 ))
          (PORT ADR5 ( 1803 )( 1803 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar2_eq_raddr_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1946 )( 1946 ))
          (PORT ADR1 ( 1487 )( 1487 ))
          (PORT ADR2 ( 1932 )( 1932 ))
          (PORT ADR3 ( 1764 )( 1764 ))
          (PORT ADR4 ( 2031 )( 2031 ))
          (PORT ADR5 ( 842 )( 842 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1310 )( 1310 ))
          (PORT CLK ( 1705 )( 1705 ))
          (PORT I ( 2811 )( 2811 ))
          (PORT SRST ( 2959 )( 2959 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1310 )( 1310 ))
          (PORT CLK ( 1705 )( 1705 ))
          (PORT I ( 3404 )( 3404 ))
          (PORT SRST ( 2959 )( 2959 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1310 )( 1310 ))
          (PORT CLK ( 1705 )( 1705 ))
          (PORT I ( 3168 )( 3168 ))
          (PORT SRST ( 2959 )( 2959 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1310 )( 1310 ))
          (PORT CLK ( 1705 )( 1705 ))
          (PORT I ( 3182 )( 3182 ))
          (PORT SRST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1630 )( 1630 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 3231 )( 3231 ))
          (PORT SRST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1630 )( 1630 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 3723 )( 3723 ))
          (PORT SRST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1630 )( 1630 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 3727 )( 3727 ))
          (PORT SRST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1630 )( 1630 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 2675 )( 2675 ))
          (PORT SRST ( 2955 )( 2955 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1326 )( 1326 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 1924 )( 1924 ))
          (PORT SRST ( 2057 )( 2057 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1326 )( 1326 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 1680 )( 1680 ))
          (PORT SRST ( 2059 )( 2059 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1326 )( 1326 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 1668 )( 1668 ))
          (PORT SRST ( 2056 )( 2056 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1326 )( 1326 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 1506 )( 1506 ))
          (PORT SRST ( 2053 )( 2053 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3076 )( 3076 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1089 )( 1089 ))
          (PORT ADR1 ( 1067 )( 1067 ))
          (PORT ADR2 ( 776 )( 776 ))
          (PORT ADR3 ( 940 )( 940 ))
          (PORT ADR4 ( 714 )( 714 ))
          (PORT ADR5 ( 1175 )( 1175 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3073 )( 3073 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1389 )( 1389 ))
          (PORT ADR1 ( 1214 )( 1214 ))
          (PORT ADR2 ( 780 )( 780 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 707 )( 707 ))
          (PORT ADR5 ( 1180 )( 1180 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_43)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1316 )( 1316 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 1655 )( 1655 ))
          (PORT SRST ( 1804 )( 1804 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_42)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1316 )( 1316 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 2106 )( 2106 ))
          (PORT SRST ( 1806 )( 1806 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_41)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1316 )( 1316 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 1514 )( 1514 ))
          (PORT SRST ( 1803 )( 1803 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_40)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1316 )( 1316 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 2090 )( 2090 ))
          (PORT SRST ( 1800 )( 1800 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_50)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT D ( 1142 )( 1142 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_49)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT D ( 1271 )( 1271 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_18)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT D ( 276 )( 276 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_48)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1744 )( 1744 ))
          (PORT D ( 1156 )( 1156 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_19)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1741 )( 1741 ))
          (PORT D ( 409 )( 409 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_17)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1741 )( 1741 ))
          (PORT D ( 474 )( 474 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_51)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT D ( 947 )( 947 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_16)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT D ( 951 )( 951 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_43)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT D ( 582 )( 582 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_d_o_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_Mshreg_d_o_27)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT D ( 478 )( 478 ))
          (PORT CE ( 45 )( 45 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2607 )( 2607 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 547 )( 547 ))
          (PORT ADR1 ( 813 )( 813 ))
          (PORT ADR2 ( 970 )( 970 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 2179 )( 2179 ))
          (PORT ADR5 ( 1192 )( 1192 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2604 )( 2604 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 540 )( 540 ))
          (PORT ADR1 ( 817 )( 817 ))
          (PORT ADR2 ( 782 )( 782 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 2184 )( 2184 ))
          (PORT ADR5 ( 950 )( 950 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem28_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2064 )( 2064 ))
          (PORT RADR1 ( 2418 )( 2418 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 1226 )( 1226 ))
          (PORT WADR0 ( 2064 )( 2064 ))
          (PORT WADR1 ( 2418 )( 2418 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1458 )( 1458 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem29_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2064 )( 2064 ))
          (PORT RADR1 ( 2418 )( 2418 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 1444 )( 1444 ))
          (PORT WADR0 ( 2064 )( 2064 ))
          (PORT WADR1 ( 2418 )( 2418 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1458 )( 1458 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem28_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2555 )( 2555 ))
          (PORT RADR1 ( 2274 )( 2274 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 900 )( 900 ))
          (PORT WADR0 ( 2064 )( 2064 ))
          (PORT WADR1 ( 2418 )( 2418 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1458 )( 1458 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem29_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2555 )( 2555 ))
          (PORT RADR1 ( 2274 )( 2274 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 1569 )( 1569 ))
          (PORT WADR0 ( 2064 )( 2064 ))
          (PORT WADR1 ( 2418 )( 2418 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1458 )( 1458 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2613 )( 2613 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem3_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2709 )( 2709 ))
          (PORT RADR1 ( 2106 )( 2106 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 764 )( 764 ))
          (PORT WADR0 ( 2064 )( 2064 ))
          (PORT WADR1 ( 2418 )( 2418 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1458 )( 1458 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1730 )( 1730 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 2610 )( 2610 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem3_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2229 )( 2229 ))
          (PORT RADR1 ( 2243 )( 2243 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1715 )( 1715 ))
          (PORT I ( 1078 )( 1078 ))
          (PORT WADR0 ( 2064 )( 2064 ))
          (PORT WADR1 ( 2418 )( 2418 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1458 )( 1458 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem39_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2219 )( 2219 ))
          (PORT RADR1 ( 2414 )( 2414 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1724 )( 1724 ))
          (PORT I ( 1370 )( 1370 ))
          (PORT WADR0 ( 2219 )( 2219 ))
          (PORT WADR1 ( 2414 )( 2414 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1625 )( 1625 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem4_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2219 )( 2219 ))
          (PORT RADR1 ( 2414 )( 2414 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1724 )( 1724 ))
          (PORT I ( 1027 )( 1027 ))
          (PORT WADR0 ( 2219 )( 2219 ))
          (PORT WADR1 ( 2414 )( 2414 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1625 )( 1625 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1739 )( 1739 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2619 )( 2619 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem39_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2550 )( 2550 ))
          (PORT RADR1 ( 2279 )( 2279 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1724 )( 1724 ))
          (PORT I ( 899 )( 899 ))
          (PORT WADR0 ( 2219 )( 2219 ))
          (PORT WADR1 ( 2414 )( 2414 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1625 )( 1625 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem4_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2550 )( 2550 ))
          (PORT RADR1 ( 2279 )( 2279 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1724 )( 1724 ))
          (PORT I ( 1152 )( 1152 ))
          (PORT WADR0 ( 2219 )( 2219 ))
          (PORT WADR1 ( 2414 )( 2414 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1625 )( 1625 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1739 )( 1739 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem40_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2728 )( 2728 ))
          (PORT RADR1 ( 2111 )( 2111 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1724 )( 1724 ))
          (PORT I ( 987 )( 987 ))
          (PORT WADR0 ( 2219 )( 2219 ))
          (PORT WADR1 ( 2414 )( 2414 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1625 )( 1625 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1739 )( 1739 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 2613 )( 2613 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem40_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2232 )( 2232 ))
          (PORT RADR1 ( 2256 )( 2256 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1724 )( 1724 ))
          (PORT I ( 1301 )( 1301 ))
          (PORT WADR0 ( 2219 )( 2219 ))
          (PORT WADR1 ( 2414 )( 2414 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1625 )( 1625 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem33_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem34_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3378 )( 3378 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem33_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3343 )( 3343 ))
          (PORT RADR1 ( 2992 )( 2992 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem34_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3343 )( 3343 ))
          (PORT RADR1 ( 2992 )( 2992 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 3375 )( 3375 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem35_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 3372 )( 3372 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem35_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3024 )( 3024 ))
          (PORT RADR1 ( 2831 )( 2831 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1737 )( 1737 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem5_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2349 )( 2349 ))
          (PORT RADR1 ( 2245 )( 2245 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 1219 )( 1219 ))
          (PORT WADR0 ( 2349 )( 2349 ))
          (PORT WADR1 ( 2245 )( 2245 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1513 )( 1513 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem6_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2349 )( 2349 ))
          (PORT RADR1 ( 2245 )( 2245 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 922 )( 922 ))
          (PORT WADR0 ( 2349 )( 2349 ))
          (PORT WADR1 ( 2245 )( 2245 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1513 )( 1513 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3057 )( 3057 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem5_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2503 )( 2503 ))
          (PORT RADR1 ( 2411 )( 2411 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 894 )( 894 ))
          (PORT WADR0 ( 2349 )( 2349 ))
          (PORT WADR1 ( 2245 )( 2245 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1513 )( 1513 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem6_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2503 )( 2503 ))
          (PORT RADR1 ( 2411 )( 2411 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 1047 )( 1047 ))
          (PORT WADR0 ( 2349 )( 2349 ))
          (PORT WADR1 ( 2245 )( 2245 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1513 )( 1513 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 3054 )( 3054 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem7_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2658 )( 2658 ))
          (PORT RADR1 ( 2243 )( 2243 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 931 )( 931 ))
          (PORT WADR0 ( 2349 )( 2349 ))
          (PORT WADR1 ( 2245 )( 2245 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1513 )( 1513 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 3051 )( 3051 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem7_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2341 )( 2341 ))
          (PORT RADR1 ( 2234 )( 2234 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1742 )( 1742 ))
          (PORT I ( 1245 )( 1245 ))
          (PORT WADR0 ( 2349 )( 2349 ))
          (PORT WADR1 ( 2245 )( 2245 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1513 )( 1513 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_51)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1365 )( 1365 ))
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_51_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1199 )( 1199 ))
          (PORT ADR2 ( 513 )( 513 ))
          (PORT ADR3 ( 1332 )( 1332 ))
          (PORT ADR4 ( 771 )( 771 ))
          (PORT ADR5 ( 1701 )( 1701 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_50)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1365 )( 1365 ))
          (PORT CLK ( 1762 )( 1762 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_50_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1196 )( 1196 ))
          (PORT ADR2 ( 603 )( 603 ))
          (PORT ADR3 ( 1338 )( 1338 ))
          (PORT ADR4 ( 795 )( 795 ))
          (PORT ADR5 ( 1706 )( 1706 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2288 )( 2288 ))
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 1529 )( 1529 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2288 )( 2288 ))
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 1544 )( 1544 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2288 )( 2288 ))
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 1333 )( 1333 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_req_id_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2288 )( 2288 ))
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 1389 )( 1389 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1177 )( 1177 ))
          (PORT SRST ( 2934 )( 2934 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1870 )( 1870 ))
          (PORT ADR1 ( 3357 )( 3357 ))
          (PORT ADR2 ( 1668 )( 1668 ))
          (PORT ADR3 ( 411 )( 411 ))
          (PORT ADR4 ( 1708 )( 1708 ))
          (PORT ADR5 ( 1038 )( 1038 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem2_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2210 )( 2210 ))
          (PORT RADR1 ( 2392 )( 2392 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1216 )( 1216 ))
          (PORT WADR0 ( 2210 )( 2210 ))
          (PORT WADR1 ( 2392 )( 2392 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1258 )( 1258 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem20_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2210 )( 2210 ))
          (PORT RADR1 ( 2392 )( 2392 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1043 )( 1043 ))
          (PORT WADR0 ( 2210 )( 2210 ))
          (PORT WADR1 ( 2392 )( 2392 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1258 )( 1258 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2955 )( 2955 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem2_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1903 )( 1903 ))
          (PORT RADR1 ( 1936 )( 1936 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1073 )( 1073 ))
          (PORT WADR0 ( 2210 )( 2210 ))
          (PORT WADR1 ( 2392 )( 2392 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1258 )( 1258 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem20_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1903 )( 1903 ))
          (PORT RADR1 ( 1936 )( 1936 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1168 )( 1168 ))
          (PORT WADR0 ( 2210 )( 2210 ))
          (PORT WADR1 ( 2392 )( 2392 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1258 )( 1258 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2952 )( 2952 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem21_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1947 )( 1947 ))
          (PORT RADR1 ( 1765 )( 1765 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 916 )( 916 ))
          (PORT WADR0 ( 2210 )( 2210 ))
          (PORT WADR1 ( 2392 )( 2392 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1258 )( 1258 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 2949 )( 2949 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem21_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2151 )( 2151 ))
          (PORT RADR1 ( 2404 )( 2404 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1230 )( 1230 ))
          (PORT WADR0 ( 2210 )( 2210 ))
          (PORT WADR1 ( 2392 )( 2392 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1258 )( 1258 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem44_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2185 )( 2185 ))
          (PORT RADR1 ( 2274 )( 2274 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 1963 )( 1963 ))
          (PORT WADR0 ( 2185 )( 2185 ))
          (PORT WADR1 ( 2274 )( 2274 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1535 )( 1535 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem45_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2185 )( 2185 ))
          (PORT RADR1 ( 2274 )( 2274 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 1700 )( 1700 ))
          (PORT WADR0 ( 2185 )( 2185 ))
          (PORT WADR1 ( 2274 )( 2274 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1535 )( 1535 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3086 )( 3086 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem44_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1764 )( 1764 ))
          (PORT RADR1 ( 1746 )( 1746 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 1638 )( 1638 ))
          (PORT WADR0 ( 2185 )( 2185 ))
          (PORT WADR1 ( 2274 )( 2274 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1535 )( 1535 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem45_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1764 )( 1764 ))
          (PORT RADR1 ( 1746 )( 1746 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 1825 )( 1825 ))
          (PORT WADR0 ( 2185 )( 2185 ))
          (PORT WADR1 ( 2274 )( 2274 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1535 )( 1535 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 3083 )( 3083 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem46_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1941 )( 1941 ))
          (PORT RADR1 ( 1944 )( 1944 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 1111 )( 1111 ))
          (PORT WADR0 ( 2185 )( 2185 ))
          (PORT WADR1 ( 2274 )( 2274 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1535 )( 1535 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 3080 )( 3080 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem46_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2345 )( 2345 ))
          (PORT RADR1 ( 2263 )( 2263 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 1425 )( 1425 ))
          (PORT WADR0 ( 2185 )( 2185 ))
          (PORT WADR1 ( 2274 )( 2274 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1535 )( 1535 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem44_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem45_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3251 )( 3251 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem44_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2004 )( 2004 ))
          (PORT RADR1 ( 2279 )( 2279 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem45_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2004 )( 2004 ))
          (PORT RADR1 ( 2279 )( 2279 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 3248 )( 3248 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem46_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1974 )( 1974 ))
          (PORT RADR1 ( 2271 )( 2271 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 927 )( 927 ))
          (PORT RST ( 3245 )( 3245 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem46_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2176 )( 2176 ))
          (PORT RADR1 ( 2289 )( 2289 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 1594 )( 1594 ))
          (PORT WADR0 ( 2176 )( 2176 ))
          (PORT WADR1 ( 2289 )( 2289 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1548 )( 1548 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem1_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2176 )( 2176 ))
          (PORT RADR1 ( 2289 )( 2289 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 1299 )( 1299 ))
          (PORT WADR0 ( 2176 )( 2176 ))
          (PORT WADR1 ( 2289 )( 2289 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1548 )( 1548 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2705 )( 2705 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1749 )( 1749 ))
          (PORT RADR1 ( 1466 )( 1466 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 1269 )( 1269 ))
          (PORT WADR0 ( 2176 )( 2176 ))
          (PORT WADR1 ( 2289 )( 2289 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1548 )( 1548 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem1_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1749 )( 1749 ))
          (PORT RADR1 ( 1466 )( 1466 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 1424 )( 1424 ))
          (PORT WADR0 ( 2176 )( 2176 ))
          (PORT WADR1 ( 2289 )( 2289 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1548 )( 1548 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2702 )( 2702 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem10_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1757 )( 1757 ))
          (PORT RADR1 ( 1625 )( 1625 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 939 )( 939 ))
          (PORT WADR0 ( 2176 )( 2176 ))
          (PORT WADR1 ( 2289 )( 2289 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1548 )( 1548 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 437 )( 437 ))
          (PORT RST ( 2699 )( 2699 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem10_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1868 )( 1868 ))
          (PORT RADR1 ( 2278 )( 2278 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 1253 )( 1253 ))
          (PORT WADR0 ( 2176 )( 2176 ))
          (PORT WADR1 ( 2289 )( 2289 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1548 )( 1548 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem47_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem48_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2710 )( 2710 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem47_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2001 )( 2001 ))
          (PORT RADR1 ( 2699 )( 2699 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem48_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2001 )( 2001 ))
          (PORT RADR1 ( 2699 )( 2699 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 2707 )( 2707 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem49_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 2704 )( 2704 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem49_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1981 )( 1981 ))
          (PORT RADR1 ( 2539 )( 2539 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2078 )( 2078 ))
          (PORT CLK ( 1689 )( 1689 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1976 )( 1976 ))
          (PORT ADR5 ( 1982 )( 1982 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2078 )( 2078 ))
          (PORT CLK ( 1689 )( 1689 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1973 )( 1973 ))
          (PORT ADR5 ( 1077 )( 1077 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem17_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2304 )( 2304 ))
          (PORT RADR1 ( 2585 )( 2585 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1670 )( 1670 ))
          (PORT I ( 1026 )( 1026 ))
          (PORT WADR0 ( 2304 )( 2304 ))
          (PORT WADR1 ( 2585 )( 2585 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1552 )( 1552 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem18_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2304 )( 2304 ))
          (PORT RADR1 ( 2585 )( 2585 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1670 )( 1670 ))
          (PORT I ( 872 )( 872 ))
          (PORT WADR0 ( 2304 )( 2304 ))
          (PORT WADR1 ( 2585 )( 2585 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1552 )( 1552 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2771 )( 2771 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem17_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2052 )( 2052 ))
          (PORT RADR1 ( 1642 )( 1642 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1670 )( 1670 ))
          (PORT I ( 700 )( 700 ))
          (PORT WADR0 ( 2304 )( 2304 ))
          (PORT WADR1 ( 2585 )( 2585 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1552 )( 1552 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem18_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2052 )( 2052 ))
          (PORT RADR1 ( 1642 )( 1642 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1670 )( 1670 ))
          (PORT I ( 997 )( 997 ))
          (PORT WADR0 ( 2304 )( 2304 ))
          (PORT WADR1 ( 2585 )( 2585 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1552 )( 1552 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 30 )( 30 ))
          (PORT RST ( 2768 )( 2768 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem19_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1728 )( 1728 ))
          (PORT RADR1 ( 1467 )( 1467 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1670 )( 1670 ))
          (PORT I ( 878 )( 878 ))
          (PORT WADR0 ( 2304 )( 2304 ))
          (PORT WADR1 ( 2585 )( 2585 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1552 )( 1552 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_reg_rdata_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 436 )( 436 ))
          (PORT RST ( 2765 )( 2765 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cmt_hdr_buf_inst_Mram_mem19_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2184 )( 2184 ))
          (PORT RADR1 ( 2574 )( 2574 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1670 )( 1670 ))
          (PORT I ( 1192 )( 1192 ))
          (PORT WADR0 ( 2304 )( 2304 ))
          (PORT WADR1 ( 2585 )( 2585 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 1552 )( 1552 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 861 )( 861 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2360 )( 2360 ))
          (PORT SRST ( 3913 )( 3913 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 861 )( 861 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2894 )( 2894 ))
          (PORT SRST ( 3915 )( 3915 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 861 )( 861 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2277 )( 2277 ))
          (PORT SRST ( 3912 )( 3912 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 861 )( 861 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2001 )( 2001 ))
          (PORT SRST ( 3909 )( 3909 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar2_32_hit_nc_and000040)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 767 )( 767 ))
          (PORT ADR1 ( 310 )( 310 ))
          (PORT ADR2 ( 1469 )( 1469 ))
          (PORT ADR3 ( 1092 )( 1092 ))
          (PORT ADR4 ( 645 )( 645 ))
          (PORT ADR5 ( 392 )( 392 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2447 )( 2447 ))
          (PORT ADR1 ( 430 )( 430 ))
          (PORT ADR2 ( 2000 )( 2000 ))
          (PORT ADR3 ( 793 )( 793 ))
          (PORT ADR4 ( 2263 )( 2263 ))
          (PORT ADR5 ( 833 )( 833 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1798 )( 1798 ))
          (PORT ADR1 ( 1438 )( 1438 ))
          (PORT ADR2 ( 2607 )( 2607 ))
          (PORT ADR3 ( 597 )( 597 ))
          (PORT ADR4 ( 1801 )( 1801 ))
          (PORT ADR5 ( 515 )( 515 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1212 )( 1212 ))
          (PORT ADR1 ( 550 )( 550 ))
          (PORT ADR2 ( 937 )( 937 ))
          (PORT ADR3 ( 456 )( 456 ))
          (PORT ADR4 ( 660 )( 660 ))
          (PORT ADR5 ( 925 )( 925 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1354 )( 1354 ))
          (PORT ADR1 ( 530 )( 530 ))
          (PORT ADR2 ( 397 )( 397 ))
          (PORT ADR3 ( 611 )( 611 ))
          (PORT ADR4 ( 788 )( 788 ))
          (PORT ADR5 ( 444 )( 444 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2249 )( 2249 ))
          (PORT ADR4 ( 702 )( 702 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__96_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1917 )( 1917 ))
          (PORT ADR1 ( 1181 )( 1181 ))
          (PORT ADR2 ( 1998 )( 1998 ))
          (PORT ADR3 ( 689 )( 689 ))
          (PORT ADR4 ( 2509 )( 2509 ))
          (PORT ADR5 ( 1037 )( 1037 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1955 )( 1955 ))
          (PORT ADR1 ( 750 )( 750 ))
          (PORT ADR2 ( 1759 )( 1759 ))
          (PORT ADR3 ( 927 )( 927 ))
          (PORT ADR4 ( 2243 )( 2243 ))
          (PORT ADR5 ( 895 )( 895 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar0_eq_raddr_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2335 )( 2335 ))
          (PORT ADR1 ( 766 )( 766 ))
          (PORT ADR2 ( 1818 )( 1818 ))
          (PORT ADR3 ( 1107 )( 1107 ))
          (PORT ADR4 ( 1988 )( 1988 ))
          (PORT ADR5 ( 606 )( 606 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE PhysOnlyBuf)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_eq_raddr)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 25 )( 25 ))
          (PORT RST ( 3385 )( 3385 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE PhysOnlyGnd_SLICEL_A6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 841 )( 841 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2467 )( 2467 ))
          (PORT SRST ( 3523 )( 3523 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 841 )( 841 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2413 )( 2413 ))
          (PORT SRST ( 3525 )( 3525 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 841 )( 841 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2304 )( 2304 ))
          (PORT SRST ( 3522 )( 3522 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 841 )( 841 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2554 )( 2554 ))
          (PORT SRST ( 3519 )( 3519 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and000040)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 588 )( 588 ))
          (PORT ADR1 ( 545 )( 545 ))
          (PORT ADR2 ( 914 )( 914 ))
          (PORT ADR3 ( 1522 )( 1522 ))
          (PORT ADR4 ( 1184 )( 1184 ))
          (PORT ADR5 ( 1568 )( 1568 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1781 )( 1781 ))
          (PORT ADR1 ( 782 )( 782 ))
          (PORT ADR2 ( 2596 )( 2596 ))
          (PORT ADR3 ( 662 )( 662 ))
          (PORT ADR4 ( 2425 )( 2425 ))
          (PORT ADR5 ( 650 )( 650 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1859 )( 1859 ))
          (PORT ADR1 ( 443 )( 443 ))
          (PORT ADR2 ( 2532 )( 2532 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 2255 )( 2255 ))
          (PORT ADR5 ( 404 )( 404 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1477 )( 1477 ))
          (PORT ADR1 ( 1209 )( 1209 ))
          (PORT ADR2 ( 1206 )( 1206 ))
          (PORT ADR3 ( 1002 )( 1002 ))
          (PORT ADR4 ( 1421 )( 1421 ))
          (PORT ADR5 ( 984 )( 984 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1253 )( 1253 ))
          (PORT ADR1 ( 1035 )( 1035 ))
          (PORT ADR2 ( 1651 )( 1651 ))
          (PORT ADR3 ( 1501 )( 1501 ))
          (PORT ADR4 ( 1227 )( 1227 ))
          (PORT ADR5 ( 878 )( 878 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2904 )( 2904 ))
          (PORT ADR4 ( 586 )( 586 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__88_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2471 )( 2471 ))
          (PORT ADR1 ( 983 )( 983 ))
          (PORT ADR2 ( 2778 )( 2778 ))
          (PORT ADR3 ( 868 )( 868 ))
          (PORT ADR4 ( 2546 )( 2546 ))
          (PORT ADR5 ( 1195 )( 1195 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1872 )( 1872 ))
          (PORT ADR1 ( 943 )( 943 ))
          (PORT ADR2 ( 1962 )( 1962 ))
          (PORT ADR3 ( 1069 )( 1069 ))
          (PORT ADR4 ( 2767 )( 2767 ))
          (PORT ADR5 ( 879 )( 879 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar1_eq_raddr_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2353 )( 2353 ))
          (PORT ADR1 ( 784 )( 784 ))
          (PORT ADR2 ( 2924 )( 2924 ))
          (PORT ADR3 ( 294 )( 294 ))
          (PORT ADR4 ( 2763 )( 2763 ))
          (PORT ADR5 ( 558 )( 558 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_eq_raddr_PhysOnlyBuf)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 10 )( 10 ))
          (PORT S[0] ( 26 )( 26 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_eq_raddr)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1658 )( 1658 ))
          (PORT I ( 25 )( 25 ))
          (PORT RST ( 4056 )( 4056 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_eq_raddr_PhysOnlyGnd_SLICEL_A6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1455 )( 1455 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 2538 )( 2538 ))
          (PORT SRST ( 2027 )( 2027 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1455 )( 1455 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 1653 )( 1653 ))
          (PORT SRST ( 2027 )( 2027 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1455 )( 1455 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 1781 )( 1781 ))
          (PORT SRST ( 2027 )( 2027 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1455 )( 1455 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 1905 )( 1905 ))
          (PORT SRST ( 2025 )( 2025 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_np_ok)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1779 )( 1779 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 2165 )( 2165 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_fifo_np_ok_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1128 )( 1128 ))
          (PORT ADR5 ( 1390 )( 1390 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000041)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 970 )( 970 ))
          (PORT ADR3 ( 1008 )( 1008 ))
          (PORT ADR4 ( 1169 )( 1169 ))
          (PORT ADR5 ( 1632 )( 1632 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000013)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 258 )( 258 ))
          (PORT ADR3 ( 1211 )( 1211 ))
          (PORT ADR4 ( 1484 )( 1484 ))
          (PORT ADR5 ( 922 )( 922 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_mux0000_57_111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 864 )( 864 ))
          (PORT ADR3 ( 1165 )( 1165 ))
          (PORT ADR4 ( 1434 )( 1434 ))
          (PORT ADR5 ( 982 )( 982 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1111 )( 1111 ))
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3106 )( 3106 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_mux0000_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 931 )( 931 ))
          (PORT ADR1 ( 1629 )( 1629 ))
          (PORT ADR2 ( 630 )( 630 ))
          (PORT ADR3 ( 274 )( 274 ))
          (PORT ADR4 ( 1390 )( 1390 ))
          (PORT ADR5 ( 236 )( 236 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_49)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1536 )( 1536 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_49_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1403 )( 1403 ))
          (PORT ADR2 ( 1065 )( 1065 ))
          (PORT ADR3 ( 1405 )( 1405 ))
          (PORT ADR4 ( 378 )( 378 ))
          (PORT ADR5 ( 1282 )( 1282 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_48)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1536 )( 1536 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_48_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1191 )( 1191 ))
          (PORT ADR2 ( 798 )( 798 ))
          (PORT ADR3 ( 1404 )( 1404 ))
          (PORT ADR4 ( 871 )( 871 ))
          (PORT ADR5 ( 1279 )( 1279 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 1195 )( 1195 ))
          (PORT SRST ( 2921 )( 2921 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1638 )( 1638 ))
          (PORT ADR1 ( 3078 )( 3078 ))
          (PORT ADR2 ( 2220 )( 2220 ))
          (PORT ADR3 ( 282 )( 282 ))
          (PORT ADR4 ( 1936 )( 1936 ))
          (PORT ADR5 ( 762 )( 762 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1576 )( 1576 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1127 )( 1127 ))
          (PORT SRST ( 2936 )( 2936 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1576 )( 1576 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1499 )( 1499 ))
          (PORT SRST ( 2936 )( 2936 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1576 )( 1576 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1457 )( 1457 ))
          (PORT SRST ( 2936 )( 2936 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1576 )( 1576 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 1772 )( 1772 ))
          (PORT SRST ( 2934 )( 2934 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_4__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 840 )( 840 ))
          (PORT ADR1 ( 605 )( 605 ))
          (PORT ADR2 ( 521 )( 521 ))
          (PORT ADR3 ( 1084 )( 1084 ))
          (PORT ADR4 ( 814 )( 814 ))
          (PORT ADR5 ( 1291 )( 1291 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_5__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 572 )( 572 ))
          (PORT ADR1 ( 600 )( 600 ))
          (PORT ADR2 ( 851 )( 851 ))
          (PORT ADR3 ( 1089 )( 1089 ))
          (PORT ADR4 ( 812 )( 812 ))
          (PORT ADR5 ( 1076 )( 1076 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1597 )( 1597 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1857 )( 1857 ))
          (PORT ADR5 ( 1630 )( 1630 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1597 )( 1597 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1860 )( 1860 ))
          (PORT ADR5 ( 1443 )( 1443 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_3__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 367 )( 367 ))
          (PORT ADR1 ( 756 )( 756 ))
          (PORT ADR2 ( 730 )( 730 ))
          (PORT ADR3 ( 1782 )( 1782 ))
          (PORT ADR4 ( 581 )( 581 ))
          (PORT ADR5 ( 1344 )( 1344 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2085 )( 2085 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1871 )( 1871 ))
          (PORT ADR5 ( 1301 )( 1301 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_o_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2085 )( 2085 ))
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_bar_hit_check_raddr_d_mux0002_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1868 )( 1868 ))
          (PORT ADR5 ( 1511 )( 1511 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 839 )( 839 ))
          (PORT CLK ( 1676 )( 1676 ))
          (PORT I ( 2362 )( 2362 ))
          (PORT SRST ( 4237 )( 4237 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 839 )( 839 ))
          (PORT CLK ( 1676 )( 1676 ))
          (PORT I ( 2362 )( 2362 ))
          (PORT SRST ( 4237 )( 4237 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 839 )( 839 ))
          (PORT CLK ( 1676 )( 1676 ))
          (PORT I ( 2661 )( 2661 ))
          (PORT SRST ( 4237 )( 4237 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 839 )( 839 ))
          (PORT CLK ( 1676 )( 1676 ))
          (PORT I ( 2786 )( 2786 ))
          (PORT SRST ( 4235 )( 4235 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 916 )( 916 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 2665 )( 2665 ))
          (PORT SRST ( 3896 )( 3896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 916 )( 916 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 3004 )( 3004 ))
          (PORT SRST ( 3896 )( 3896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 916 )( 916 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 2720 )( 2720 ))
          (PORT SRST ( 3896 )( 3896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 916 )( 916 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 2774 )( 2774 ))
          (PORT SRST ( 3894 )( 3894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar1_32_hit_nc_and0000249)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 781 )( 781 ))
          (PORT ADR5 ( 1048 )( 1048 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1999 )( 1999 ))
          (PORT ADR1 ( 689 )( 689 ))
          (PORT ADR2 ( 2158 )( 2158 ))
          (PORT ADR3 ( 590 )( 590 ))
          (PORT ADR4 ( 2188 )( 2188 ))
          (PORT ADR5 ( 991 )( 991 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1977 )( 1977 ))
          (PORT ADR1 ( 441 )( 441 ))
          (PORT ADR2 ( 2265 )( 2265 ))
          (PORT ADR3 ( 526 )( 526 ))
          (PORT ADR4 ( 2048 )( 2048 ))
          (PORT ADR5 ( 764 )( 764 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 732 )( 732 ))
          (PORT ADR1 ( 1139 )( 1139 ))
          (PORT ADR2 ( 372 )( 372 ))
          (PORT ADR3 ( 1708 )( 1708 ))
          (PORT ADR4 ( 758 )( 758 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__70_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 482 )( 482 ))
          (PORT ADR1 ( 585 )( 585 ))
          (PORT ADR2 ( 731 )( 731 ))
          (PORT ADR3 ( 850 )( 850 ))
          (PORT ADR4 ( 275 )( 275 ))
          (PORT ADR5 ( 367 )( 367 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1639 )( 1639 ))
          (PORT ADR1 ( 580 )( 580 ))
          (PORT ADR2 ( 2214 )( 2214 ))
          (PORT ADR3 ( 1137 )( 1137 ))
          (PORT ADR4 ( 1987 )( 1987 ))
          (PORT ADR5 ( 500 )( 500 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_cy_5_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar6_eq_raddr)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 32 )( 32 ))
          (PORT RST ( 3364 )( 3364 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar6_eq_raddr_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2622 )( 2622 ))
          (PORT ADR2 ( 991 )( 991 ))
          (PORT ADR3 ( 1957 )( 1957 ))
          (PORT ADR4 ( 372 )( 372 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__66_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_N45_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 703 )( 703 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__67_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1664 )( 1664 ))
          (PORT ADR1 ( 1006 )( 1006 ))
          (PORT ADR2 ( 1595 )( 1595 ))
          (PORT ADR3 ( 443 )( 443 ))
          (PORT ADR4 ( 2431 )( 2431 ))
          (PORT ADR5 ( 873 )( 873 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1884 )( 1884 ))
          (PORT ADR1 ( 511 )( 511 ))
          (PORT ADR2 ( 1489 )( 1489 ))
          (PORT ADR3 ( 294 )( 294 ))
          (PORT ADR4 ( 1829 )( 1829 ))
          (PORT ADR5 ( 530 )( 530 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 767 )( 767 ))
          (PORT ADR1 ( 749 )( 749 ))
          (PORT ADR2 ( 1015 )( 1015 ))
          (PORT ADR3 ( 291 )( 291 ))
          (PORT ADR4 ( 1004 )( 1004 ))
          (PORT ADR5 ( 377 )( 377 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1118 )( 1118 ))
          (PORT ADR1 ( 896 )( 896 ))
          (PORT ADR2 ( 516 )( 516 ))
          (PORT ADR3 ( 284 )( 284 ))
          (PORT ADR4 ( 739 )( 739 ))
          (PORT ADR5 ( 1022 )( 1022 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1880 )( 1880 ))
          (PORT ADR4 ( 600 )( 600 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__42_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_cy_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 263 )( 263 ))
          (IOPATH DI[0] CO[1] ( 441 )( 441 ))
          (IOPATH DI[0] CO[2] ( 508 )( 508 ))
          (IOPATH DI[0] CO[3] ( 439 )( 439 ))
          (IOPATH DI[0] O[1] ( 295 )( 295 ))
          (IOPATH DI[0] O[2] ( 497 )( 497 ))
          (IOPATH DI[0] O[3] ( 509 )( 509 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_6_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2234 )( 2234 ))
          (PORT ADR1 ( 515 )( 515 ))
          (PORT ADR2 ( 2384 )( 2384 ))
          (PORT ADR3 ( 453 )( 453 ))
          (PORT ADR4 ( 1748 )( 1748 ))
          (PORT ADR5 ( 879 )( 879 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1916 )( 1916 ))
          (PORT ADR1 ( 433 )( 433 ))
          (PORT ADR2 ( 1750 )( 1750 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1699 )( 1699 ))
          (PORT ADR5 ( 885 )( 885 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bar01_64_hit_high_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2211 )( 2211 ))
          (PORT ADR1 ( 1051 )( 1051 ))
          (PORT ADR2 ( 1628 )( 1628 ))
          (PORT ADR3 ( 777 )( 777 ))
          (PORT ADR4 ( 1278 )( 1278 ))
          (PORT ADR5 ( 947 )( 947 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 2857 )( 2857 ))
          (PORT SRST ( 3506 )( 3506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 2698 )( 2698 ))
          (PORT SRST ( 3506 )( 3506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 2731 )( 2731 ))
          (PORT SRST ( 3506 )( 3506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 2861 )( 2861 ))
          (PORT SRST ( 3504 )( 3504 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 905 )( 905 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2475 )( 2475 ))
          (PORT SRST ( 3679 )( 3679 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 905 )( 905 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2540 )( 2540 ))
          (PORT SRST ( 3679 )( 3679 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 905 )( 905 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2266 )( 2266 ))
          (PORT SRST ( 3679 )( 3679 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 905 )( 905 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2248 )( 2248 ))
          (PORT SRST ( 3677 )( 3677 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1662 )( 1662 ))
          (PORT I ( 2628 )( 2628 ))
          (PORT SRST ( 3804 )( 3804 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1662 )( 1662 ))
          (PORT I ( 2763 )( 2763 ))
          (PORT SRST ( 3804 )( 3804 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1662 )( 1662 ))
          (PORT I ( 2937 )( 2937 ))
          (PORT SRST ( 3804 )( 3804 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1662 )( 1662 ))
          (PORT I ( 2522 )( 2522 ))
          (PORT SRST ( 3802 )( 3802 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar0_32_hit_nc_and0000245)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 768 )( 768 ))
          (PORT ADR1 ( 1023 )( 1023 ))
          (PORT ADR2 ( 532 )( 532 ))
          (PORT ADR3 ( 401 )( 401 ))
          (PORT ADR4 ( 306 )( 306 ))
          (PORT ADR5 ( 604 )( 604 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 2937 )( 2937 ))
          (PORT SRST ( 4349 )( 4349 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 2889 )( 2889 ))
          (PORT SRST ( 4349 )( 4349 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 2738 )( 2738 ))
          (PORT SRST ( 4349 )( 4349 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 915 )( 915 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 2799 )( 2799 ))
          (PORT SRST ( 4347 )( 4347 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_region_select_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1165 )( 1165 ))
          (PORT ADR3 ( 1665 )( 1665 ))
          (PORT ADR4 ( 816 )( 816 ))
          (PORT ADR5 ( 1216 )( 1216 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 973 )( 973 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2954 )( 2954 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 429 )( 429 ))
          (PORT ADR1 ( 643 )( 643 ))
          (PORT ADR2 ( 1156 )( 1156 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1586 )( 1586 ))
          (PORT ADR5 ( 308 )( 308 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 973 )( 973 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2952 )( 2952 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 434 )( 434 ))
          (PORT ADR1 ( 650 )( 650 ))
          (PORT ADR2 ( 1162 )( 1162 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1595 )( 1595 ))
          (PORT ADR5 ( 467 )( 467 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd3_In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 887 )( 887 ))
          (PORT ADR5 ( 1235 )( 1235 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_td_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1138 )( 1138 ))
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2999 )( 2999 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_td_o_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1692 )( 1692 ))
          (PORT ADR1 ( 740 )( 740 ))
          (PORT ADR2 ( 1129 )( 1129 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 276 )( 276 ))
          (PORT ADR5 ( 1202 )( 1202 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2934 )( 2934 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1762 )( 1762 ))
          (PORT ADR1 ( 1262 )( 1262 ))
          (PORT ADR2 ( 1204 )( 1204 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 740 )( 740 ))
          (PORT ADR5 ( 1001 )( 1001 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2934 )( 2934 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1181 )( 1181 ))
          (PORT ADR1 ( 863 )( 863 ))
          (PORT ADR2 ( 1193 )( 1193 ))
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR4 ( 1442 )( 1442 ))
          (PORT ADR5 ( 988 )( 988 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2934 )( 2934 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1064 )( 1064 ))
          (PORT ADR1 ( 1172 )( 1172 ))
          (PORT ADR2 ( 935 )( 935 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1324 )( 1324 ))
          (PORT ADR5 ( 1563 )( 1563 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2932 )( 2932 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1246 )( 1246 ))
          (PORT ADR1 ( 1130 )( 1130 ))
          (PORT ADR2 ( 933 )( 933 ))
          (PORT ADR3 ( 621 )( 621 ))
          (PORT ADR4 ( 1330 )( 1330 ))
          (PORT ADR5 ( 1572 )( 1572 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 970 )( 970 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2578 )( 2578 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1499 )( 1499 ))
          (PORT ADR1 ( 809 )( 809 ))
          (PORT ADR2 ( 1245 )( 1245 ))
          (PORT ADR3 ( 760 )( 760 ))
          (PORT ADR4 ( 1029 )( 1029 ))
          (PORT ADR5 ( 1151 )( 1151 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 970 )( 970 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2576 )( 2576 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1504 )( 1504 ))
          (PORT ADR1 ( 803 )( 803 ))
          (PORT ADR2 ( 1251 )( 1251 ))
          (PORT ADR3 ( 606 )( 606 ))
          (PORT ADR4 ( 1038 )( 1038 ))
          (PORT ADR5 ( 1248 )( 1248 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1172 )( 1172 ))
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2595 )( 2595 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2226 )( 2226 ))
          (PORT ADR1 ( 1010 )( 1010 ))
          (PORT ADR2 ( 1549 )( 1549 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1019 )( 1019 ))
          (PORT ADR5 ( 1194 )( 1194 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1172 )( 1172 ))
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2593 )( 2593 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1842 )( 1842 ))
          (PORT ADR1 ( 1004 )( 1004 ))
          (PORT ADR2 ( 1555 )( 1555 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 1026 )( 1026 ))
          (PORT ADR5 ( 1178 )( 1178 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1383 )( 1383 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2438 )( 2438 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2567 )( 2567 ))
          (PORT ADR1 ( 1219 )( 1219 ))
          (PORT ADR2 ( 1371 )( 1371 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1398 )( 1398 ))
          (PORT ADR5 ( 1697 )( 1697 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1383 )( 1383 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2436 )( 2436 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2576 )( 2576 ))
          (PORT ADR1 ( 1213 )( 1213 ))
          (PORT ADR2 ( 1369 )( 1369 ))
          (PORT ADR3 ( 906 )( 906 ))
          (PORT ADR4 ( 1405 )( 1405 ))
          (PORT ADR5 ( 1553 )( 1553 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1761 )( 1761 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 864 )( 864 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1761 )( 1761 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 1158 )( 1158 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1761 )( 1761 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 940 )( 940 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_tag_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1761 )( 1761 ))
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 812 )( 812 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1856 )( 1856 ))
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 836 )( 836 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1856 )( 1856 ))
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 888 )( 888 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1856 )( 1856 ))
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 786 )( 786 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_header_fmt_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1856 )( 1856 ))
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 651 )( 651 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_ep_q)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1907 )( 1907 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 646 )( 646 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1823 )( 1823 ))
          (PORT SRST ( 2783 )( 2783 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1045 )( 1045 ))
          (PORT ADR2 ( 1773 )( 1773 ))
          (PORT ADR3 ( 455 )( 455 ))
          (PORT ADR4 ( 940 )( 940 ))
          (PORT ADR5 ( 664 )( 664 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1779 )( 1779 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1128 )( 1128 ))
          (PORT SRST ( 2809 )( 2809 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1257 )( 1257 ))
          (PORT ADR2 ( 1079 )( 1079 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 878 )( 878 ))
          (PORT ADR5 ( 1159 )( 1159 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2974 )( 2974 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1475 )( 1475 ))
          (PORT ADR1 ( 725 )( 725 ))
          (PORT ADR2 ( 1444 )( 1444 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 591 )( 591 ))
          (PORT ADR5 ( 451 )( 451 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_02_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2823 )( 2823 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_02_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1253 )( 1253 ))
          (PORT ADR1 ( 1359 )( 1359 ))
          (PORT ADR2 ( 885 )( 885 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1265 )( 1265 ))
          (PORT ADR5 ( 604 )( 604 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2823 )( 2823 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1468 )( 1468 ))
          (PORT ADR1 ( 1025 )( 1025 ))
          (PORT ADR2 ( 1470 )( 1470 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 930 )( 930 ))
          (PORT ADR5 ( 460 )( 460 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2821 )( 2821 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1475 )( 1475 ))
          (PORT ADR1 ( 1450 )( 1450 ))
          (PORT ADR2 ( 1476 )( 1476 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 289 )( 289 ))
          (PORT ADR5 ( 398 )( 398 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 1138 )( 1138 ))
          (PORT SRST ( 3116 )( 3116 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2173 )( 2173 ))
          (PORT ADR1 ( 2866 )( 2866 ))
          (PORT ADR2 ( 2106 )( 2106 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1944 )( 1944 ))
          (PORT ADR5 ( 302 )( 302 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_7__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 557 )( 557 ))
          (PORT ADR1 ( 1511 )( 1511 ))
          (PORT ADR2 ( 2131 )( 2131 ))
          (PORT ADR3 ( 1094 )( 1094 ))
          (PORT ADR4 ( 2040 )( 2040 ))
          (PORT ADR5 ( 2845 )( 2845 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3112 )( 3112 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_7_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1810 )( 1810 ))
          (PORT ADR1 ( 1575 )( 1575 ))
          (PORT ADR2 ( 1204 )( 1204 ))
          (PORT ADR3 ( 467 )( 467 ))
          (PORT ADR4 ( 1132 )( 1132 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 734 )( 734 ))
          (PORT SRST ( 3238 )( 3238 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2156 )( 2156 ))
          (PORT ADR1 ( 3134 )( 3134 ))
          (PORT ADR2 ( 1796 )( 1796 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1921 )( 1921 ))
          (PORT ADR5 ( 467 )( 467 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 725 )( 725 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2682 )( 2682 ))
          (PORT SRST ( 4098 )( 4098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 725 )( 725 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2271 )( 2271 ))
          (PORT SRST ( 4098 )( 4098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 725 )( 725 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2758 )( 2758 ))
          (PORT SRST ( 4098 )( 4098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 725 )( 725 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2997 )( 2997 ))
          (PORT SRST ( 4096 )( 4096 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 2713 )( 2713 ))
          (PORT SRST ( 3770 )( 3770 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 2710 )( 2710 ))
          (PORT SRST ( 3770 )( 3770 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 3136 )( 3136 ))
          (PORT SRST ( 3770 )( 3770 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 2786 )( 2786 ))
          (PORT SRST ( 3768 )( 3768 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 741 )( 741 ))
          (PORT CLK ( 1711 )( 1711 ))
          (PORT I ( 2148 )( 2148 ))
          (PORT SRST ( 3772 )( 3772 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 741 )( 741 ))
          (PORT CLK ( 1711 )( 1711 ))
          (PORT I ( 2170 )( 2170 ))
          (PORT SRST ( 3772 )( 3772 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 741 )( 741 ))
          (PORT CLK ( 1711 )( 1711 ))
          (PORT I ( 2067 )( 2067 ))
          (PORT SRST ( 3772 )( 3772 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 741 )( 741 ))
          (PORT CLK ( 1711 )( 1711 ))
          (PORT I ( 2743 )( 2743 ))
          (PORT SRST ( 3770 )( 3770 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 739 )( 739 ))
          (PORT CLK ( 1709 )( 1709 ))
          (PORT I ( 2555 )( 2555 ))
          (PORT SRST ( 3925 )( 3925 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 739 )( 739 ))
          (PORT CLK ( 1709 )( 1709 ))
          (PORT I ( 2902 )( 2902 ))
          (PORT SRST ( 3925 )( 3925 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 739 )( 739 ))
          (PORT CLK ( 1709 )( 1709 ))
          (PORT I ( 2840 )( 2840 ))
          (PORT SRST ( 3925 )( 3925 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 739 )( 739 ))
          (PORT CLK ( 1709 )( 1709 ))
          (PORT I ( 2942 )( 2942 ))
          (PORT SRST ( 3923 )( 3923 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 843 )( 843 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2296 )( 2296 ))
          (PORT SRST ( 3556 )( 3556 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 843 )( 843 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2334 )( 2334 ))
          (PORT SRST ( 3556 )( 3556 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 843 )( 843 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2278 )( 2278 ))
          (PORT SRST ( 3556 )( 3556 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 843 )( 843 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2442 )( 2442 ))
          (PORT SRST ( 3554 )( 3554 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1087 )( 1087 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2782 )( 2782 ))
          (PORT SRST ( 4178 )( 4178 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1087 )( 1087 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2602 )( 2602 ))
          (PORT SRST ( 4178 )( 4178 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1087 )( 1087 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2576 )( 2576 ))
          (PORT SRST ( 4178 )( 4178 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1087 )( 1087 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2443 )( 2443 ))
          (PORT SRST ( 4176 )( 4176 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2974 )( 2974 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1179 )( 1179 ))
          (PORT ADR1 ( 1210 )( 1210 ))
          (PORT ADR2 ( 908 )( 908 ))
          (PORT ADR3 ( 753 )( 753 ))
          (PORT ADR4 ( 1286 )( 1286 ))
          (PORT ADR5 ( 986 )( 986 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2972 )( 2972 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1309 )( 1309 ))
          (PORT ADR1 ( 1458 )( 1458 ))
          (PORT ADR2 ( 907 )( 907 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1288 )( 1288 ))
          (PORT ADR5 ( 1200 )( 1200 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_39)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1336 )( 1336 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 1554 )( 1554 ))
          (PORT SRST ( 1761 )( 1761 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_38)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1336 )( 1336 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 2151 )( 2151 ))
          (PORT SRST ( 1761 )( 1761 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_37)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1336 )( 1336 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 2720 )( 2720 ))
          (PORT SRST ( 1761 )( 1761 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_fifo_inst_trn_rd_36)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1336 )( 1336 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 2480 )( 2480 ))
          (PORT SRST ( 1759 )( 1759 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1356 )( 1356 ))
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2411 )( 2411 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2644 )( 2644 ))
          (PORT ADR1 ( 1204 )( 1204 ))
          (PORT ADR2 ( 1352 )( 1352 ))
          (PORT ADR3 ( 596 )( 596 ))
          (PORT ADR4 ( 1171 )( 1171 ))
          (PORT ADR5 ( 2305 )( 2305 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1356 )( 1356 ))
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2409 )( 2409 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2185 )( 2185 ))
          (PORT ADR1 ( 1201 )( 1201 ))
          (PORT ADR2 ( 1351 )( 1351 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1174 )( 1174 ))
          (PORT ADR5 ( 1841 )( 1841 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_abort)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1813 )( 1813 ))
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2874 )( 2874 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_abort_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1635 )( 1635 ))
          (PORT ADR3 ( 927 )( 927 ))
          (PORT ADR4 ( 639 )( 639 ))
          (PORT ADR5 ( 661 )( 661 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_ur)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1829 )( 1829 ))
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2698 )( 2698 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_ur_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1554 )( 1554 ))
          (PORT ADR3 ( 840 )( 840 ))
          (PORT ADR4 ( 670 )( 670 ))
          (PORT ADR5 ( 787 )( 787 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_ep)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1880 )( 1880 ))
          (PORT CLK ( 1732 )( 1732 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2282 )( 2282 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_cpl_ep_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1860 )( 1860 ))
          (PORT ADR5 ( 737 )( 737 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_ep)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1726 )( 1726 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_cur_ep_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 603 )( 603 ))
          (PORT ADR3 ( 588 )( 588 ))
          (PORT ADR4 ( 1109 )( 1109 ))
          (PORT ADR5 ( 733 )( 733 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_31_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2296 )( 2296 ))
          (PORT ADR2 ( 2622 )( 2622 ))
          (PORT ADR3 ( 309 )( 309 ))
          (PORT ADR4 ( 2132 )( 2132 ))
          (PORT ADR5 ( 2297 )( 2297 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2784 )( 2784 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1772 )( 1772 ))
          (PORT ADR1 ( 1887 )( 1887 ))
          (PORT ADR2 ( 2171 )( 2171 ))
          (PORT ADR3 ( 596 )( 596 ))
          (PORT ADR4 ( 1624 )( 1624 ))
          (PORT ADR5 ( 994 )( 994 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2782 )( 2782 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1771 )( 1771 ))
          (PORT ADR1 ( 1927 )( 1927 ))
          (PORT ADR2 ( 2174 )( 2174 ))
          (PORT ADR3 ( 279 )( 279 ))
          (PORT ADR4 ( 2346 )( 2346 ))
          (PORT ADR5 ( 522 )( 522 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_01_mux0000_4_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2772 )( 2772 ))
          (PORT ADR1 ( 2073 )( 2073 ))
          (PORT ADR2 ( 1728 )( 1728 ))
          (PORT ADR3 ( 1888 )( 1888 ))
          (PORT ADR4 ( 835 )( 835 ))
          (PORT ADR5 ( 1031 )( 1031 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_02_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2796 )( 2796 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_02_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1242 )( 1242 ))
          (PORT ADR1 ( 1360 )( 1360 ))
          (PORT ADR2 ( 875 )( 875 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 582 )( 582 ))
          (PORT ADR5 ( 1006 )( 1006 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1484 )( 1484 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 3230 )( 3230 ))
          (PORT SRST ( 3089 )( 3089 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1484 )( 1484 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 2219 )( 2219 ))
          (PORT SRST ( 3089 )( 3089 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1484 )( 1484 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1254 )( 1254 ))
          (PORT SRST ( 3089 )( 3089 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1484 )( 1484 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1311 )( 1311 ))
          (PORT SRST ( 3087 )( 3087 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_5__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1059 )( 1059 ))
          (PORT ADR1 ( 1496 )( 1496 ))
          (PORT ADR2 ( 2112 )( 2112 ))
          (PORT ADR3 ( 543 )( 543 ))
          (PORT ADR4 ( 2007 )( 2007 ))
          (PORT ADR5 ( 2829 )( 2829 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3085 )( 3085 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1769 )( 1769 ))
          (PORT ADR1 ( 1538 )( 1538 ))
          (PORT ADR2 ( 1114 )( 1114 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 1184 )( 1184 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_Out31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1978 )( 1978 ))
          (PORT ADR3 ( 1622 )( 1622 ))
          (PORT ADR4 ( 1178 )( 1178 ))
          (PORT ADR5 ( 1083 )( 1083 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 976 )( 976 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 2939 )( 2939 ))
          (PORT SRST ( 3743 )( 3743 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 976 )( 976 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 2645 )( 2645 ))
          (PORT SRST ( 3743 )( 3743 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 976 )( 976 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 3029 )( 3029 ))
          (PORT SRST ( 3743 )( 3743 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 976 )( 976 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 2149 )( 2149 ))
          (PORT SRST ( 3741 )( 3741 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 504 )( 504 ))
          (PORT CLK ( 1684 )( 1684 ))
          (PORT I ( 2410 )( 2410 ))
          (PORT SRST ( 3745 )( 3745 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 504 )( 504 ))
          (PORT CLK ( 1684 )( 1684 ))
          (PORT I ( 2382 )( 2382 ))
          (PORT SRST ( 3745 )( 3745 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 504 )( 504 ))
          (PORT CLK ( 1684 )( 1684 ))
          (PORT I ( 2266 )( 2266 ))
          (PORT SRST ( 3745 )( 3745 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dcap_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1210 )( 1210 ))
          (PORT ADR1 ( 1722 )( 1722 ))
          (PORT ADR2 ( 1285 )( 1285 ))
          (PORT ADR3 ( 1118 )( 1118 ))
          (PORT ADR4 ( 1215 )( 1215 ))
          (PORT ADR5 ( 2270 )( 2270 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 504 )( 504 ))
          (PORT CLK ( 1684 )( 1684 ))
          (PORT I ( 2106 )( 2106 ))
          (PORT SRST ( 3743 )( 3743 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 712 )( 712 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2891 )( 2891 ))
          (PORT SRST ( 3898 )( 3898 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 712 )( 712 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2783 )( 2783 ))
          (PORT SRST ( 3898 )( 3898 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 712 )( 712 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2480 )( 2480 ))
          (PORT SRST ( 3898 )( 3898 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 712 )( 712 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 3111 )( 3111 ))
          (PORT SRST ( 3896 )( 3896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 688 )( 688 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2781 )( 2781 ))
          (PORT SRST ( 3516 )( 3516 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 688 )( 688 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2576 )( 2576 ))
          (PORT SRST ( 3516 )( 3516 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 688 )( 688 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 3087 )( 3087 ))
          (PORT SRST ( 3516 )( 3516 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 688 )( 688 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2628 )( 2628 ))
          (PORT SRST ( 3514 )( 3514 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data3_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3286 )( 3286 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data3_en_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 797 )( 797 ))
          (PORT ADR2 ( 474 )( 474 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1072 )( 1072 ))
          (PORT ADR5 ( 529 )( 529 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_region_select_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1398 )( 1398 ))
          (PORT ADR3 ( 1221 )( 1221 ))
          (PORT ADR4 ( 1288 )( 1288 ))
          (PORT ADR5 ( 1815 )( 1815 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3280 )( 3280 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 512 )( 512 ))
          (PORT ADR1 ( 267 )( 267 ))
          (PORT ADR2 ( 973 )( 973 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 1202 )( 1202 ))
          (PORT ADR5 ( 816 )( 816 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd2_In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1515 )( 1515 ))
          (PORT ADR1 ( 1414 )( 1414 ))
          (PORT ADR2 ( 569 )( 569 ))
          (PORT ADR3 ( 608 )( 608 ))
          (PORT ADR4 ( 1542 )( 1542 ))
          (PORT ADR5 ( 1399 )( 1399 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2972 )( 2972 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd2_In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 664 )( 664 ))
          (PORT ADR1 ( 910 )( 910 ))
          (PORT ADR2 ( 1808 )( 1808 ))
          (PORT ADR3 ( 407 )( 407 ))
          (PORT ADR4 ( 405 )( 405 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2969 )( 2969 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 794 )( 794 ))
          (PORT ADR1 ( 1442 )( 1442 ))
          (PORT ADR2 ( 828 )( 828 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 1457 )( 1457 ))
          (PORT ADR5 ( 601 )( 601 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2966 )( 2966 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1069 )( 1069 ))
          (PORT ADR1 ( 2137 )( 2137 ))
          (PORT ADR2 ( 821 )( 821 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 1462 )( 1462 ))
          (PORT ADR5 ( 605 )( 605 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_compl_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 595 )( 595 ))
          (PORT RST ( 2833 )( 2833 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2777 )( 2777 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1633 )( 1633 ))
          (PORT ADR1 ( 1570 )( 1570 ))
          (PORT ADR2 ( 1002 )( 1002 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 732 )( 732 ))
          (PORT ADR5 ( 1250 )( 1250 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2779 )( 2779 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 962 )( 962 ))
          (PORT ADR1 ( 2106 )( 2106 ))
          (PORT ADR2 ( 989 )( 989 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1295 )( 1295 ))
          (PORT ADR5 ( 925 )( 925 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2776 )( 2776 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1943 )( 1943 ))
          (PORT ADR1 ( 1219 )( 1219 ))
          (PORT ADR2 ( 778 )( 778 ))
          (PORT ADR3 ( 312 )( 312 ))
          (PORT ADR4 ( 1316 )( 1316 ))
          (PORT ADR5 ( 981 )( 981 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2773 )( 2773 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 806 )( 806 ))
          (PORT ADR1 ( 1030 )( 1030 ))
          (PORT ADR2 ( 782 )( 782 ))
          (PORT ADR3 ( 613 )( 613 ))
          (PORT ADR4 ( 1321 )( 1321 ))
          (PORT ADR5 ( 1408 )( 1408 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 973 )( 973 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2822 )( 2822 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1860 )( 1860 ))
          (PORT ADR1 ( 762 )( 762 ))
          (PORT ADR2 ( 930 )( 930 ))
          (PORT ADR3 ( 943 )( 943 ))
          (PORT ADR4 ( 650 )( 650 ))
          (PORT ADR5 ( 1112 )( 1112 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 973 )( 973 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2819 )( 2819 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1865 )( 1865 ))
          (PORT ADR1 ( 755 )( 755 ))
          (PORT ADR2 ( 906 )( 906 ))
          (PORT ADR3 ( 572 )( 572 ))
          (PORT ADR4 ( 656 )( 656 ))
          (PORT ADR5 ( 1544 )( 1544 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_attr_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 808 )( 808 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2801 )( 2801 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_attr_o_mux0000_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1674 )( 1674 ))
          (PORT ADR1 ( 806 )( 806 ))
          (PORT ADR2 ( 995 )( 995 ))
          (PORT ADR3 ( 909 )( 909 ))
          (PORT ADR4 ( 1228 )( 1228 ))
          (PORT ADR5 ( 1407 )( 1407 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_attr_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 808 )( 808 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2798 )( 2798 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_attr_o_mux0000_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1671 )( 1671 ))
          (PORT ADR1 ( 799 )( 799 ))
          (PORT ADR2 ( 1001 )( 1001 ))
          (PORT ADR3 ( 915 )( 915 ))
          (PORT ADR4 ( 1236 )( 1236 ))
          (PORT ADR5 ( 1431 )( 1431 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1346 )( 1346 ))
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2807 )( 2807 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1594 )( 1594 ))
          (PORT ADR1 ( 1709 )( 1709 ))
          (PORT ADR2 ( 1143 )( 1143 ))
          (PORT ADR3 ( 573 )( 573 ))
          (PORT ADR4 ( 1190 )( 1190 ))
          (PORT ADR5 ( 1632 )( 1632 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1346 )( 1346 ))
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2804 )( 2804 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1587 )( 1587 ))
          (PORT ADR1 ( 1714 )( 1714 ))
          (PORT ADR2 ( 1149 )( 1149 ))
          (PORT ADR3 ( 411 )( 411 ))
          (PORT ADR4 ( 1198 )( 1198 ))
          (PORT ADR5 ( 1995 )( 1995 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1026 )( 1026 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2946 )( 2946 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1831 )( 1831 ))
          (PORT ADR1 ( 1786 )( 1786 ))
          (PORT ADR2 ( 1464 )( 1464 ))
          (PORT ADR3 ( 325 )( 325 ))
          (PORT ADR4 ( 886 )( 886 ))
          (PORT ADR5 ( 1460 )( 1460 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1026 )( 1026 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2943 )( 2943 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1828 )( 1828 ))
          (PORT ADR1 ( 1791 )( 1791 ))
          (PORT ADR2 ( 1103 )( 1103 ))
          (PORT ADR3 ( 808 )( 808 ))
          (PORT ADR4 ( 892 )( 892 ))
          (PORT ADR5 ( 1142 )( 1142 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1022 )( 1022 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2742 )( 2742 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2050 )( 2050 ))
          (PORT ADR1 ( 1603 )( 1603 ))
          (PORT ADR2 ( 1219 )( 1219 ))
          (PORT ADR3 ( 321 )( 321 ))
          (PORT ADR4 ( 1565 )( 1565 ))
          (PORT ADR5 ( 1619 )( 1619 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1022 )( 1022 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2739 )( 2739 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2056 )( 2056 ))
          (PORT ADR1 ( 1608 )( 1608 ))
          (PORT ADR2 ( 1216 )( 1216 ))
          (PORT ADR3 ( 415 )( 415 ))
          (PORT ADR4 ( 924 )( 924 ))
          (PORT ADR5 ( 1965 )( 1965 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1224 )( 1224 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2290 )( 2290 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2677 )( 2677 ))
          (PORT ADR1 ( 1793 )( 1793 ))
          (PORT ADR2 ( 1527 )( 1527 ))
          (PORT ADR3 ( 321 )( 321 ))
          (PORT ADR4 ( 1289 )( 1289 ))
          (PORT ADR5 ( 1573 )( 1573 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1224 )( 1224 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2287 )( 2287 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2685 )( 2685 ))
          (PORT ADR1 ( 1798 )( 1798 ))
          (PORT ADR2 ( 1531 )( 1531 ))
          (PORT ADR3 ( 302 )( 302 ))
          (PORT ADR4 ( 1286 )( 1286 ))
          (PORT ADR5 ( 1976 )( 1976 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2511 )( 2511 ))
          (PORT ADR5 ( 2496 )( 2496 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2517 )( 2517 ))
          (PORT ADR5 ( 2699 )( 2699 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_29_25)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2477 )( 2477 ))
          (PORT ADR1 ( 2727 )( 2727 ))
          (PORT ADR2 ( 2399 )( 2399 ))
          (PORT ADR3 ( 611 )( 611 ))
          (PORT ADR4 ( 897 )( 897 ))
          (PORT ADR5 ( 2712 )( 2712 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1743 )( 1743 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2170 )( 2170 ))
          (PORT ADR5 ( 2465 )( 2465 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1743 )( 1743 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2174 )( 2174 ))
          (PORT ADR5 ( 2106 )( 2106 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1736 )( 1736 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_43_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2471 )( 2471 ))
          (PORT ADR5 ( 3216 )( 3216 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1736 )( 1736 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_42_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2468 )( 2468 ))
          (PORT ADR5 ( 2383 )( 2383 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_3__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 383 )( 383 ))
          (PORT ADR1 ( 882 )( 882 ))
          (PORT ADR2 ( 927 )( 927 ))
          (PORT ADR3 ( 1393 )( 1393 ))
          (PORT ADR4 ( 791 )( 791 ))
          (PORT ADR5 ( 1779 )( 1779 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem28_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem29_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2802 )( 2802 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem28_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2788 )( 2788 ))
          (PORT RADR1 ( 2675 )( 2675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem29_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2788 )( 2788 ))
          (PORT RADR1 ( 2675 )( 2675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 2799 )( 2799 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem3_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 2796 )( 2796 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem3_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2469 )( 2469 ))
          (PORT RADR1 ( 2515 )( 2515 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1757 )( 1757 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem25_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem26_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2830 )( 2830 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem25_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2470 )( 2470 ))
          (PORT RADR1 ( 2675 )( 2675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem26_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2470 )( 2470 ))
          (PORT RADR1 ( 2675 )( 2675 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 2827 )( 2827 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem27_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2303 )( 2303 ))
          (PORT RADR1 ( 2502 )( 2502 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 935 )( 935 ))
          (PORT RST ( 2824 )( 2824 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem27_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1776 )( 1776 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 689 )( 689 ))
          (PORT SRST ( 3147 )( 3147 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2500 )( 2500 ))
          (PORT ADR1 ( 2816 )( 2816 ))
          (PORT ADR2 ( 1502 )( 1502 ))
          (PORT ADR3 ( 806 )( 806 ))
          (PORT ADR4 ( 1925 )( 1925 ))
          (PORT ADR5 ( 571 )( 571 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem11_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem12_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2866 )( 2866 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem11_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1712 )( 1712 ))
          (PORT RADR1 ( 2378 )( 2378 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem12_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1712 )( 1712 ))
          (PORT RADR1 ( 2378 )( 2378 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 2863 )( 2863 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem13_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 2860 )( 2860 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem13_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1745 )( 1745 ))
          (PORT RADR1 ( 2200 )( 2200 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem14_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem15_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3012 )( 3012 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem14_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2049 )( 2049 ))
          (PORT RADR1 ( 2655 )( 2655 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem15_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2049 )( 2049 ))
          (PORT RADR1 ( 2655 )( 2655 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 3009 )( 3009 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem16_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1725 )( 1725 ))
          (PORT RADR1 ( 2486 )( 2486 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 594 )( 594 ))
          (PORT RST ( 3006 )( 3006 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem16_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1651 )( 1651 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000133)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 603 )( 603 ))
          (PORT ADR1 ( 1067 )( 1067 ))
          (PORT ADR2 ( 729 )( 729 ))
          (PORT ADR3 ( 301 )( 301 ))
          (PORT ADR4 ( 407 )( 407 ))
          (PORT ADR5 ( 795 )( 795 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 951 )( 951 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 1324 )( 1324 ))
          (PORT SRST ( 3950 )( 3950 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 951 )( 951 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 1533 )( 1533 ))
          (PORT SRST ( 3952 )( 3952 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 951 )( 951 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 1511 )( 1511 ))
          (PORT SRST ( 3949 )( 3949 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 951 )( 951 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 1696 )( 1696 ))
          (PORT SRST ( 3946 )( 3946 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 669 )( 669 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2248 )( 2248 ))
          (PORT SRST ( 3924 )( 3924 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 669 )( 669 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2878 )( 2878 ))
          (PORT SRST ( 3926 )( 3926 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 669 )( 669 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 2871 )( 2871 ))
          (PORT SRST ( 3923 )( 3923 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 669 )( 669 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 3342 )( 3342 ))
          (PORT SRST ( 3920 )( 3920 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 714 )( 714 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2250 )( 2250 ))
          (PORT SRST ( 3905 )( 3905 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 714 )( 714 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2141 )( 2141 ))
          (PORT SRST ( 3907 )( 3907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 714 )( 714 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2171 )( 2171 ))
          (PORT SRST ( 3904 )( 3904 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 714 )( 714 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 1976 )( 1976 ))
          (PORT SRST ( 3901 )( 3901 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000051_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1172 )( 1172 ))
          (PORT ADR3 ( 1116 )( 1116 ))
          (PORT ADR4 ( 790 )( 790 ))
          (PORT ADR5 ( 1250 )( 1250 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd1_In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 224 )( 224 ))
          (PORT ADR1 ( 1723 )( 1723 ))
          (PORT ADR2 ( 1017 )( 1017 ))
          (PORT ADR3 ( 1433 )( 1433 ))
          (PORT ADR4 ( 1045 )( 1045 ))
          (PORT ADR5 ( 520 )( 520 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_req_compl_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 598 )( 598 ))
          (PORT RST ( 2814 )( 2814 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 754 )( 754 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2943 )( 2943 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1432 )( 1432 ))
          (PORT ADR1 ( 1310 )( 1310 ))
          (PORT ADR2 ( 723 )( 723 ))
          (PORT ADR3 ( 596 )( 596 ))
          (PORT ADR4 ( 933 )( 933 ))
          (PORT ADR5 ( 1181 )( 1181 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 754 )( 754 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2941 )( 2941 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tag_o_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1712 )( 1712 ))
          (PORT ADR1 ( 1312 )( 1312 ))
          (PORT ADR2 ( 722 )( 722 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 936 )( 936 ))
          (PORT ADR5 ( 2100 )( 2100 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_ep_o)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 801 )( 801 ))
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2785 )( 2785 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_ep_o_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1899 )( 1899 ))
          (PORT ADR1 ( 1351 )( 1351 ))
          (PORT ADR2 ( 769 )( 769 ))
          (PORT ADR3 ( 366 )( 366 ))
          (PORT ADR4 ( 1028 )( 1028 ))
          (PORT ADR5 ( 1174 )( 1174 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2791 )( 2791 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 373 )( 373 ))
          (PORT ADR1 ( 860 )( 860 ))
          (PORT ADR2 ( 992 )( 992 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1487 )( 1487 ))
          (PORT ADR5 ( 682 )( 682 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2789 )( 2789 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 597 )( 597 ))
          (PORT ADR1 ( 871 )( 871 ))
          (PORT ADR2 ( 995 )( 995 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1279 )( 1279 ))
          (PORT ADR5 ( 679 )( 679 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1019 )( 1019 ))
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2930 )( 2930 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_mux0000_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1808 )( 1808 ))
          (PORT ADR1 ( 1555 )( 1555 ))
          (PORT ADR2 ( 1131 )( 1131 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 866 )( 866 ))
          (PORT ADR5 ( 2101 )( 2101 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1019 )( 1019 ))
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2928 )( 2928 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_mux0000_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1807 )( 1807 ))
          (PORT ADR1 ( 1751 )( 1751 ))
          (PORT ADR2 ( 1084 )( 1084 ))
          (PORT ADR3 ( 285 )( 285 ))
          (PORT ADR4 ( 869 )( 869 ))
          (PORT ADR5 ( 1883 )( 1883 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2893 )( 2893 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 366 )( 366 ))
          (PORT ADR1 ( 866 )( 866 ))
          (PORT ADR2 ( 992 )( 992 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1620 )( 1620 ))
          (PORT ADR5 ( 504 )( 504 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2891 )( 2891 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1007 )( 1007 ))
          (PORT ADR1 ( 544 )( 544 ))
          (PORT ADR2 ( 995 )( 995 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1623 )( 1623 ))
          (PORT ADR5 ( 501 )( 501 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 678 )( 678 ))
          (PORT SRST ( 2608 )( 2608 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_29_621)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2448 )( 2448 ))
          (PORT ADR2 ( 2671 )( 2671 ))
          (PORT ADR3 ( 2480 )( 2480 ))
          (PORT ADR4 ( 1397 )( 1397 ))
          (PORT ADR5 ( 2627 )( 2627 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1721 )( 1721 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2964 )( 2964 ))
          (PORT ADR5 ( 1842 )( 1842 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1721 )( 1721 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2966 )( 2966 ))
          (PORT ADR5 ( 2096 )( 2096 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2775 )( 2775 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1934 )( 1934 ))
          (PORT ADR1 ( 2230 )( 2230 ))
          (PORT ADR2 ( 2325 )( 2325 ))
          (PORT ADR3 ( 865 )( 865 ))
          (PORT ADR4 ( 1645 )( 1645 ))
          (PORT ADR5 ( 556 )( 556 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2773 )( 2773 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1964 )( 1964 ))
          (PORT ADR1 ( 2233 )( 2233 ))
          (PORT ADR2 ( 2328 )( 2328 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1642 )( 1642 ))
          (PORT ADR5 ( 1008 )( 1008 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 672 )( 672 ))
          (PORT SRST ( 2789 )( 2789 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1974 )( 1974 ))
          (PORT ADR1 ( 2256 )( 2256 ))
          (PORT ADR2 ( 2169 )( 2169 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1496 )( 1496 ))
          (PORT ADR5 ( 1026 )( 1026 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 830 )( 830 ))
          (PORT SRST ( 2811 )( 2811 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1733 )( 1733 ))
          (PORT ADR1 ( 2627 )( 2627 ))
          (PORT ADR2 ( 2118 )( 2118 ))
          (PORT ADR3 ( 366 )( 366 ))
          (PORT ADR4 ( 2053 )( 2053 ))
          (PORT ADR5 ( 1076 )( 1076 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_trn_lnk_up_n_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 823 )( 823 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2510 )( 2510 ))
          (PORT SRST ( 2690 )( 2690 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2036 )( 2036 ))
          (PORT SRST ( 2690 )( 2690 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 1941 )( 1941 ))
          (PORT SRST ( 2690 )( 2690 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2205 )( 2205 ))
          (PORT SRST ( 2688 )( 2688 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1419 )( 1419 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 1884 )( 1884 ))
          (PORT SRST ( 2847 )( 2847 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1419 )( 1419 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 2273 )( 2273 ))
          (PORT SRST ( 2847 )( 2847 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1419 )( 1419 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 2930 )( 2930 ))
          (PORT SRST ( 2847 )( 2847 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_13__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 382 )( 382 ))
          (PORT ADR1 ( 1163 )( 1163 ))
          (PORT ADR2 ( 1031 )( 1031 ))
          (PORT ADR3 ( 1772 )( 1772 ))
          (PORT ADR4 ( 581 )( 581 ))
          (PORT ADR5 ( 1873 )( 1873 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1419 )( 1419 ))
          (PORT CLK ( 1673 )( 1673 ))
          (PORT I ( 3575 )( 3575 ))
          (PORT SRST ( 2845 )( 2845 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_12__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 371 )( 371 ))
          (PORT ADR1 ( 1168 )( 1168 ))
          (PORT ADR2 ( 905 )( 905 ))
          (PORT ADR3 ( 1771 )( 1771 ))
          (PORT ADR4 ( 578 )( 578 ))
          (PORT ADR5 ( 1875 )( 1875 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_masterdataparityerror_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1582 )( 1582 ))
          (PORT ADR5 ( 1748 )( 1748 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_15__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 292 )( 292 ))
          (PORT ADR1 ( 1214 )( 1214 ))
          (PORT ADR2 ( 710 )( 710 ))
          (PORT ADR3 ( 2257 )( 2257 ))
          (PORT ADR4 ( 1356 )( 1356 ))
          (PORT ADR5 ( 2088 )( 2088 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_14__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 518 )( 518 ))
          (PORT ADR1 ( 1468 )( 1468 ))
          (PORT ADR2 ( 752 )( 752 ))
          (PORT ADR3 ( 2492 )( 2492 ))
          (PORT ADR4 ( 789 )( 789 ))
          (PORT ADR5 ( 1839 )( 1839 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_16__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 511 )( 511 ))
          (PORT ADR1 ( 2131 )( 2131 ))
          (PORT ADR2 ( 749 )( 749 ))
          (PORT ADR3 ( 2192 )( 2192 ))
          (PORT ADR4 ( 1531 )( 1531 ))
          (PORT ADR5 ( 1860 )( 1860 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 949 )( 949 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2388 )( 2388 ))
          (PORT SRST ( 3894 )( 3894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 949 )( 949 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2458 )( 2458 ))
          (PORT SRST ( 3894 )( 3894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 949 )( 949 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2531 )( 2531 ))
          (PORT SRST ( 3894 )( 3894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 949 )( 949 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 3339 )( 3339 ))
          (PORT SRST ( 3892 )( 3892 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 692 )( 692 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2138 )( 2138 ))
          (PORT SRST ( 3907 )( 3907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and000040)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 841 )( 841 ))
          (PORT ADR1 ( 543 )( 543 ))
          (PORT ADR2 ( 289 )( 289 ))
          (PORT ADR3 ( 605 )( 605 ))
          (PORT ADR4 ( 514 )( 514 ))
          (PORT ADR5 ( 595 )( 595 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 692 )( 692 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2414 )( 2414 ))
          (PORT SRST ( 3907 )( 3907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 692 )( 692 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 1767 )( 1767 ))
          (PORT SRST ( 3907 )( 3907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 692 )( 692 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2536 )( 2536 ))
          (PORT SRST ( 3905 )( 3905 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 654 )( 654 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2494 )( 2494 ))
          (PORT SRST ( 3738 )( 3738 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 654 )( 654 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2952 )( 2952 ))
          (PORT SRST ( 3738 )( 3738 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 654 )( 654 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2265 )( 2265 ))
          (PORT SRST ( 3738 )( 3738 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 654 )( 654 ))
          (PORT CLK ( 1688 )( 1688 ))
          (PORT I ( 2337 )( 2337 ))
          (PORT SRST ( 3736 )( 3736 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar2_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1300 )( 1300 ))
          (PORT ADR1 ( 1179 )( 1179 ))
          (PORT ADR2 ( 1678 )( 1678 ))
          (PORT ADR3 ( 2034 )( 2034 ))
          (PORT ADR4 ( 1394 )( 1394 ))
          (PORT ADR5 ( 1645 )( 1645 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_dstatus_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1675 )( 1675 ))
          (PORT ADR1 ( 1184 )( 1184 ))
          (PORT ADR2 ( 1296 )( 1296 ))
          (PORT ADR3 ( 1641 )( 1641 ))
          (PORT ADR4 ( 2032 )( 2032 ))
          (PORT ADR5 ( 1389 )( 1389 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 502 )( 502 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 1879 )( 1879 ))
          (PORT SRST ( 3744 )( 3744 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_pmcsr_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1397 )( 1397 ))
          (PORT ADR1 ( 1746 )( 1746 ))
          (PORT ADR2 ( 1114 )( 1114 ))
          (PORT ADR3 ( 1506 )( 1506 ))
          (PORT ADR4 ( 2266 )( 2266 ))
          (PORT ADR5 ( 1178 )( 1178 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 502 )( 502 ))
          (PORT CLK ( 1682 )( 1682 ))
          (PORT I ( 2400 )( 2400 ))
          (PORT SRST ( 3742 )( 3742 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1748 )( 1748 ))
          (PORT ADR1 ( 1111 )( 1111 ))
          (PORT ADR2 ( 1396 )( 1396 ))
          (PORT ADR3 ( 2269 )( 2269 ))
          (PORT ADR4 ( 1509 )( 1509 ))
          (PORT ADR5 ( 1181 )( 1181 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 642 )( 642 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2738 )( 2738 ))
          (PORT SRST ( 3749 )( 3749 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 642 )( 642 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2243 )( 2243 ))
          (PORT SRST ( 3749 )( 3749 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 642 )( 642 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2329 )( 2329 ))
          (PORT SRST ( 3749 )( 3749 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 642 )( 642 ))
          (PORT CLK ( 1680 )( 1680 ))
          (PORT I ( 2757 )( 2757 ))
          (PORT SRST ( 3747 )( 3747 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 707 )( 707 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 2322 )( 2322 ))
          (PORT SRST ( 3888 )( 3888 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 707 )( 707 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 2253 )( 2253 ))
          (PORT SRST ( 3888 )( 3888 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 707 )( 707 ))
          (PORT CLK ( 1678 )( 1678 ))
          (PORT I ( 1972 )( 1972 ))
          (PORT SRST ( 3888 )( 3888 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data0_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1838 )( 1838 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2991 )( 2991 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data0_en_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 539 )( 539 ))
          (PORT ADR2 ( 937 )( 937 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 483 )( 483 ))
          (PORT ADR5 ( 436 )( 436 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_en_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2987 )( 2987 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_en_o_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 940 )( 940 ))
          (PORT ADR3 ( 1379 )( 1379 ))
          (PORT ADR4 ( 348 )( 348 ))
          (PORT ADR5 ( 446 )( 446 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2803 )( 2803 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000070)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 995 )( 995 ))
          (PORT ADR1 ( 534 )( 534 ))
          (PORT ADR2 ( 808 )( 808 ))
          (PORT ADR3 ( 400 )( 400 ))
          (PORT ADR4 ( 615 )( 615 ))
          (PORT ADR5 ( 904 )( 904 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2801 )( 2801 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2184 )( 2184 ))
          (PORT ADR1 ( 1182 )( 1182 ))
          (PORT ADR2 ( 623 )( 623 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 588 )( 588 ))
          (PORT ADR5 ( 517 )( 517 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2831 )( 2831 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1421 )( 1421 ))
          (PORT ADR1 ( 713 )( 713 ))
          (PORT ADR2 ( 941 )( 941 ))
          (PORT ADR3 ( 903 )( 903 ))
          (PORT ADR4 ( 626 )( 626 ))
          (PORT ADR5 ( 491 )( 491 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2829 )( 2829 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1136 )( 1136 ))
          (PORT ADR1 ( 506 )( 506 ))
          (PORT ADR2 ( 950 )( 950 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 633 )( 633 ))
          (PORT ADR5 ( 1214 )( 1214 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 861 )( 861 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2806 )( 2806 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 970 )( 970 ))
          (PORT ADR4 ( 793 )( 793 ))
          (PORT ADR5 ( 403 )( 403 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 861 )( 861 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2806 )( 2806 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 712 )( 712 ))
          (PORT ADR4 ( 1068 )( 1068 ))
          (PORT ADR5 ( 611 )( 611 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000022)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1927 )( 1927 ))
          (PORT ADR5 ( 929 )( 929 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 801 )( 801 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2836 )( 2836 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1053 )( 1053 ))
          (PORT ADR1 ( 759 )( 759 ))
          (PORT ADR2 ( 921 )( 921 ))
          (PORT ADR3 ( 893 )( 893 ))
          (PORT ADR4 ( 1773 )( 1773 ))
          (PORT ADR5 ( 572 )( 572 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 801 )( 801 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2834 )( 2834 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1047 )( 1047 ))
          (PORT ADR1 ( 736 )( 736 ))
          (PORT ADR2 ( 1163 )( 1163 ))
          (PORT ADR3 ( 908 )( 908 ))
          (PORT ADR4 ( 1782 )( 1782 ))
          (PORT ADR5 ( 577 )( 577 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1517 )( 1517 ))
          (PORT ADR1 ( 969 )( 969 ))
          (PORT ADR2 ( 1168 )( 1168 ))
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR4 ( 1348 )( 1348 ))
          (PORT ADR5 ( 920 )( 920 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1478 )( 1478 ))
          (PORT ADR1 ( 1432 )( 1432 ))
          (PORT ADR2 ( 910 )( 910 ))
          (PORT ADR3 ( 557 )( 557 ))
          (PORT ADR4 ( 773 )( 773 ))
          (PORT ADR5 ( 1135 )( 1135 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2790 )( 2790 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_47_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 671 )( 671 ))
          (PORT ADR1 ( 611 )( 611 ))
          (PORT ADR2 ( 793 )( 793 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1523 )( 1523 ))
          (PORT ADR5 ( 1262 )( 1262 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2788 )( 2788 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_46_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 459 )( 459 ))
          (PORT ADR1 ( 617 )( 617 ))
          (PORT ADR2 ( 798 )( 798 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1532 )( 1532 ))
          (PORT ADR5 ( 1268 )( 1268 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2614 )( 2614 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_51_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1350 )( 1350 ))
          (PORT ADR3 ( 304 )( 304 ))
          (PORT ADR4 ( 1424 )( 1424 ))
          (PORT ADR5 ( 1173 )( 1173 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2614 )( 2614 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_50_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1139 )( 1139 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1675 )( 1675 ))
          (PORT ADR5 ( 1383 )( 1383 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_45)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2829 )( 2829 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2235 )( 2235 ))
          (PORT ADR1 ( 1669 )( 1669 ))
          (PORT ADR2 ( 1241 )( 1241 ))
          (PORT ADR3 ( 1505 )( 1505 ))
          (PORT ADR4 ( 826 )( 826 ))
          (PORT ADR5 ( 1334 )( 1334 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_44)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2829 )( 2829 ))
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2240 )( 2240 ))
          (PORT ADR1 ( 1494 )( 1494 ))
          (PORT ADR2 ( 1767 )( 1767 ))
          (PORT ADR3 ( 1514 )( 1514 ))
          (PORT ADR4 ( 820 )( 820 ))
          (PORT ADR5 ( 1116 )( 1116 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_valid_n_d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_valid_n_d_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2369 )( 2369 ))
          (PORT ADR5 ( 2184 )( 2184 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2689 )( 2689 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_49_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1541 )( 1541 ))
          (PORT ADR3 ( 892 )( 892 ))
          (PORT ADR4 ( 1343 )( 1343 ))
          (PORT ADR5 ( 902 )( 902 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2687 )( 2687 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_48_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1539 )( 1539 ))
          (PORT ADR3 ( 906 )( 906 ))
          (PORT ADR4 ( 1352 )( 1352 ))
          (PORT ADR5 ( 1002 )( 1002 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1775 )( 1775 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2395 )( 2395 ))
          (PORT ADR5 ( 2701 )( 2701 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1775 )( 1775 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2402 )( 2402 ))
          (PORT ADR5 ( 2678 )( 2678 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2586 )( 2586 ))
          (PORT ADR5 ( 2324 )( 2324 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2575 )( 2575 ))
          (PORT ADR5 ( 2319 )( 2319 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2561 )( 2561 ))
          (PORT ADR5 ( 3097 )( 3097 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2568 )( 2568 ))
          (PORT ADR5 ( 2210 )( 2210 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_03_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 1841 )( 1841 ))
          (PORT SRST ( 2631 )( 2631 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_03_mux0000_7_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2661 )( 2661 ))
          (PORT ADR2 ( 2173 )( 2173 ))
          (PORT ADR3 ( 905 )( 905 ))
          (PORT ADR4 ( 2239 )( 2239 ))
          (PORT ADR5 ( 2386 )( 2386 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3115 )( 3115 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_3_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2230 )( 2230 ))
          (PORT ADR1 ( 792 )( 792 ))
          (PORT ADR2 ( 901 )( 901 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1240 )( 1240 ))
          (PORT ADR5 ( 1136 )( 1136 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3113 )( 3113 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_2_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2237 )( 2237 ))
          (PORT ADR1 ( 797 )( 797 ))
          (PORT ADR2 ( 1079 )( 1079 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1234 )( 1234 ))
          (PORT ADR5 ( 1076 )( 1076 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_51)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1573 )( 1573 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_51_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2818 )( 2818 ))
          (PORT ADR1 ( 957 )( 957 ))
          (PORT ADR2 ( 954 )( 954 ))
          (PORT ADR3 ( 1294 )( 1294 ))
          (PORT ADR4 ( 1943 )( 1943 ))
          (PORT ADR5 ( 1291 )( 1291 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_50)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1573 )( 1573 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_50_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2824 )( 2824 ))
          (PORT ADR1 ( 1302 )( 1302 ))
          (PORT ADR2 ( 948 )( 948 ))
          (PORT ADR3 ( 1086 )( 1086 ))
          (PORT ADR4 ( 1952 )( 1952 ))
          (PORT ADR5 ( 1113 )( 1113 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_4__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 767 )( 767 ))
          (PORT ADR1 ( 711 )( 711 ))
          (PORT ADR2 ( 758 )( 758 ))
          (PORT ADR3 ( 1438 )( 1438 ))
          (PORT ADR4 ( 949 )( 949 ))
          (PORT ADR5 ( 2025 )( 2025 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2847 )( 2847 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_45_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1670 )( 1670 ))
          (PORT ADR1 ( 1296 )( 1296 ))
          (PORT ADR2 ( 933 )( 933 ))
          (PORT ADR3 ( 298 )( 298 ))
          (PORT ADR4 ( 1303 )( 1303 ))
          (PORT ADR5 ( 602 )( 602 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2845 )( 2845 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_44_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1675 )( 1675 ))
          (PORT ADR1 ( 1294 )( 1294 ))
          (PORT ADR2 ( 904 )( 904 ))
          (PORT ADR3 ( 621 )( 621 ))
          (PORT ADR4 ( 700 )( 700 ))
          (PORT ADR5 ( 789 )( 789 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_52_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1286 )( 1286 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_52_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1450 )( 1450 ))
          (PORT ADR1 ( 542 )( 542 ))
          (PORT ADR2 ( 2233 )( 2233 ))
          (PORT ADR3 ( 585 )( 585 ))
          (PORT ADR4 ( 475 )( 475 ))
          (PORT ADR5 ( 1131 )( 1131 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3135 )( 3135 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_52_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2222 )( 2222 ))
          (PORT ADR2 ( 1438 )( 1438 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 474 )( 474 ))
          (PORT ADR5 ( 572 )( 572 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_7__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 387 )( 387 ))
          (PORT ADR1 ( 939 )( 939 ))
          (PORT ADR2 ( 686 )( 686 ))
          (PORT ADR3 ( 1207 )( 1207 ))
          (PORT ADR4 ( 1425 )( 1425 ))
          (PORT ADR5 ( 1766 )( 1766 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_5__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 781 )( 781 ))
          (PORT ADR1 ( 958 )( 958 ))
          (PORT ADR2 ( 398 )( 398 ))
          (PORT ADR3 ( 1205 )( 1205 ))
          (PORT ADR4 ( 955 )( 955 ))
          (PORT ADR5 ( 1772 )( 1772 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1327 )( 1327 ))
          (PORT CLK ( 1727 )( 1727 ))
          (PORT I ( 3415 )( 3415 ))
          (PORT SRST ( 2744 )( 2744 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1327 )( 1327 ))
          (PORT CLK ( 1727 )( 1727 ))
          (PORT I ( 3419 )( 3419 ))
          (PORT SRST ( 2744 )( 2744 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1327 )( 1327 ))
          (PORT CLK ( 1727 )( 1727 ))
          (PORT I ( 2803 )( 2803 ))
          (PORT SRST ( 2744 )( 2744 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1327 )( 1327 ))
          (PORT CLK ( 1727 )( 1727 ))
          (PORT I ( 2063 )( 2063 ))
          (PORT SRST ( 2742 )( 2742 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_2__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1419 )( 1419 ))
          (PORT ADR1 ( 611 )( 611 ))
          (PORT ADR2 ( 609 )( 609 ))
          (PORT ADR3 ( 1385 )( 1385 ))
          (PORT ADR4 ( 610 )( 610 ))
          (PORT ADR5 ( 1834 )( 1834 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1723 )( 1723 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 565 )( 565 ))
          (PORT SRST ( 2935 )( 2935 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2204 )( 2204 ))
          (PORT ADR1 ( 2310 )( 2310 ))
          (PORT ADR2 ( 1904 )( 1904 ))
          (PORT ADR3 ( 306 )( 306 ))
          (PORT ADR4 ( 2549 )( 2549 ))
          (PORT ADR5 ( 885 )( 885 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1712 )( 1712 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 690 )( 690 ))
          (PORT SRST ( 3061 )( 3061 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1502 )( 1502 ))
          (PORT ADR1 ( 2236 )( 2236 ))
          (PORT ADR2 ( 2399 )( 2399 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 2035 )( 2035 ))
          (PORT ADR5 ( 488 )( 488 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_23__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 887 )( 887 ))
          (PORT ADR1 ( 2014 )( 2014 ))
          (PORT ADR2 ( 708 )( 708 ))
          (PORT ADR3 ( 2235 )( 2235 ))
          (PORT ADR4 ( 616 )( 616 ))
          (PORT ADR5 ( 1843 )( 1843 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_lut_3_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2287 )( 2287 ))
          (PORT ADR1 ( 1860 )( 1860 ))
          (PORT ADR2 ( 2555 )( 2555 ))
          (PORT ADR3 ( 2147 )( 2147 ))
          (PORT ADR4 ( 2545 )( 2545 ))
          (PORT ADR5 ( 1273 )( 1273 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 348 )( 348 ))
          (IOPATH DI[1] CO[2] ( 415 )( 415 ))
          (IOPATH DI[1] CO[3] ( 346 )( 346 ))
          (IOPATH DI[1] O[2] ( 403 )( 403 ))
          (IOPATH DI[1] O[3] ( 447 )( 447 ))
          (IOPATH DI[2] CO[2] ( 267 )( 267 ))
          (IOPATH DI[2] CO[3] ( 253 )( 253 ))
          (IOPATH DI[2] O[3] ( 293 )( 293 ))
          (IOPATH DI[3] CO[3] ( 242 )( 242 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_lut_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1757 )( 1757 ))
          (PORT ADR1 ( 1356 )( 1356 ))
          (PORT ADR2 ( 2352 )( 2352 ))
          (PORT ADR3 ( 1983 )( 1983 ))
          (PORT ADR4 ( 1806 )( 1806 ))
          (PORT ADR5 ( 2289 )( 2289 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_lut_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1261 )( 1261 ))
          (PORT ADR1 ( 1930 )( 1930 ))
          (PORT ADR2 ( 2028 )( 2028 ))
          (PORT ADR3 ( 1346 )( 1346 ))
          (PORT ADR4 ( 1839 )( 1839 ))
          (PORT ADR5 ( 1897 )( 1897 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_lut_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1653 )( 1653 ))
          (PORT ADR3 ( 2212 )( 2212 ))
          (PORT ADR4 ( 2394 )( 2394 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__87_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_lut_4_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1295 )( 1295 ))
          (PORT ADR1 ( 1551 )( 1551 ))
          (PORT ADR2 ( 1188 )( 1188 ))
          (PORT ADR3 ( 1952 )( 1952 ))
          (PORT ADR4 ( 1487 )( 1487 ))
          (PORT ADR5 ( 1648 )( 1648 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_cy_5_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bdf_hit)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 32 )( 32 ))
          (PORT RST ( 3194 )( 3194 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_Mcompar_bdf_hit_cmp_eq0000_lut_5_)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1227 )( 1227 ))
          (PORT ADR4 ( 1671 )( 1671 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__82_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_N29_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 744 )( 744 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__83_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1089 )( 1089 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2878 )( 2878 ))
          (PORT SRST ( 3200 )( 3200 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1089 )( 1089 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 1900 )( 1900 ))
          (PORT SRST ( 3200 )( 3200 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1089 )( 1089 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2732 )( 2732 ))
          (PORT SRST ( 3200 )( 3200 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1089 )( 1089 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 3517 )( 3517 ))
          (PORT SRST ( 3198 )( 3198 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 670 )( 670 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 1333 )( 1333 ))
          (PORT SRST ( 3940 )( 3940 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 670 )( 670 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 1541 )( 1541 ))
          (PORT SRST ( 3940 )( 3940 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 670 )( 670 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 1526 )( 1526 ))
          (PORT SRST ( 3940 )( 3940 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 670 )( 670 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 1713 )( 1713 ))
          (PORT SRST ( 3938 )( 3938 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000169)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 390 )( 390 ))
          (PORT ADR1 ( 516 )( 516 ))
          (PORT ADR2 ( 896 )( 896 ))
          (PORT ADR3 ( 441 )( 441 ))
          (PORT ADR4 ( 777 )( 777 ))
          (PORT ADR5 ( 781 )( 781 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1683 )( 1683 ))
          (PORT ADR1 ( 2127 )( 2127 ))
          (PORT ADR2 ( 1840 )( 1840 ))
          (PORT ADR3 ( 1359 )( 1359 ))
          (PORT ADR4 ( 1279 )( 1279 ))
          (PORT ADR5 ( 1713 )( 1713 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1147 )( 1147 ))
          (PORT ADR1 ( 1940 )( 1940 ))
          (PORT ADR2 ( 1184 )( 1184 ))
          (PORT ADR3 ( 1752 )( 1752 ))
          (PORT ADR4 ( 1289 )( 1289 ))
          (PORT ADR5 ( 1663 )( 1663 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar1_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1177 )( 1177 ))
          (PORT ADR1 ( 1928 )( 1928 ))
          (PORT ADR2 ( 1652 )( 1652 ))
          (PORT ADR3 ( 1146 )( 1146 ))
          (PORT ADR4 ( 1739 )( 1739 ))
          (PORT ADR5 ( 1276 )( 1276 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_status_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1394 )( 1394 ))
          (PORT ADR1 ( 1353 )( 1353 ))
          (PORT ADR2 ( 1731 )( 1731 ))
          (PORT ADR3 ( 1428 )( 1428 ))
          (PORT ADR4 ( 1954 )( 1954 ))
          (PORT ADR5 ( 1065 )( 1065 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar3_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1392 )( 1392 ))
          (PORT ADR1 ( 1347 )( 1347 ))
          (PORT ADR2 ( 1737 )( 1737 ))
          (PORT ADR3 ( 1961 )( 1961 ))
          (PORT ADR4 ( 1070 )( 1070 ))
          (PORT ADR5 ( 1437 )( 1437 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000061)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1876 )( 1876 ))
          (PORT ADR5 ( 791 )( 791 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_10_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1130 )( 1130 ))
          (PORT ADR4 ( 944 )( 944 ))
          (PORT ADR5 ( 713 )( 713 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_10_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1361 )( 1361 ))
          (PORT ADR3 ( 336 )( 336 ))
          (PORT ADR4 ( 903 )( 903 ))
          (PORT ADR5 ( 430 )( 430 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd3_In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 952 )( 952 ))
          (PORT ADR1 ( 1999 )( 1999 ))
          (PORT ADR2 ( 574 )( 574 ))
          (PORT ADR3 ( 940 )( 940 ))
          (PORT ADR4 ( 788 )( 788 ))
          (PORT ADR5 ( 536 )( 536 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2774 )( 2774 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd3_In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1583 )( 1583 ))
          (PORT ADR1 ( 886 )( 886 ))
          (PORT ADR2 ( 974 )( 974 ))
          (PORT ADR3 ( 393 )( 393 ))
          (PORT ADR4 ( 224 )( 224 ))
          (PORT ADR5 ( 299 )( 299 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2779 )( 2779 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 693 )( 693 ))
          (PORT ADR4 ( 1054 )( 1054 ))
          (PORT ADR5 ( 446 )( 446 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 834 )( 834 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2777 )( 2777 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 692 )( 692 ))
          (PORT ADR4 ( 484 )( 484 ))
          (PORT ADR5 ( 750 )( 750 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2809 )( 2809 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 860 )( 860 ))
          (PORT ADR1 ( 595 )( 595 ))
          (PORT ADR2 ( 1065 )( 1065 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1811 )( 1811 ))
          (PORT ADR5 ( 706 )( 706 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2807 )( 2807 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 871 )( 871 ))
          (PORT ADR1 ( 597 )( 597 ))
          (PORT ADR2 ( 1068 )( 1068 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1814 )( 1814 ))
          (PORT ADR5 ( 703 )( 703 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2489 )( 2489 ))
          (PORT ADR5 ( 2649 )( 2649 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2934 )( 2934 ))
          (PORT ADR5 ( 2343 )( 2343 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2277 )( 2277 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_43_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1537 )( 1537 ))
          (PORT ADR2 ( 2582 )( 2582 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 977 )( 977 ))
          (PORT ADR5 ( 1399 )( 1399 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2275 )( 2275 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_42_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1534 )( 1534 ))
          (PORT ADR2 ( 2585 )( 2585 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 980 )( 980 ))
          (PORT ADR5 ( 1561 )( 1561 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_32__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2237 )( 2237 ))
          (PORT ADR2 ( 2464 )( 2464 ))
          (PORT ADR3 ( 2597 )( 2597 ))
          (PORT ADR4 ( 1035 )( 1035 ))
          (PORT ADR5 ( 2776 )( 2776 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2823 )( 2823 ))
          (PORT ADR5 ( 2433 )( 2433 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2382 )( 2382 ))
          (PORT ADR5 ( 2447 )( 2447 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_53)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1162 )( 1162 ))
          (PORT CLK ( 1741 )( 1741 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2867 )( 2867 ))
          (PORT ADR1 ( 1083 )( 1083 ))
          (PORT ADR2 ( 849 )( 849 ))
          (PORT ADR3 ( 1309 )( 1309 ))
          (PORT ADR4 ( 1878 )( 1878 ))
          (PORT ADR5 ( 1091 )( 1091 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_52)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1162 )( 1162 ))
          (PORT CLK ( 1741 )( 1741 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2869 )( 2869 ))
          (PORT ADR1 ( 1290 )( 1290 ))
          (PORT ADR2 ( 846 )( 846 ))
          (PORT ADR3 ( 1312 )( 1312 ))
          (PORT ADR4 ( 1483 )( 1483 ))
          (PORT ADR5 ( 1146 )( 1146 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1732 )( 1732 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2604 )( 2604 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_33_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1314 )( 1314 ))
          (PORT ADR2 ( 2443 )( 2443 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 849 )( 849 ))
          (PORT ADR5 ( 1254 )( 1254 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1732 )( 1732 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2602 )( 2602 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_32_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2446 )( 2446 ))
          (PORT ADR1 ( 846 )( 846 ))
          (PORT ADR2 ( 522 )( 522 ))
          (PORT ADR3 ( 865 )( 865 ))
          (PORT ADR4 ( 1317 )( 1317 ))
          (PORT ADR5 ( 990 )( 990 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2604 )( 2604 ))
          (PORT ADR3 ( 2644 )( 2644 ))
          (PORT ADR4 ( 2334 )( 2334 ))
          (PORT ADR5 ( 2378 )( 2378 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1732 )( 1732 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1903 )( 1903 ))
          (PORT SRST ( 3086 )( 3086 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1744 )( 1744 ))
          (PORT ADR2 ( 2453 )( 2453 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 893 )( 893 ))
          (PORT ADR5 ( 251 )( 251 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2901 )( 2901 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_5_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1785 )( 1785 ))
          (PORT ADR1 ( 1525 )( 1525 ))
          (PORT ADR2 ( 1519 )( 1519 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1048 )( 1048 ))
          (PORT ADR5 ( 780 )( 780 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2899 )( 2899 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_4_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1788 )( 1788 ))
          (PORT ADR1 ( 1528 )( 1528 ))
          (PORT ADR2 ( 784 )( 784 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1045 )( 1045 ))
          (PORT ADR5 ( 1015 )( 1015 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_53_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1215 )( 1215 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_53_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 703 )( 703 ))
          (PORT ADR1 ( 398 )( 398 ))
          (PORT ADR2 ( 1872 )( 1872 ))
          (PORT ADR3 ( 1185 )( 1185 ))
          (PORT ADR4 ( 776 )( 776 ))
          (PORT ADR5 ( 1047 )( 1047 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1770 )( 1770 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2820 )( 2820 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_53_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1867 )( 1867 ))
          (PORT ADR2 ( 708 )( 708 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 772 )( 772 ))
          (PORT ADR5 ( 1182 )( 1182 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_6__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 278 )( 278 ))
          (PORT ADR1 ( 797 )( 797 ))
          (PORT ADR2 ( 941 )( 941 ))
          (PORT ADR3 ( 1181 )( 1181 ))
          (PORT ADR4 ( 1514 )( 1514 ))
          (PORT ADR5 ( 1771 )( 1771 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 667 )( 667 ))
          (PORT SRST ( 3106 )( 3106 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2502 )( 2502 ))
          (PORT ADR1 ( 2948 )( 2948 ))
          (PORT ADR2 ( 1498 )( 1498 ))
          (PORT ADR3 ( 748 )( 748 ))
          (PORT ADR4 ( 1729 )( 1729 ))
          (PORT ADR5 ( 1036 )( 1036 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 538 )( 538 ))
          (PORT SRST ( 2715 )( 2715 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2619 )( 2619 ))
          (PORT ADR1 ( 2850 )( 2850 ))
          (PORT ADR2 ( 1759 )( 1759 ))
          (PORT ADR3 ( 284 )( 284 ))
          (PORT ADR4 ( 1815 )( 1815 ))
          (PORT ADR5 ( 1036 )( 1036 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 546 )( 546 ))
          (PORT SRST ( 2896 )( 2896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2403 )( 2403 ))
          (PORT ADR1 ( 2217 )( 2217 ))
          (PORT ADR2 ( 1889 )( 1889 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1904 )( 1904 ))
          (PORT ADR5 ( 925 )( 925 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 832 )( 832 ))
          (PORT SRST ( 2906 )( 2906 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1915 )( 1915 ))
          (PORT ADR1 ( 2522 )( 2522 ))
          (PORT ADR2 ( 2093 )( 2093 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 2314 )( 2314 ))
          (PORT ADR5 ( 1008 )( 1008 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_1__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 858 )( 858 ))
          (PORT ADR1 ( 712 )( 712 ))
          (PORT ADR2 ( 426 )( 426 ))
          (PORT ADR3 ( 1879 )( 1879 ))
          (PORT ADR4 ( 817 )( 817 ))
          (PORT ADR5 ( 1685 )( 1685 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 726 )( 726 ))
          (PORT SRST ( 3036 )( 3036 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1483 )( 1483 ))
          (PORT ADR1 ( 2192 )( 2192 ))
          (PORT ADR2 ( 2360 )( 2360 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2012 )( 2012 ))
          (PORT ADR5 ( 482 )( 482 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1659 )( 1659 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 720 )( 720 ))
          (PORT SRST ( 3165 )( 3165 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1407 )( 1407 ))
          (PORT ADR1 ( 2270 )( 2270 ))
          (PORT ADR2 ( 1138 )( 1138 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1965 )( 1965 ))
          (PORT ADR5 ( 736 )( 736 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1659 )( 1659 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 857 )( 857 ))
          (PORT SRST ( 3173 )( 3173 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1188 )( 1188 ))
          (PORT ADR1 ( 1840 )( 1840 ))
          (PORT ADR2 ( 1600 )( 1600 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1860 )( 1860 ))
          (PORT ADR5 ( 858 )( 858 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 664 )( 664 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 2306 )( 2306 ))
          (PORT SRST ( 3915 )( 3915 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 664 )( 664 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 2243 )( 2243 ))
          (PORT SRST ( 3915 )( 3915 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 664 )( 664 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 1891 )( 1891 ))
          (PORT SRST ( 3915 )( 3915 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 664 )( 664 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 2725 )( 2725 ))
          (PORT SRST ( 3913 )( 3913 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1235 )( 1235 ))
          (PORT ADR1 ( 1892 )( 1892 ))
          (PORT ADR2 ( 1394 )( 1394 ))
          (PORT ADR3 ( 1548 )( 1548 ))
          (PORT ADR4 ( 1832 )( 1832 ))
          (PORT ADR5 ( 1925 )( 1925 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 821 )( 821 ))
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 2064 )( 2064 ))
          (PORT SRST ( 3713 )( 3713 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 821 )( 821 ))
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 2578 )( 2578 ))
          (PORT SRST ( 3713 )( 3713 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 821 )( 821 ))
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 2650 )( 2650 ))
          (PORT SRST ( 3713 )( 3713 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 821 )( 821 ))
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 2121 )( 2121 ))
          (PORT SRST ( 3711 )( 3711 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2106 )( 2106 ))
          (PORT ADR1 ( 1674 )( 1674 ))
          (PORT ADR2 ( 1444 )( 1444 ))
          (PORT ADR3 ( 1246 )( 1246 ))
          (PORT ADR4 ( 1384 )( 1384 ))
          (PORT ADR5 ( 1180 )( 1180 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_xrom_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1401 )( 1401 ))
          (PORT ADR1 ( 1891 )( 1891 ))
          (PORT ADR2 ( 1374 )( 1374 ))
          (PORT ADR3 ( 1096 )( 1096 ))
          (PORT ADR4 ( 1941 )( 1941 ))
          (PORT ADR5 ( 1054 )( 1054 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1528 )( 1528 ))
          (PORT ADR3 ( 1091 )( 1091 ))
          (PORT ADR4 ( 1140 )( 1140 ))
          (PORT ADR5 ( 596 )( 596 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 991 )( 991 ))
          (PORT ADR1 ( 1415 )( 1415 ))
          (PORT ADR2 ( 916 )( 916 ))
          (PORT ADR3 ( 313 )( 313 ))
          (PORT ADR4 ( 623 )( 623 ))
          (PORT ADR5 ( 265 )( 265 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 576 )( 576 ))
          (PORT RST ( 2963 )( 2963 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 444 )( 444 ))
          (PORT RST ( 2960 )( 2960 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd2_In21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1590 )( 1590 ))
          (PORT ADR3 ( 746 )( 746 ))
          (PORT ADR4 ( 1102 )( 1102 ))
          (PORT ADR5 ( 592 )( 592 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2141 )( 2141 ))
          (PORT ADR1 ( 1362 )( 1362 ))
          (PORT ADR2 ( 921 )( 921 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 639 )( 639 ))
          (PORT ADR5 ( 252 )( 252 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 694 )( 694 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2981 )( 2981 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 532 )( 532 ))
          (PORT ADR4 ( 675 )( 675 ))
          (PORT ADR5 ( 1094 )( 1094 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 694 )( 694 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2978 )( 2978 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 525 )( 525 ))
          (PORT ADR4 ( 1046 )( 1046 ))
          (PORT ADR5 ( 1078 )( 1078 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd3_In21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 993 )( 993 ))
          (PORT ADR1 ( 961 )( 961 ))
          (PORT ADR2 ( 536 )( 536 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1708 )( 1708 ))
          (PORT ADR5 ( 308 )( 308 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2817 )( 2817 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd1_In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2060 )( 2060 ))
          (PORT ADR1 ( 591 )( 591 ))
          (PORT ADR2 ( 986 )( 986 ))
          (PORT ADR3 ( 439 )( 439 ))
          (PORT ADR4 ( 621 )( 621 ))
          (PORT ADR5 ( 480 )( 480 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2960 )( 2960 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1457 )( 1457 ))
          (PORT ADR1 ( 945 )( 945 ))
          (PORT ADR2 ( 481 )( 481 ))
          (PORT ADR3 ( 900 )( 900 ))
          (PORT ADR4 ( 971 )( 971 ))
          (PORT ADR5 ( 675 )( 675 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2957 )( 2957 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1973 )( 1973 ))
          (PORT ADR1 ( 781 )( 781 ))
          (PORT ADR2 ( 474 )( 474 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 664 )( 664 ))
          (PORT ADR5 ( 672 )( 672 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_FFd3_In21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 641 )( 641 ))
          (PORT ADR4 ( 311 )( 311 ))
          (PORT ADR5 ( 1095 )( 1095 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 732 )( 732 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2808 )( 2808 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1470 )( 1470 ))
          (PORT ADR1 ( 1115 )( 1115 ))
          (PORT ADR2 ( 939 )( 939 ))
          (PORT ADR3 ( 307 )( 307 ))
          (PORT ADR4 ( 1866 )( 1866 ))
          (PORT ADR5 ( 951 )( 951 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 732 )( 732 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2805 )( 2805 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1474 )( 1474 ))
          (PORT ADR1 ( 496 )( 496 ))
          (PORT ADR2 ( 936 )( 936 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 1871 )( 1871 ))
          (PORT ADR5 ( 957 )( 957 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_32_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1160 )( 1160 ))
          (PORT ADR5 ( 1323 )( 1323 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2630 )( 2630 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 384 )( 384 ))
          (PORT ADR1 ( 966 )( 966 ))
          (PORT ADR2 ( 905 )( 905 ))
          (PORT ADR3 ( 773 )( 773 ))
          (PORT ADR4 ( 909 )( 909 ))
          (PORT ADR5 ( 162 )( 162 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_43_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 927 )( 927 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 2120 )( 2120 ))
          (PORT ADR5 ( 1443 )( 1443 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2613 )( 2613 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_42_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 931 )( 931 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 2128 )( 2128 ))
          (PORT ADR5 ( 874 )( 874 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1555 )( 1555 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2283 )( 2283 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2958 )( 2958 ))
          (PORT ADR1 ( 1514 )( 1514 ))
          (PORT ADR2 ( 1871 )( 1871 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1532 )( 1532 ))
          (PORT ADR5 ( 1870 )( 1870 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1555 )( 1555 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2280 )( 2280 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2963 )( 2963 ))
          (PORT ADR1 ( 1507 )( 1507 ))
          (PORT ADR2 ( 1875 )( 1875 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1538 )( 1538 ))
          (PORT ADR5 ( 1863 )( 1863 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_33)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2363 )( 2363 ))
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2548 )( 2548 ))
          (PORT ADR1 ( 1164 )( 1164 ))
          (PORT ADR2 ( 1688 )( 1688 ))
          (PORT ADR3 ( 1780 )( 1780 ))
          (PORT ADR4 ( 819 )( 819 ))
          (PORT ADR5 ( 1256 )( 1256 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_32)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2363 )( 2363 ))
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2552 )( 2552 ))
          (PORT ADR1 ( 689 )( 689 ))
          (PORT ADR2 ( 1696 )( 1696 ))
          (PORT ADR3 ( 1785 )( 1785 ))
          (PORT ADR4 ( 1131 )( 1131 ))
          (PORT ADR5 ( 1243 )( 1243 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2471 )( 2471 ))
          (PORT ADR5 ( 2155 )( 2155 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2464 )( 2464 ))
          (PORT ADR5 ( 2573 )( 2573 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2715 )( 2715 ))
          (PORT ADR5 ( 1938 )( 1938 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2723 )( 2723 ))
          (PORT ADR5 ( 2373 )( 2373 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_43)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2674 )( 2674 ))
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_43_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2630 )( 2630 ))
          (PORT ADR1 ( 752 )( 752 ))
          (PORT ADR2 ( 1026 )( 1026 ))
          (PORT ADR3 ( 1506 )( 1506 ))
          (PORT ADR4 ( 1398 )( 1398 ))
          (PORT ADR5 ( 726 )( 726 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_42)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2674 )( 2674 ))
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_42_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2636 )( 2636 ))
          (PORT ADR1 ( 1062 )( 1062 ))
          (PORT ADR2 ( 1019 )( 1019 ))
          (PORT ADR3 ( 1514 )( 1514 ))
          (PORT ADR4 ( 1054 )( 1054 ))
          (PORT ADR5 ( 590 )( 590 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_45_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2446 )( 2446 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_45__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1715 )( 1715 ))
          (PORT ADR2 ( 1229 )( 1229 ))
          (PORT ADR3 ( 1514 )( 1514 ))
          (PORT ADR4 ( 313 )( 313 ))
          (PORT ADR5 ( 416 )( 416 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_45)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2440 )( 2440 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_45__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1703 )( 1703 ))
          (PORT ADR2 ( 1218 )( 1218 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1097 )( 1097 ))
          (PORT ADR5 ( 403 )( 403 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_stat_tlp_cpl_ep_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 593 )( 593 ))
          (PORT SRST ( 1878 )( 1878 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_53_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 815 )( 815 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_53__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1516 )( 1516 ))
          (PORT ADR2 ( 1237 )( 1237 ))
          (PORT ADR3 ( 1780 )( 1780 ))
          (PORT ADR4 ( 317 )( 317 ))
          (PORT ADR5 ( 413 )( 413 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_53)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2812 )( 2812 ))
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_53__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1505 )( 1505 ))
          (PORT ADR2 ( 1224 )( 1224 ))
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR4 ( 946 )( 946 ))
          (PORT ADR5 ( 1051 )( 1051 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2753 )( 2753 ))
          (PORT ADR5 ( 2690 )( 2690 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2870 )( 2870 ))
          (PORT ADR5 ( 2061 )( 2061 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1974 )( 1974 ))
          (PORT SRST ( 3093 )( 3093 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_30_571)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 771 )( 771 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 573 )( 573 ))
          (PORT ADR5 ( 657 )( 657 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem30_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem31_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3104 )( 3104 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem30_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3403 )( 3403 ))
          (PORT RADR1 ( 2810 )( 2810 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem31_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3403 )( 3403 ))
          (PORT RADR1 ( 2810 )( 2810 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 3101 )( 3101 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem32_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3079 )( 3079 ))
          (PORT RADR1 ( 2642 )( 2642 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 597 )( 597 ))
          (PORT RST ( 3098 )( 3098 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem32_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1750 )( 1750 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_50_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1231 )( 1231 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_50__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1154 )( 1154 ))
          (PORT ADR2 ( 1499 )( 1499 ))
          (PORT ADR3 ( 1535 )( 1535 ))
          (PORT ADR4 ( 316 )( 316 ))
          (PORT ADR5 ( 702 )( 702 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_50)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2989 )( 2989 ))
          (PORT CLK ( 1779 )( 1779 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_50__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1141 )( 1141 ))
          (PORT ADR2 ( 1486 )( 1486 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 834 )( 834 ))
          (PORT ADR5 ( 793 )( 793 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_54_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1388 )( 1388 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_54__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1497 )( 1497 ))
          (PORT ADR2 ( 1713 )( 1713 ))
          (PORT ADR3 ( 1359 )( 1359 ))
          (PORT ADR4 ( 544 )( 544 ))
          (PORT ADR5 ( 907 )( 907 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_54)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3291 )( 3291 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_54__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1486 )( 1486 ))
          (PORT ADR2 ( 1712 )( 1712 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 556 )( 556 ))
          (PORT ADR5 ( 895 )( 895 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3317 )( 3317 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2201 )( 2201 ))
          (PORT ADR1 ( 2138 )( 2138 ))
          (PORT ADR2 ( 1971 )( 1971 ))
          (PORT ADR3 ( 900 )( 900 ))
          (PORT ADR4 ( 2312 )( 2312 ))
          (PORT ADR5 ( 569 )( 569 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3314 )( 3314 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2207 )( 2207 ))
          (PORT ADR1 ( 2131 )( 2131 ))
          (PORT ADR2 ( 1968 )( 1968 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 1947 )( 1947 ))
          (PORT ADR5 ( 929 )( 929 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_54_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1245 )( 1245 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_54_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 700 )( 700 ))
          (PORT ADR1 ( 966 )( 966 ))
          (PORT ADR2 ( 1783 )( 1783 ))
          (PORT ADR3 ( 1468 )( 1468 ))
          (PORT ADR4 ( 574 )( 574 ))
          (PORT ADR5 ( 1282 )( 1282 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2960 )( 2960 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_54_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1776 )( 1776 ))
          (PORT ADR2 ( 699 )( 699 ))
          (PORT ADR3 ( 955 )( 955 ))
          (PORT ADR4 ( 561 )( 561 ))
          (PORT ADR5 ( 1456 )( 1456 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2990 )( 2990 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2653 )( 2653 ))
          (PORT ADR1 ( 2697 )( 2697 ))
          (PORT ADR2 ( 1916 )( 1916 ))
          (PORT ADR3 ( 959 )( 959 ))
          (PORT ADR4 ( 1986 )( 1986 ))
          (PORT ADR5 ( 399 )( 399 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2987 )( 2987 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2658 )( 2658 ))
          (PORT ADR1 ( 2690 )( 2690 ))
          (PORT ADR2 ( 1913 )( 1913 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 1992 )( 1992 ))
          (PORT ADR5 ( 403 )( 403 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem5_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem6_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2940 )( 2940 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem5_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2659 )( 2659 ))
          (PORT RADR1 ( 2505 )( 2505 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem6_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2659 )( 2659 ))
          (PORT RADR1 ( 2505 )( 2505 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 2937 )( 2937 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem7_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 2934 )( 2934 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem7_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2340 )( 2340 ))
          (PORT RADR1 ( 2505 )( 2505 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_6__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 767 )( 767 ))
          (PORT ADR1 ( 2089 )( 2089 ))
          (PORT ADR2 ( 293 )( 293 ))
          (PORT ADR3 ( 1593 )( 1593 ))
          (PORT ADR4 ( 715 )( 715 ))
          (PORT ADR5 ( 1933 )( 1933 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem1_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1713 )( 1713 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2805 )( 2805 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2033 )( 2033 ))
          (PORT RADR1 ( 2313 )( 2313 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem1_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2033 )( 2033 ))
          (PORT RADR1 ( 2313 )( 2313 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1713 )( 1713 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 2802 )( 2802 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem10_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1713 )( 1713 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 2799 )( 2799 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem10_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2073 )( 2073 ))
          (PORT RADR1 ( 2313 )( 2313 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1698 )( 1698 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1710 )( 1710 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2977 )( 2977 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_55_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1132 )( 1132 ))
          (PORT ADR1 ( 1540 )( 1540 ))
          (PORT ADR2 ( 1387 )( 1387 ))
          (PORT ADR3 ( 626 )( 626 ))
          (PORT ADR4 ( 1261 )( 1261 ))
          (PORT ADR5 ( 504 )( 504 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 692 )( 692 ))
          (PORT SRST ( 2791 )( 2791 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1730 )( 1730 ))
          (PORT ADR1 ( 2399 )( 2399 ))
          (PORT ADR2 ( 2395 )( 2395 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1538 )( 1538 ))
          (PORT ADR5 ( 566 )( 566 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem22_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem23_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 2933 )( 2933 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem22_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1869 )( 1869 ))
          (PORT RADR1 ( 2688 )( 2688 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem23_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1869 )( 1869 ))
          (PORT RADR1 ( 2688 )( 2688 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 2930 )( 2930 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem24_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 2927 )( 2927 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem24_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1896 )( 1896 ))
          (PORT RADR1 ( 2528 )( 2528 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2910 )( 2910 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_49_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 314 )( 314 ))
          (PORT ADR1 ( 2109 )( 2109 ))
          (PORT ADR2 ( 1185 )( 1185 ))
          (PORT ADR3 ( 788 )( 788 ))
          (PORT ADR4 ( 1573 )( 1573 ))
          (PORT ADR5 ( 1044 )( 1044 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2907 )( 2907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_48_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 312 )( 312 ))
          (PORT ADR1 ( 2117 )( 2117 ))
          (PORT ADR2 ( 1182 )( 1182 ))
          (PORT ADR3 ( 626 )( 626 ))
          (PORT ADR4 ( 1577 )( 1577 ))
          (PORT ADR5 ( 1201 )( 1201 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem8_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1674 )( 1674 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (457)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (457)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1689 )( 1689 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3017 )( 3017 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem8_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 1953 )( 1953 ))
          (PORT RADR2 ( 2330 )( 2330 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1674 )( 1674 ))
          (PORT I ( 81 )( 81 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (767)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (767)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1689 )( 1689 ))
          (PORT I ( 47 )( 47 ))
          (PORT RST ( 3014 )( 3014 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem9_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 1785 )( 1785 ))
          (PORT RADR2 ( 2157 )( 2157 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1674 )( 1674 ))
          (PORT I ( 98 )( 98 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1384 )( 1384 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (746)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (746)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem9_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 1674 )( 1674 ))
          (PORT I ( 418 )( 418 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH RADR5 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1372 )( 1372 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (732)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (732)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (303)(120))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 708 )( 708 ))
          (PORT SRST ( 3016 )( 3016 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1593 )( 1593 ))
          (PORT ADR1 ( 2386 )( 2386 ))
          (PORT ADR2 ( 1468 )( 1468 ))
          (PORT ADR3 ( 395 )( 395 ))
          (PORT ADR4 ( 2627 )( 2627 ))
          (PORT ADR5 ( 373 )( 373 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem2_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem20_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3175 )( 3175 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem2_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2053 )( 2053 ))
          (PORT RADR1 ( 2511 )( 2511 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem20_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2053 )( 2053 ))
          (PORT RADR1 ( 2511 )( 2511 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 430 )( 430 ))
          (PORT RST ( 3172 )( 3172 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem21_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 3169 )( 3169 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem21_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 1917 )( 1917 ))
          (PORT RADR1 ( 2351 )( 2351 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 896 )( 896 ))
          (PORT SRST ( 3124 )( 3124 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2362 )( 2362 ))
          (PORT ADR1 ( 1717 )( 1717 ))
          (PORT ADR2 ( 1779 )( 1779 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 2524 )( 2524 ))
          (PORT ADR5 ( 569 )( 569 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 682 )( 682 ))
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 2538 )( 2538 ))
          (PORT SRST ( 3905 )( 3905 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 682 )( 682 ))
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 3144 )( 3144 ))
          (PORT SRST ( 3907 )( 3907 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 682 )( 682 ))
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 3067 )( 3067 ))
          (PORT SRST ( 3904 )( 3904 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 682 )( 682 ))
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 2928 )( 2928 ))
          (PORT SRST ( 3901 )( 3901 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000249)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 382 )( 382 ))
          (PORT ADR5 ( 298 )( 298 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 798 )( 798 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 2362 )( 2362 ))
          (PORT SRST ( 3887 )( 3887 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 798 )( 798 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 2346 )( 2346 ))
          (PORT SRST ( 3889 )( 3889 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 798 )( 798 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 2086 )( 2086 ))
          (PORT SRST ( 3886 )( 3886 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and0000245)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 632 )( 632 ))
          (PORT ADR1 ( 766 )( 766 ))
          (PORT ADR2 ( 882 )( 882 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 597 )( 597 ))
          (PORT ADR5 ( 376 )( 376 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar0_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 798 )( 798 ))
          (PORT CLK ( 1700 )( 1700 ))
          (PORT I ( 2505 )( 2505 ))
          (PORT SRST ( 3883 )( 3883 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 470 )( 470 ))
          (PORT ADR1 ( 1104 )( 1104 ))
          (PORT ADR2 ( 895 )( 895 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 600 )( 600 ))
          (PORT ADR5 ( 835 )( 835 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data1_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2942 )( 2942 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data1_en_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 911 )( 911 ))
          (PORT ADR2 ( 685 )( 685 ))
          (PORT ADR3 ( 283 )( 283 ))
          (PORT ADR4 ( 404 )( 404 ))
          (PORT ADR5 ( 624 )( 624 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000037)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 924 )( 924 ))
          (PORT ADR4 ( 422 )( 422 ))
          (PORT ADR5 ( 499 )( 499 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data2_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2965 )( 2965 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data2_en_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 709 )( 709 ))
          (PORT ADR2 ( 981 )( 981 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 607 )( 607 ))
          (PORT ADR5 ( 504 )( 504 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data0_en_mux000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1486 )( 1486 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1066 )( 1066 ))
          (PORT ADR5 ( 628 )( 628 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2963 )( 2963 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 922 )( 922 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 399 )( 399 ))
          (PORT ADR5 ( 1068 )( 1068 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_rd_data0_en_mux000031)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1456 )( 1456 ))
          (PORT ADR3 ( 815 )( 815 ))
          (PORT ADR4 ( 705 )( 705 ))
          (PORT ADR5 ( 410 )( 410 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 545 )( 545 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2804 )( 2804 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 840 )( 840 ))
          (PORT ADR4 ( 738 )( 738 ))
          (PORT ADR5 ( 551 )( 551 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 545 )( 545 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2802 )( 2802 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 839 )( 839 ))
          (PORT ADR4 ( 1006 )( 1006 ))
          (PORT ADR5 ( 608 )( 608 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1811 )( 1811 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2944 )( 2944 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 975 )( 975 ))
          (PORT ADR1 ( 1833 )( 1833 ))
          (PORT ADR2 ( 1026 )( 1026 ))
          (PORT ADR3 ( 283 )( 283 ))
          (PORT ADR4 ( 687 )( 687 ))
          (PORT ADR5 ( 432 )( 432 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 877 )( 877 ))
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2778 )( 2778 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_mux0000_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1935 )( 1935 ))
          (PORT ADR1 ( 2066 )( 2066 ))
          (PORT ADR2 ( 878 )( 878 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1757 )( 1757 ))
          (PORT ADR5 ( 737 )( 737 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 877 )( 877 ))
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2778 )( 2778 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_mux0000_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 947 )( 947 ))
          (PORT ADR2 ( 1546 )( 1546 ))
          (PORT ADR3 ( 754 )( 754 ))
          (PORT ADR4 ( 1440 )( 1440 ))
          (PORT ADR5 ( 1451 )( 1451 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 877 )( 877 ))
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2776 )( 2776 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_tlp_type_mux0000_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 950 )( 950 ))
          (PORT ADR2 ( 1450 )( 1450 ))
          (PORT ADR3 ( 299 )( 299 ))
          (PORT ADR4 ( 1442 )( 1442 ))
          (PORT ADR5 ( 1549 )( 1549 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1673 )( 1673 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2611 )( 2611 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_mux0000_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2044 )( 2044 ))
          (PORT ADR1 ( 1473 )( 1473 ))
          (PORT ADR2 ( 1242 )( 1242 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1617 )( 1617 ))
          (PORT ADR5 ( 2124 )( 2124 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2845 )( 2845 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2799 )( 2799 ))
          (PORT ADR2 ( 2700 )( 2700 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 928 )( 928 ))
          (PORT ADR5 ( 1530 )( 1530 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2843 )( 2843 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2802 )( 2802 ))
          (PORT ADR2 ( 2702 )( 2702 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 940 )( 940 ))
          (PORT ADR5 ( 1533 )( 1533 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_32_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2270 )( 2270 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_32__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1646 )( 1646 ))
          (PORT ADR2 ( 1447 )( 1447 ))
          (PORT ADR3 ( 1131 )( 1131 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 612 )( 612 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_32)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2582 )( 2582 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_32__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1511 )( 1511 ))
          (PORT ADR2 ( 1444 )( 1444 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1149 )( 1149 ))
          (PORT ADR5 ( 309 )( 309 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2676 )( 2676 ))
          (PORT ADR5 ( 2017 )( 2017 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2679 )( 2679 ))
          (PORT ADR5 ( 2215 )( 2215 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_43_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2430 )( 2430 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_43__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1682 )( 1682 ))
          (PORT ADR2 ( 1028 )( 1028 ))
          (PORT ADR3 ( 951 )( 951 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 294 )( 294 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_43)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2594 )( 2594 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_43__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1679 )( 1679 ))
          (PORT ADR2 ( 1023 )( 1023 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 951 )( 951 ))
          (PORT ADR5 ( 299 )( 299 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_44_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2446 )( 2446 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_44__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1673 )( 1673 ))
          (PORT ADR2 ( 1185 )( 1185 ))
          (PORT ADR3 ( 1034 )( 1034 ))
          (PORT ADR4 ( 611 )( 611 ))
          (PORT ADR5 ( 390 )( 390 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_44)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2433 )( 2433 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_44__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1670 )( 1670 ))
          (PORT ADR2 ( 1181 )( 1181 ))
          (PORT ADR3 ( 369 )( 369 ))
          (PORT ADR4 ( 1466 )( 1466 ))
          (PORT ADR5 ( 386 )( 386 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_eof_n_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_eof_n_d_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2156 )( 2156 ))
          (PORT ADR5 ( 2499 )( 2499 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2291 )( 2291 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_47_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1490 )( 1490 ))
          (PORT ADR2 ( 2432 )( 2432 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1187 )( 1187 ))
          (PORT ADR5 ( 1531 )( 1531 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2289 )( 2289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_46_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1493 )( 1493 ))
          (PORT ADR2 ( 2435 )( 2435 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1190 )( 1190 ))
          (PORT ADR5 ( 859 )( 859 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_52_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 815 )( 815 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_52__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1472 )( 1472 ))
          (PORT ADR2 ( 1211 )( 1211 ))
          (PORT ADR3 ( 1442 )( 1442 ))
          (PORT ADR4 ( 400 )( 400 ))
          (PORT ADR5 ( 453 )( 453 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_52)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2805 )( 2805 ))
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_52__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1468 )( 1468 ))
          (PORT ADR2 ( 1206 )( 1206 ))
          (PORT ADR3 ( 369 )( 369 ))
          (PORT ADR4 ( 846 )( 846 ))
          (PORT ADR5 ( 541 )( 541 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1741 )( 1741 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3257 )( 3257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_7_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2545 )( 2545 ))
          (PORT ADR1 ( 687 )( 687 ))
          (PORT ADR2 ( 763 )( 763 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1545 )( 1545 ))
          (PORT ADR5 ( 1113 )( 1113 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1741 )( 1741 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3255 )( 3255 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_6_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2547 )( 2547 ))
          (PORT ADR1 ( 684 )( 684 ))
          (PORT ADR2 ( 593 )( 593 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1548 )( 1548 ))
          (PORT ADR5 ( 1090 )( 1090 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1740 )( 1740 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2694 )( 2694 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_56_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1602 )( 1602 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1207 )( 1207 ))
          (PORT ADR5 ( 1166 )( 1166 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1740 )( 1740 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2692 )( 2692 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_55_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1605 )( 1605 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 1209 )( 1209 ))
          (PORT ADR5 ( 1282 )( 1282 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_51_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1231 )( 1231 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_51__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1128 )( 1128 ))
          (PORT ADR2 ( 1475 )( 1475 ))
          (PORT ADR3 ( 885 )( 885 ))
          (PORT ADR4 ( 694 )( 694 ))
          (PORT ADR5 ( 860 )( 860 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_51)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2982 )( 2982 ))
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_51__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1123 )( 1123 ))
          (PORT ADR2 ( 1471 )( 1471 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1488 )( 1488 ))
          (PORT ADR5 ( 857 )( 857 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_55)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1556 )( 1556 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_55_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2625 )( 2625 ))
          (PORT ADR1 ( 754 )( 754 ))
          (PORT ADR2 ( 937 )( 937 ))
          (PORT ADR3 ( 1571 )( 1571 ))
          (PORT ADR4 ( 1740 )( 1740 ))
          (PORT ADR5 ( 1056 )( 1056 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_54)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1556 )( 1556 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2402 )( 2402 ))
          (PORT ADR1 ( 751 )( 751 ))
          (PORT ADR2 ( 1200 )( 1200 ))
          (PORT ADR3 ( 1176 )( 1176 ))
          (PORT ADR4 ( 1743 )( 1743 ))
          (PORT ADR5 ( 1812 )( 1812 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1627 )( 1627 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 1976 )( 1976 ))
          (PORT SRST ( 2953 )( 2953 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1627 )( 1627 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2027 )( 2027 ))
          (PORT SRST ( 2953 )( 2953 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1627 )( 1627 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2058 )( 2058 ))
          (PORT SRST ( 2953 )( 2953 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1627 )( 1627 ))
          (PORT CLK ( 1704 )( 1704 ))
          (PORT I ( 2779 )( 2779 ))
          (PORT SRST ( 2951 )( 2951 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_10_mux0000_0__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 586 )( 586 ))
          (PORT ADR1 ( 709 )( 709 ))
          (PORT ADR2 ( 909 )( 909 ))
          (PORT ADR3 ( 1442 )( 1442 ))
          (PORT ADR4 ( 902 )( 902 ))
          (PORT ADR5 ( 1539 )( 1539 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1691 )( 1691 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2778 )( 2778 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_51_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 714 )( 714 ))
          (PORT ADR1 ( 2206 )( 2206 ))
          (PORT ADR2 ( 963 )( 963 ))
          (PORT ADR3 ( 596 )( 596 ))
          (PORT ADR4 ( 1539 )( 1539 ))
          (PORT ADR5 ( 948 )( 948 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1691 )( 1691 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2776 )( 2776 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_50_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 762 )( 762 ))
          (PORT ADR1 ( 1766 )( 1766 ))
          (PORT ADR2 ( 960 )( 960 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1538 )( 1538 ))
          (PORT ADR5 ( 585 )( 585 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_11__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 429 )( 429 ))
          (PORT ADR1 ( 1154 )( 1154 ))
          (PORT ADR2 ( 376 )( 376 ))
          (PORT ADR3 ( 2184 )( 2184 ))
          (PORT ADR4 ( 1315 )( 1315 ))
          (PORT ADR5 ( 2082 )( 2082 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_22__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 594 )( 594 ))
          (PORT ADR1 ( 2041 )( 2041 ))
          (PORT ADR2 ( 522 )( 522 ))
          (PORT ADR3 ( 2356 )( 2356 ))
          (PORT ADR4 ( 1477 )( 1477 ))
          (PORT ADR5 ( 1632 )( 1632 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 62 )( 62 ))
          (PORT SSET ( 675 )( 675 ))
          (PORT SRST ( 2894 )( 2894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1723 )( 1723 ))
          (PORT ADR1 ( 1750 )( 1750 ))
          (PORT ADR2 ( 2028 )( 2028 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2375 )( 2375 ))
          (PORT ADR5 ( 531 )( 531 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_8__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 588 )( 588 ))
          (PORT ADR1 ( 2063 )( 2063 ))
          (PORT ADR2 ( 529 )( 529 ))
          (PORT ADR3 ( 2352 )( 2352 ))
          (PORT ADR4 ( 1398 )( 1398 ))
          (PORT ADR5 ( 1817 )( 1817 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_9__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 355 )( 355 ))
          (PORT ADR1 ( 1963 )( 1963 ))
          (PORT ADR2 ( 756 )( 756 ))
          (PORT ADR3 ( 2355 )( 2355 ))
          (PORT ADR4 ( 1400 )( 1400 ))
          (PORT ADR5 ( 1814 )( 1814 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1094 )( 1094 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2530 )( 2530 ))
          (PORT SRST ( 3003 )( 3003 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1094 )( 1094 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2362 )( 2362 ))
          (PORT SRST ( 3003 )( 3003 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1094 )( 1094 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2512 )( 2512 ))
          (PORT SRST ( 3003 )( 3003 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1094 )( 1094 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2409 )( 2409 ))
          (PORT SRST ( 3001 )( 3001 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_20__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 295 )( 295 ))
          (PORT ADR1 ( 1584 )( 1584 ))
          (PORT ADR2 ( 594 )( 594 ))
          (PORT ADR3 ( 2438 )( 2438 ))
          (PORT ADR4 ( 1463 )( 1463 ))
          (PORT ADR5 ( 2048 )( 2048 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_21__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 864 )( 864 ))
          (PORT ADR1 ( 1109 )( 1109 ))
          (PORT ADR2 ( 599 )( 599 ))
          (PORT ADR3 ( 2673 )( 2673 ))
          (PORT ADR4 ( 1214 )( 1214 ))
          (PORT ADR5 ( 2257 )( 2257 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_bar_decoder_bar3_32_hit_nc_and000076)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 605 )( 605 ))
          (PORT ADR1 ( 289 )( 289 ))
          (PORT ADR2 ( 573 )( 573 ))
          (PORT ADR3 ( 837 )( 837 ))
          (PORT ADR4 ( 541 )( 541 ))
          (PORT ADR5 ( 643 )( 643 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 672 )( 672 ))
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 2513 )( 2513 ))
          (PORT SRST ( 3718 )( 3718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 672 )( 672 ))
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 2043 )( 2043 ))
          (PORT SRST ( 3718 )( 3718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 672 )( 672 ))
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 2784 )( 2784 ))
          (PORT SRST ( 3718 )( 3718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 672 )( 672 ))
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 3423 )( 3423 ))
          (PORT SRST ( 3716 )( 3716 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 812 )( 812 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2585 )( 2585 ))
          (PORT SRST ( 3728 )( 3728 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 812 )( 812 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2613 )( 2613 ))
          (PORT SRST ( 3728 )( 3728 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 812 )( 812 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 3142 )( 3142 ))
          (PORT SRST ( 3728 )( 3728 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 812 )( 812 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2394 )( 2394 ))
          (PORT SRST ( 3726 )( 3726 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 991 )( 991 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 2601 )( 2601 ))
          (PORT SRST ( 3870 )( 3870 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 991 )( 991 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 2308 )( 2308 ))
          (PORT SRST ( 3870 )( 3870 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 991 )( 991 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 2090 )( 2090 ))
          (PORT SRST ( 3870 )( 3870 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_rx_bar4_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 991 )( 991 ))
          (PORT CLK ( 1685 )( 1685 ))
          (PORT I ( 2426 )( 2426 ))
          (PORT SRST ( 3868 )( 3868 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2973 )( 2973 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 810 )( 810 ))
          (PORT ADR1 ( 1617 )( 1617 ))
          (PORT ADR2 ( 487 )( 487 ))
          (PORT ADR3 ( 389 )( 389 ))
          (PORT ADR4 ( 995 )( 995 ))
          (PORT ADR5 ( 919 )( 919 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2973 )( 2973 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 987 )( 987 ))
          (PORT ADR1 ( 1872 )( 1872 ))
          (PORT ADR2 ( 1072 )( 1072 ))
          (PORT ADR3 ( 393 )( 393 ))
          (PORT ADR4 ( 498 )( 498 ))
          (PORT ADR5 ( 650 )( 650 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2840 )( 2840 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 506 )( 506 ))
          (PORT ADR1 ( 849 )( 849 ))
          (PORT ADR2 ( 916 )( 916 ))
          (PORT ADR3 ( 906 )( 906 ))
          (PORT ADR4 ( 1160 )( 1160 ))
          (PORT ADR5 ( 810 )( 810 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2838 )( 2838 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 730 )( 730 ))
          (PORT ADR1 ( 1313 )( 1313 ))
          (PORT ADR2 ( 686 )( 686 ))
          (PORT ADR3 ( 913 )( 913 ))
          (PORT ADR4 ( 756 )( 756 ))
          (PORT ADR5 ( 817 )( 817 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 722 )( 722 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3145 )( 3145 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1624 )( 1624 ))
          (PORT ADR1 ( 1128 )( 1128 ))
          (PORT ADR2 ( 1580 )( 1580 ))
          (PORT ADR3 ( 316 )( 316 ))
          (PORT ADR4 ( 1926 )( 1926 ))
          (PORT ADR5 ( 931 )( 931 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 722 )( 722 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3143 )( 3143 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1622 )( 1622 ))
          (PORT ADR1 ( 1095 )( 1095 ))
          (PORT ADR2 ( 1586 )( 1586 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 1622 )( 1622 ))
          (PORT ADR5 ( 936 )( 936 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 580 )( 580 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2849 )( 2849 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1860 )( 1860 ))
          (PORT ADR1 ( 1867 )( 1867 ))
          (PORT ADR2 ( 1616 )( 1616 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1533 )( 1533 ))
          (PORT ADR5 ( 1136 )( 1136 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 580 )( 580 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2847 )( 2847 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2154 )( 2154 ))
          (PORT ADR1 ( 2415 )( 2415 ))
          (PORT ADR2 ( 876 )( 876 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1538 )( 1538 ))
          (PORT ADR5 ( 1143 )( 1143 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000051)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1774 )( 1774 ))
          (PORT ADR3 ( 1722 )( 1722 ))
          (PORT ADR4 ( 1237 )( 1237 ))
          (PORT ADR5 ( 974 )( 974 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_trn_rdst_rdy_n_mux000063)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 988 )( 988 ))
          (PORT ADR5 ( 573 )( 573 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 741 )( 741 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2836 )( 2836 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 848 )( 848 ))
          (PORT ADR1 ( 995 )( 995 ))
          (PORT ADR2 ( 1132 )( 1132 ))
          (PORT ADR3 ( 577 )( 577 ))
          (PORT ADR4 ( 1238 )( 1238 ))
          (PORT ADR5 ( 911 )( 911 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 741 )( 741 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2834 )( 2834 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 855 )( 855 ))
          (PORT ADR1 ( 863 )( 863 ))
          (PORT ADR2 ( 1138 )( 1138 ))
          (PORT ADR3 ( 1260 )( 1260 ))
          (PORT ADR4 ( 989 )( 989 ))
          (PORT ADR5 ( 522 )( 522 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 858 )( 858 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3111 )( 3111 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 984 )( 984 ))
          (PORT ADR4 ( 303 )( 303 ))
          (PORT ADR5 ( 631 )( 631 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 858 )( 858 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3109 )( 3109 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 991 )( 991 ))
          (PORT ADR4 ( 391 )( 391 ))
          (PORT ADR5 ( 377 )( 377 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1559 )( 1559 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2451 )( 2451 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2448 )( 2448 ))
          (PORT ADR1 ( 1621 )( 1621 ))
          (PORT ADR2 ( 1948 )( 1948 ))
          (PORT ADR3 ( 316 )( 316 ))
          (PORT ADR4 ( 1805 )( 1805 ))
          (PORT ADR5 ( 1937 )( 1937 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1559 )( 1559 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2449 )( 2449 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_rid_o_mux0000_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2446 )( 2446 ))
          (PORT ADR1 ( 1628 )( 1628 ))
          (PORT ADR2 ( 1957 )( 1957 ))
          (PORT ADR3 ( 406 )( 406 ))
          (PORT ADR4 ( 1811 )( 1811 ))
          (PORT ADR5 ( 1986 )( 1986 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 778 )( 778 ))
          (PORT ADR1 ( 1324 )( 1324 ))
          (PORT ADR2 ( 2111 )( 2111 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 2383 )( 2383 ))
          (PORT ADR5 ( 2484 )( 2484 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 476 )( 476 ))
          (PORT ADR1 ( 1082 )( 1082 ))
          (PORT ADR2 ( 2116 )( 2116 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 2390 )( 2390 ))
          (PORT ADR5 ( 3089 )( 3089 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2855 )( 2855 ))
          (PORT ADR5 ( 2022 )( 2022 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2296 )( 2296 ))
          (PORT ADR5 ( 2472 )( 2472 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_47_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2472 )( 2472 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_47__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1789 )( 1789 ))
          (PORT ADR2 ( 1322 )( 1322 ))
          (PORT ADR3 ( 1101 )( 1101 ))
          (PORT ADR4 ( 320 )( 320 ))
          (PORT ADR5 ( 548 )( 548 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_47)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2426 )( 2426 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_47__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1778 )( 1778 ))
          (PORT ADR2 ( 1310 )( 1310 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 941 )( 941 ))
          (PORT ADR5 ( 401 )( 401 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_47)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2689 )( 2689 ))
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_47_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2633 )( 2633 ))
          (PORT ADR1 ( 1040 )( 1040 ))
          (PORT ADR2 ( 1351 )( 1351 ))
          (PORT ADR3 ( 1036 )( 1036 ))
          (PORT ADR4 ( 1392 )( 1392 ))
          (PORT ADR5 ( 1069 )( 1069 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_46)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2689 )( 2689 ))
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_46_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2640 )( 2640 ))
          (PORT ADR1 ( 1000 )( 1000 ))
          (PORT ADR2 ( 1360 )( 1360 ))
          (PORT ADR3 ( 1030 )( 1030 ))
          (PORT ADR4 ( 1398 )( 1398 ))
          (PORT ADR5 ( 1109 )( 1109 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_46_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2620 )( 2620 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_46__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1774 )( 1774 ))
          (PORT ADR2 ( 1030 )( 1030 ))
          (PORT ADR3 ( 1637 )( 1637 ))
          (PORT ADR4 ( 315 )( 315 ))
          (PORT ADR5 ( 404 )( 404 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_46)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2612 )( 2612 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_46__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1763 )( 1763 ))
          (PORT ADR2 ( 1017 )( 1017 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 459 )( 459 ))
          (PORT ADR5 ( 391 )( 391 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1810 )( 1810 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2518 )( 2518 ))
          (PORT ADR5 ( 2022 )( 2022 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1810 )( 1810 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2525 )( 2525 ))
          (PORT ADR5 ( 2180 )( 2180 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2616 )( 2616 ))
          (PORT ADR5 ( 2244 )( 2244 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2609 )( 2609 ))
          (PORT ADR5 ( 2128 )( 2128 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2860 )( 2860 ))
          (PORT ADR5 ( 2336 )( 2336 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2869 )( 2869 ))
          (PORT ADR5 ( 2176 )( 2176 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2105 )( 2105 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_60_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1631 )( 1631 ))
          (PORT ADR3 ( 316 )( 316 ))
          (PORT ADR4 ( 1085 )( 1085 ))
          (PORT ADR5 ( 763 )( 763 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2103 )( 2103 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_59_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1638 )( 1638 ))
          (PORT ADR2 ( 1083 )( 1083 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 1402 )( 1402 ))
          (PORT ADR5 ( 1537 )( 1537 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_src_rdy_n_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_src_rdy_n_d_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2560 )( 2560 ))
          (PORT ADR5 ( 2177 )( 2177 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_sof_n_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_sof_n_d_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3027 )( 3027 ))
          (PORT ADR5 ( 2308 )( 2308 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1783 )( 1783 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_59_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2882 )( 2882 ))
          (PORT ADR5 ( 2590 )( 2590 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1783 )( 1783 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_58_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2891 )( 2891 ))
          (PORT ADR5 ( 2195 )( 2195 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2357 )( 2357 ))
          (PORT ADR3 ( 320 )( 320 ))
          (PORT ADR4 ( 1295 )( 1295 ))
          (PORT ADR5 ( 794 )( 794 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2355 )( 2355 ))
          (PORT ADR3 ( 801 )( 801 ))
          (PORT ADR4 ( 1301 )( 1301 ))
          (PORT ADR5 ( 622 )( 622 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_51_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2028 )( 2028 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1424 )( 1424 ))
          (PORT ADR5 ( 905 )( 905 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_50_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2022 )( 2022 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1431 )( 1431 ))
          (PORT ADR5 ( 910 )( 910 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_48_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1088 )( 1088 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_48__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1291 )( 1291 ))
          (PORT ADR2 ( 1718 )( 1718 ))
          (PORT ADR3 ( 1197 )( 1197 ))
          (PORT ADR4 ( 579 )( 579 ))
          (PORT ADR5 ( 896 )( 896 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_48)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3137 )( 3137 ))
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_48__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1278 )( 1278 ))
          (PORT ADR2 ( 1717 )( 1717 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1133 )( 1133 ))
          (PORT ADR5 ( 884 )( 884 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_51_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2336 )( 2336 ))
          (PORT ADR5 ( 3226 )( 3226 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_50_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3034 )( 3034 ))
          (PORT ADR5 ( 2160 )( 2160 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_49)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1573 )( 1573 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_49_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2833 )( 2833 ))
          (PORT ADR1 ( 1316 )( 1316 ))
          (PORT ADR2 ( 939 )( 939 ))
          (PORT ADR3 ( 1349 )( 1349 ))
          (PORT ADR4 ( 2211 )( 2211 ))
          (PORT ADR5 ( 1355 )( 1355 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_48)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1573 )( 1573 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_48_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2840 )( 2840 ))
          (PORT ADR1 ( 1339 )( 1339 ))
          (PORT ADR2 ( 933 )( 933 ))
          (PORT ADR3 ( 1347 )( 1347 ))
          (PORT ADR4 ( 2217 )( 2217 ))
          (PORT ADR5 ( 1069 )( 1069 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_Out71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1895 )( 1895 ))
          (PORT ADR4 ( 2559 )( 2559 ))
          (PORT ADR5 ( 2552 )( 2552 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2952 )( 2952 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2554 )( 2554 ))
          (PORT ADR1 ( 740 )( 740 ))
          (PORT ADR2 ( 957 )( 957 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 530 )( 530 ))
          (PORT ADR5 ( 767 )( 767 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2950 )( 2950 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2560 )( 2560 ))
          (PORT ADR1 ( 738 )( 738 ))
          (PORT ADR2 ( 574 )( 574 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 524 )( 524 ))
          (PORT ADR5 ( 770 )( 770 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1710 )( 1710 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 887 )( 887 ))
          (PORT SRST ( 2954 )( 2954 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1694 )( 1694 ))
          (PORT ADR1 ( 2493 )( 2493 ))
          (PORT ADR2 ( 1622 )( 1622 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1817 )( 1817 ))
          (PORT ADR5 ( 961 )( 961 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1706 )( 1706 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 559 )( 559 ))
          (PORT SRST ( 2948 )( 2948 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2108 )( 2108 ))
          (PORT ADR1 ( 2500 )( 2500 ))
          (PORT ADR2 ( 1482 )( 1482 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 2384 )( 2384 ))
          (PORT ADR5 ( 534 )( 534 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 1894 )( 1894 ))
          (PORT SRST ( 3040 )( 3040 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2173 )( 2173 ))
          (PORT SRST ( 3040 )( 3040 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2920 )( 2920 ))
          (PORT SRST ( 3040 )( 3040 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1442 )( 1442 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 3900 )( 3900 ))
          (PORT SRST ( 3038 )( 3038 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_19__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 444 )( 444 ))
          (PORT ADR1 ( 967 )( 967 ))
          (PORT ADR2 ( 801 )( 801 ))
          (PORT ADR3 ( 2817 )( 2817 ))
          (PORT ADR4 ( 1212 )( 1212 ))
          (PORT ADR5 ( 2221 )( 2221 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1259 )( 1259 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2070 )( 2070 ))
          (PORT SRST ( 3151 )( 3151 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1259 )( 1259 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 1793 )( 1793 ))
          (PORT SRST ( 3151 )( 3151 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1259 )( 1259 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 2289 )( 2289 ))
          (PORT SRST ( 3151 )( 3151 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1259 )( 1259 ))
          (PORT CLK ( 1693 )( 1693 ))
          (PORT I ( 1954 )( 1954 ))
          (PORT SRST ( 3149 )( 3149 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1456 )( 1456 ))
          (PORT ADR3 ( 1069 )( 1069 ))
          (PORT ADR4 ( 1111 )( 1111 ))
          (PORT ADR5 ( 423 )( 423 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2813 )( 2813 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 859 )( 859 ))
          (PORT ADR1 ( 1907 )( 1907 ))
          (PORT ADR2 ( 692 )( 692 ))
          (PORT ADR3 ( 766 )( 766 ))
          (PORT ADR4 ( 907 )( 907 ))
          (PORT ADR5 ( 182 )( 182 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2813 )( 2813 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 736 )( 736 ))
          (PORT ADR1 ( 1096 )( 1096 ))
          (PORT ADR2 ( 677 )( 677 ))
          (PORT ADR3 ( 376 )( 376 ))
          (PORT ADR4 ( 1237 )( 1237 ))
          (PORT ADR5 ( 794 )( 794 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2811 )( 2811 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_addr_o_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 580 )( 580 ))
          (PORT ADR1 ( 1216 )( 1216 ))
          (PORT ADR2 ( 896 )( 896 ))
          (PORT ADR3 ( 286 )( 286 ))
          (PORT ADR4 ( 1239 )( 1239 ))
          (PORT ADR5 ( 797 )( 797 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_cmp_eq0001_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2099 )( 2099 ))
          (PORT ADR2 ( 2243 )( 2243 ))
          (PORT ADR3 ( 2075 )( 2075 ))
          (PORT ADR4 ( 2166 )( 2166 ))
          (PORT ADR5 ( 875 )( 875 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_state_cmp_eq0001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 927 )( 927 ))
          (PORT ADR1 ( 1123 )( 1123 ))
          (PORT ADR2 ( 1096 )( 1096 ))
          (PORT ADR3 ( 994 )( 994 ))
          (PORT ADR4 ( 1347 )( 1347 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2822 )( 2822 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1825 )( 1825 ))
          (PORT ADR1 ( 2111 )( 2111 ))
          (PORT ADR2 ( 867 )( 867 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 2015 )( 2015 ))
          (PORT ADR5 ( 1120 )( 1120 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2820 )( 2820 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_len_o_mux0000_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2117 )( 2117 ))
          (PORT ADR1 ( 2166 )( 2166 ))
          (PORT ADR2 ( 864 )( 864 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1522 )( 1522 ))
          (PORT ADR5 ( 1123 )( 1123 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2809 )( 2809 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 775 )( 775 ))
          (PORT ADR4 ( 288 )( 288 ))
          (PORT ADR5 ( 1060 )( 1060 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2809 )( 2809 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 771 )( 771 ))
          (PORT ADR4 ( 298 )( 298 ))
          (PORT ADR5 ( 790 )( 790 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2809 )( 2809 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 981 )( 981 ))
          (PORT ADR4 ( 851 )( 851 ))
          (PORT ADR5 ( 1117 )( 1117 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2807 )( 2807 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0003_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 984 )( 984 ))
          (PORT ADR4 ( 500 )( 500 ))
          (PORT ADR5 ( 1059 )( 1059 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3084 )( 3084 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1432 )( 1432 ))
          (PORT ADR1 ( 1943 )( 1943 ))
          (PORT ADR2 ( 883 )( 883 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 752 )( 752 ))
          (PORT ADR5 ( 949 )( 949 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3084 )( 3084 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2074 )( 2074 ))
          (PORT ADR1 ( 2150 )( 2150 ))
          (PORT ADR2 ( 322 )( 322 ))
          (PORT ADR3 ( 754 )( 754 ))
          (PORT ADR4 ( 541 )( 541 ))
          (PORT ADR5 ( 705 )( 705 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2962 )( 2962 ))
          (PORT ADR5 ( 2190 )( 2190 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2964 )( 2964 ))
          (PORT ADR5 ( 2220 )( 2220 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_33_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2129 )( 2129 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_33__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2006 )( 2006 ))
          (PORT ADR2 ( 903 )( 903 ))
          (PORT ADR3 ( 1173 )( 1173 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 763 )( 763 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_33)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2404 )( 2404 ))
          (PORT CLK ( 1796 )( 1796 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_33__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2003 )( 2003 ))
          (PORT ADR2 ( 908 )( 908 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 755 )( 755 ))
          (PORT ADR5 ( 759 )( 759 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2555 )( 2555 ))
          (PORT ADR3 ( 744 )( 744 ))
          (PORT ADR4 ( 999 )( 999 ))
          (PORT ADR5 ( 678 )( 678 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2551 )( 2551 ))
          (PORT ADR3 ( 766 )( 766 ))
          (PORT ADR4 ( 1004 )( 1004 ))
          (PORT ADR5 ( 665 )( 665 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_42_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2468 )( 2468 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_42__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1749 )( 1749 ))
          (PORT ADR2 ( 1279 )( 1279 ))
          (PORT ADR3 ( 648 )( 648 ))
          (PORT ADR4 ( 613 )( 613 ))
          (PORT ADR5 ( 389 )( 389 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_42)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2575 )( 2575 ))
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_42__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1745 )( 1745 ))
          (PORT ADR2 ( 1276 )( 1276 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 608 )( 608 ))
          (PORT ADR5 ( 385 )( 385 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_stat_tlp_cpl_ur_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 631 )( 631 ))
          (PORT SRST ( 1910 )( 1910 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_stat_tlp_cpl_abort_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 740 )( 740 ))
          (PORT SRST ( 1908 )( 1908 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_snk_inst_stat_tlp_ep_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1783 )( 1783 ))
          (PORT I ( 815 )( 815 ))
          (PORT SRST ( 1915 )( 1915 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2076 )( 2076 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1618 )( 1618 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1065 )( 1065 ))
          (PORT ADR5 ( 1480 )( 1480 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1746 )( 1746 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 919 )( 919 ))
          (PORT ADR1 ( 872 )( 872 ))
          (PORT ADR2 ( 2321 )( 2321 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2037 )( 2037 ))
          (PORT ADR5 ( 2550 )( 2550 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1746 )( 1746 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 871 )( 871 ))
          (PORT ADR1 ( 933 )( 933 ))
          (PORT ADR2 ( 2324 )( 2324 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 2034 )( 2034 ))
          (PORT ADR5 ( 2553 )( 2553 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_45_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3010 )( 3010 ))
          (PORT ADR5 ( 2046 )( 2046 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_44_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2780 )( 2780 ))
          (PORT ADR5 ( 2919 )( 2919 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_47_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2235 )( 2235 ))
          (PORT ADR5 ( 2848 )( 2848 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_46_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2501 )( 2501 ))
          (PORT ADR5 ( 2625 )( 2625 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_51_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 760 )( 760 ))
          (PORT ADR1 ( 305 )( 305 ))
          (PORT ADR2 ( 2910 )( 2910 ))
          (PORT ADR3 ( 762 )( 762 ))
          (PORT ADR4 ( 2305 )( 2305 ))
          (PORT ADR5 ( 2881 )( 2881 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_50_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 600 )( 600 ))
          (PORT ADR1 ( 309 )( 309 ))
          (PORT ADR2 ( 2907 )( 2907 ))
          (PORT ADR3 ( 763 )( 763 ))
          (PORT ADR4 ( 2303 )( 2303 ))
          (PORT ADR5 ( 2877 )( 2877 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_53_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2621 )( 2621 ))
          (PORT ADR5 ( 3349 )( 3349 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_52_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2032 )( 2032 ))
          (PORT ADR5 ( 3351 )( 3351 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2935 )( 2935 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2351 )( 2351 ))
          (PORT ADR1 ( 2647 )( 2647 ))
          (PORT ADR2 ( 2026 )( 2026 ))
          (PORT ADR3 ( 868 )( 868 ))
          (PORT ADR4 ( 1943 )( 1943 ))
          (PORT ADR5 ( 1084 )( 1084 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2933 )( 2933 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2354 )( 2354 ))
          (PORT ADR1 ( 2646 )( 2646 ))
          (PORT ADR2 ( 2023 )( 2023 ))
          (PORT ADR3 ( 865 )( 865 ))
          (PORT ADR4 ( 1946 )( 1946 ))
          (PORT ADR5 ( 1097 )( 1097 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_55_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1411 )( 1411 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_55__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1599 )( 1599 ))
          (PORT ADR2 ( 1794 )( 1794 ))
          (PORT ADR3 ( 860 )( 860 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 853 )( 853 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_55)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3142 )( 3142 ))
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_55__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1595 )( 1595 ))
          (PORT ADR2 ( 1790 )( 1790 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1146 )( 1146 ))
          (PORT ADR5 ( 850 )( 850 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_49_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1414 )( 1414 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_49__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1603 )( 1603 ))
          (PORT ADR2 ( 1857 )( 1857 ))
          (PORT ADR3 ( 1346 )( 1346 ))
          (PORT ADR4 ( 610 )( 610 ))
          (PORT ADR5 ( 867 )( 867 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_49)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3302 )( 3302 ))
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_49__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1599 )( 1599 ))
          (PORT ADR2 ( 1862 )( 1862 ))
          (PORT ADR3 ( 395 )( 395 ))
          (PORT ADR4 ( 1047 )( 1047 ))
          (PORT ADR5 ( 864 )( 864 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_09_mux0000_10__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 511 )( 511 ))
          (PORT ADR1 ( 1096 )( 1096 ))
          (PORT ADR2 ( 287 )( 287 ))
          (PORT ADR3 ( 1832 )( 1832 ))
          (PORT ADR4 ( 961 )( 961 ))
          (PORT ADR5 ( 2335 )( 2335 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1097 )( 1097 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 3175 )( 3175 ))
          (PORT SRST ( 2929 )( 2929 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1097 )( 1097 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 3784 )( 3784 ))
          (PORT SRST ( 2929 )( 2929 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1097 )( 1097 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 2973 )( 2973 ))
          (PORT SRST ( 2929 )( 2929 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1097 )( 1097 ))
          (PORT CLK ( 1683 )( 1683 ))
          (PORT I ( 2539 )( 2539 ))
          (PORT SRST ( 2927 )( 2927 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_07_mux0000_30_25)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1523 )( 1523 ))
          (PORT ADR4 ( 2251 )( 2251 ))
          (PORT ADR5 ( 2014 )( 2014 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3011 )( 3011 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2381 )( 2381 ))
          (PORT ADR1 ( 1555 )( 1555 ))
          (PORT ADR2 ( 744 )( 744 ))
          (PORT ADR3 ( 771 )( 771 ))
          (PORT ADR4 ( 532 )( 532 ))
          (PORT ADR5 ( 294 )( 294 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1233 )( 1233 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 1888 )( 1888 ))
          (PORT SRST ( 3124 )( 3124 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1233 )( 1233 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2123 )( 2123 ))
          (PORT SRST ( 3124 )( 3124 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1233 )( 1233 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 2978 )( 2978 ))
          (PORT SRST ( 3124 )( 3124 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1233 )( 1233 ))
          (PORT CLK ( 1666 )( 1666 ))
          (PORT I ( 1921 )( 1921 ))
          (PORT SRST ( 3122 )( 3122 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1672 )( 1672 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 676 )( 676 ))
          (PORT SRST ( 3046 )( 3046 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1577 )( 1577 ))
          (PORT ADR1 ( 2309 )( 2309 ))
          (PORT ADR2 ( 1449 )( 1449 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2578 )( 2578 ))
          (PORT ADR5 ( 363 )( 363 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM__and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1075 )( 1075 ))
          (PORT ADR4 ( 389 )( 389 ))
          (PORT ADR5 ( 345 )( 345 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 852 )( 852 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2968 )( 2968 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2357 )( 2357 ))
          (PORT ADR1 ( 495 )( 495 ))
          (PORT ADR2 ( 1424 )( 1424 ))
          (PORT ADR3 ( 405 )( 405 ))
          (PORT ADR4 ( 916 )( 916 ))
          (PORT ADR5 ( 1317 )( 1317 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 852 )( 852 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2965 )( 2965 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2362 )( 2362 ))
          (PORT ADR1 ( 488 )( 488 ))
          (PORT ADR2 ( 1430 )( 1430 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 920 )( 920 ))
          (PORT ADR5 ( 1294 )( 1294 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 543 )( 543 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3148 )( 3148 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 864 )( 864 ))
          (PORT ADR4 ( 382 )( 382 ))
          (PORT ADR5 ( 897 )( 897 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 543 )( 543 ))
          (PORT CLK ( 1832 )( 1832 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3145 )( 3145 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 890 )( 890 ))
          (PORT ADR5 ( 944 )( 944 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 569 )( 569 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3142 )( 3142 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2017 )( 2017 ))
          (PORT ADR1 ( 650 )( 650 ))
          (PORT ADR2 ( 1591 )( 1591 ))
          (PORT ADR3 ( 398 )( 398 ))
          (PORT ADR4 ( 1490 )( 1490 ))
          (PORT ADR5 ( 531 )( 531 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 569 )( 569 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3139 )( 3139 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_be_o_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2021 )( 2021 ))
          (PORT ADR1 ( 656 )( 656 ))
          (PORT ADR2 ( 1596 )( 1596 ))
          (PORT ADR3 ( 408 )( 408 ))
          (PORT ADR4 ( 994 )( 994 ))
          (PORT ADR5 ( 1170 )( 1170 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1874 )( 1874 ))
          (PORT ADR4 ( 1315 )( 1315 ))
          (PORT ADR5 ( 520 )( 520 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1861 )( 1861 ))
          (PORT ADR3 ( 1139 )( 1139 ))
          (PORT ADR4 ( 1304 )( 1304 ))
          (PORT ADR5 ( 519 )( 519 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 717 )( 717 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2984 )( 2984 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1022 )( 1022 ))
          (PORT ADR4 ( 376 )( 376 ))
          (PORT ADR5 ( 512 )( 512 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 717 )( 717 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2981 )( 2981 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1019 )( 1019 ))
          (PORT ADR4 ( 286 )( 286 ))
          (PORT ADR5 ( 1266 )( 1266 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_req_tc_o_not00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1520 )( 1520 ))
          (PORT ADR1 ( 2074 )( 2074 ))
          (PORT ADR2 ( 1138 )( 1138 ))
          (PORT ADR3 ( 1218 )( 1218 ))
          (PORT ADR4 ( 985 )( 985 ))
          (PORT ADR5 ( 1270 )( 1270 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 717 )( 717 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2822 )( 2822 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 863 )( 863 ))
          (PORT ADR1 ( 996 )( 996 ))
          (PORT ADR2 ( 1147 )( 1147 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 1066 )( 1066 ))
          (PORT ADR5 ( 536 )( 536 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 717 )( 717 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2819 )( 2819 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 869 )( 869 ))
          (PORT ADR1 ( 927 )( 927 ))
          (PORT ADR2 ( 1152 )( 1152 ))
          (PORT ADR3 ( 972 )( 972 ))
          (PORT ADR4 ( 1029 )( 1029 ))
          (PORT ADR5 ( 609 )( 609 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1172 )( 1172 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 2970 )( 2970 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 976 )( 976 ))
          (PORT ADR4 ( 885 )( 885 ))
          (PORT ADR5 ( 1952 )( 1952 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1172 )( 1172 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2972 )( 2972 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 975 )( 975 ))
          (PORT ADR4 ( 780 )( 780 ))
          (PORT ADR5 ( 1926 )( 1926 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1172 )( 1172 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2969 )( 2969 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1560 )( 1560 ))
          (PORT ADR4 ( 295 )( 295 ))
          (PORT ADR5 ( 2202 )( 2202 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1172 )( 1172 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2966 )( 2966 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0002_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1565 )( 1565 ))
          (PORT ADR4 ( 382 )( 382 ))
          (PORT ADR5 ( 2348 )( 2348 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_33__SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1177 )( 1177 ))
          (PORT ADR3 ( 750 )( 750 ))
          (PORT ADR4 ( 1085 )( 1085 ))
          (PORT ADR5 ( 799 )( 799 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_23_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2755 )( 2755 ))
          (PORT ADR4 ( 753 )( 753 ))
          (PORT ADR5 ( 1303 )( 1303 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_32_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2405 )( 2405 ))
          (PORT ADR5 ( 777 )( 777 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1837 )( 1837 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3011 )( 3011 ))
          (PORT ADR5 ( 2527 )( 2527 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1837 )( 1837 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3016 )( 3016 ))
          (PORT ADR5 ( 1954 )( 1954 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2978 )( 2978 ))
          (PORT ADR5 ( 2059 )( 2059 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2983 )( 2983 ))
          (PORT ADR5 ( 2535 )( 2535 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_47)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2710 )( 2710 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_47)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT D ( 393 )( 393 ))
          (PORT CE ( 2541 )( 2541 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_45)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2710 )( 2710 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_45)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT D ( 423 )( 423 ))
          (PORT CE ( 2541 )( 2541 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_44)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2710 )( 2710 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_44)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1825 )( 1825 ))
          (PORT D ( 273 )( 273 ))
          (PORT CE ( 2541 )( 2541 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1810 )( 1810 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2739 )( 2739 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1512 )( 1512 ))
          (PORT ADR5 ( 912 )( 912 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1810 )( 1810 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2743 )( 2743 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1520 )( 1520 ))
          (PORT ADR5 ( 922 )( 922 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_47_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2733 )( 2733 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1507 )( 1507 ))
          (PORT ADR5 ( 914 )( 914 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_46_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2737 )( 2737 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 1515 )( 1515 ))
          (PORT ADR5 ( 947 )( 947 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2527 )( 2527 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1579 )( 1579 ))
          (PORT ADR2 ( 1271 )( 1271 ))
          (PORT ADR3 ( 900 )( 900 ))
          (PORT ADR4 ( 1308 )( 1308 ))
          (PORT ADR5 ( 1470 )( 1470 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2524 )( 2524 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1583 )( 1583 ))
          (PORT ADR3 ( 626 )( 626 ))
          (PORT ADR4 ( 1268 )( 1268 ))
          (PORT ADR5 ( 1247 )( 1247 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2966 )( 2966 ))
          (PORT ADR5 ( 2173 )( 2173 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2971 )( 2971 ))
          (PORT ADR5 ( 2047 )( 2047 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_63)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2694 )( 2694 ))
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_63)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1779 )( 1779 ))
          (PORT D ( 571 )( 571 ))
          (PORT CE ( 2525 )( 2525 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_43)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2694 )( 2694 ))
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_43)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1779 )( 1779 ))
          (PORT D ( 424 )( 424 ))
          (PORT CE ( 2525 )( 2525 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_55)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2859 )( 2859 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_55)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1773 )( 1773 ))
          (PORT D ( 274 )( 274 ))
          (PORT CE ( 2690 )( 2690 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2856 )( 2856 ))
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_18)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1767 )( 1767 ))
          (PORT D ( 1884 )( 1884 ))
          (PORT CE ( 2687 )( 2687 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2856 )( 2856 ))
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_25)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1767 )( 1767 ))
          (PORT D ( 2211 )( 2211 ))
          (PORT CE ( 2687 )( 2687 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2856 )( 2856 ))
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_24)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1767 )( 1767 ))
          (PORT D ( 1658 )( 1658 ))
          (PORT CE ( 2687 )( 2687 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2856 )( 2856 ))
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_13)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1767 )( 1767 ))
          (PORT D ( 1791 )( 1791 ))
          (PORT CE ( 2687 )( 2687 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_55_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2295 )( 2295 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 939 )( 939 ))
          (PORT ADR5 ( 1169 )( 1169 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1774 )( 1774 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2288 )( 2288 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 943 )( 943 ))
          (PORT ADR5 ( 1181 )( 1181 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2632 )( 2632 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1179 )( 1179 ))
          (PORT ADR1 ( 2016 )( 2016 ))
          (PORT ADR2 ( 2815 )( 2815 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 310 )( 310 ))
          (PORT ADR5 ( 448 )( 448 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2629 )( 2629 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_0_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1187 )( 1187 ))
          (PORT ADR1 ( 1314 )( 1314 ))
          (PORT ADR2 ( 2820 )( 2820 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 292 )( 292 ))
          (PORT ADR5 ( 452 )( 452 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem36_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem37_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3097 )( 3097 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem36_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3711 )( 3711 ))
          (PORT RADR1 ( 2805 )( 2805 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem37_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3711 )( 3711 ))
          (PORT RADR1 ( 2805 )( 2805 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 3094 )( 3094 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem38_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3387 )( 3387 ))
          (PORT RADR1 ( 2637 )( 2637 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1764 )( 1764 ))
          (PORT I ( 605 )( 605 ))
          (PORT RST ( 3091 )( 3091 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem38_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2619 )( 2619 ))
          (PORT ADR3 ( 1956 )( 1956 ))
          (PORT ADR4 ( 2671 )( 2671 ))
          (PORT ADR5 ( 2559 )( 2559 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3098 )( 3098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1171 )( 1171 ))
          (PORT ADR1 ( 505 )( 505 ))
          (PORT ADR2 ( 2615 )( 2615 ))
          (PORT ADR3 ( 913 )( 913 ))
          (PORT ADR4 ( 781 )( 781 ))
          (PORT ADR5 ( 292 )( 292 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3105 )( 3105 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2677 )( 2677 ))
          (PORT ADR1 ( 2603 )( 2603 ))
          (PORT ADR2 ( 2174 )( 2174 ))
          (PORT ADR3 ( 564 )( 564 ))
          (PORT ADR4 ( 2678 )( 2678 ))
          (PORT ADR5 ( 1553 )( 1553 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3102 )( 3102 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2683 )( 2683 ))
          (PORT ADR1 ( 2596 )( 2596 ))
          (PORT ADR2 ( 2171 )( 2171 ))
          (PORT ADR3 ( 413 )( 413 ))
          (PORT ADR4 ( 2576 )( 2576 ))
          (PORT ADR5 ( 1466 )( 1466 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3486 )( 3486 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_27)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1772 )( 1772 ))
          (PORT D ( 1324 )( 1324 ))
          (PORT CE ( 3317 )( 3317 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3486 )( 3486 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_26)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1772 )( 1772 ))
          (PORT D ( 1225 )( 1225 ))
          (PORT CE ( 3317 )( 3317 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3486 )( 3486 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_17)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1772 )( 1772 ))
          (PORT D ( 1799 )( 1799 ))
          (PORT CE ( 3317 )( 3317 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3486 )( 3486 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_16)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1772 )( 1772 ))
          (PORT D ( 1277 )( 1277 ))
          (PORT CE ( 3317 )( 3317 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem39_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem4_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1796 )( 1796 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3192 )( 3192 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem39_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3100 )( 3100 ))
          (PORT RADR1 ( 2769 )( 2769 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem4_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 3100 )( 3100 ))
          (PORT RADR1 ( 2769 )( 2769 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1796 )( 1796 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 3189 )( 3189 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem40_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1796 )( 1796 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 3186 )( 3186 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem40_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2781 )( 2781 ))
          (PORT RADR1 ( 2609 )( 2609 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2750 )( 2750 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2450 )( 2450 ))
          (PORT ADR1 ( 3186 )( 3186 ))
          (PORT ADR2 ( 1863 )( 1863 ))
          (PORT ADR3 ( 900 )( 900 ))
          (PORT ADR4 ( 2154 )( 2154 ))
          (PORT ADR5 ( 1226 )( 1226 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2747 )( 2747 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2447 )( 2447 ))
          (PORT ADR1 ( 2626 )( 2626 ))
          (PORT ADR2 ( 1856 )( 1856 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 2160 )( 2160 ))
          (PORT ADR5 ( 1675 )( 1675 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 901 )( 901 ))
          (PORT SRST ( 2750 )( 2750 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2690 )( 2690 ))
          (PORT ADR1 ( 2621 )( 2621 ))
          (PORT ADR2 ( 2093 )( 2093 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 2484 )( 2484 ))
          (PORT ADR5 ( 296 )( 296 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1722 )( 1722 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 760 )( 760 ))
          (PORT SRST ( 2960 )( 2960 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2694 )( 2694 ))
          (PORT ADR1 ( 2851 )( 2851 ))
          (PORT ADR2 ( 2106 )( 2106 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 2599 )( 2599 ))
          (PORT ADR5 ( 304 )( 304 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2986 )( 2986 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2651 )( 2651 ))
          (PORT ADR1 ( 1531 )( 1531 ))
          (PORT ADR2 ( 414 )( 414 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 802 )( 802 ))
          (PORT ADR5 ( 311 )( 311 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2988 )( 2988 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2640 )( 2640 ))
          (PORT ADR1 ( 1519 )( 1519 ))
          (PORT ADR2 ( 601 )( 601 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 525 )( 525 ))
          (PORT ADR5 ( 538 )( 538 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2982 )( 2982 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2379 )( 2379 ))
          (PORT ADR1 ( 937 )( 937 ))
          (PORT ADR2 ( 643 )( 643 ))
          (PORT ADR3 ( 626 )( 626 ))
          (PORT ADR4 ( 1115 )( 1115 ))
          (PORT ADR5 ( 390 )( 390 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1235 )( 1235 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 2478 )( 2478 ))
          (PORT SRST ( 3071 )( 3071 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1235 )( 1235 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 1908 )( 1908 ))
          (PORT SRST ( 3073 )( 3073 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1235 )( 1235 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 2372 )( 2372 ))
          (PORT SRST ( 3070 )( 3070 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1235 )( 1235 ))
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 2019 )( 2019 ))
          (PORT SRST ( 3067 )( 3067 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1248 )( 1248 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 1953 )( 1953 ))
          (PORT SRST ( 2983 )( 2983 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1248 )( 1248 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2186 )( 2186 ))
          (PORT SRST ( 2985 )( 2985 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1248 )( 1248 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 1911 )( 1911 ))
          (PORT SRST ( 2982 )( 2982 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1248 )( 1248 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 1764 )( 1764 ))
          (PORT SRST ( 2979 )( 2979 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem17_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1393 )( 1393 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (272)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem18_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 129 )( 129 ))
          (IOPATH RADR1 O ( 125 )( 125 ))
          (IOPATH RADR2 O ( 111 )( 111 ))
          (IOPATH RADR3 O ( 124 )( 124 ))
          (IOPATH RADR4 O ( 129 )( 129 ))
          (IOPATH CLK O ( 1407 )( 1407 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (265)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 53 )( 53 ))
          (PORT RST ( 3099 )( 3099 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem17_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2199 )( 2199 ))
          (PORT RADR1 ( 2357 )( 2357 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 94 )( 94 ))
          (IOPATH RADR1 O ( 94 )( 94 ))
          (IOPATH RADR2 O ( 94 )( 94 ))
          (IOPATH RADR3 O ( 94 )( 94 ))
          (IOPATH RADR4 O ( 94 )( 94 ))
          (IOPATH CLK O ( 1394 )( 1394 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(negedge I) (posedge CLK) (271)(111))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem18_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2199 )( 2199 ))
          (PORT RADR1 ( 2357 )( 2357 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 125 )( 125 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 127 )( 127 ))
          (IOPATH RADR1 O ( 124 )( 124 ))
          (IOPATH RADR2 O ( 108 )( 108 ))
          (IOPATH RADR3 O ( 121 )( 121 ))
          (IOPATH RADR4 O ( 126 )( 126 ))
          (IOPATH CLK O ( 1406 )( 1406 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (466)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 432 )( 432 ))
          (PORT RST ( 3096 )( 3096 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem19_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 135 )( 135 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 131 )( 131 ))
          (IOPATH RADR1 O ( 131 )( 131 ))
          (IOPATH RADR2 O ( 114 )( 114 ))
          (IOPATH RADR3 O ( 125 )( 125 ))
          (IOPATH RADR4 O ( 130 )( 130 ))
          (IOPATH CLK O ( 1399 )( 1399 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_reg_rdata_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1694 )( 1694 ))
          (PORT I ( 29 )( 29 ))
          (PORT RST ( 3093 )( 3093 ))
          (IOPATH CLK O ( 313 )( 313 ))
          (IOPATH RST O ( 703 )( 703 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_cfg_hdr_buf_inst_Mram_mem19_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 2229 )( 2229 ))
          (PORT RADR1 ( 2197 )( 2197 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 406 )( 406 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 45 )( 45 ))
          (IOPATH RADR0 O ( 125 )( 125 ))
          (IOPATH RADR1 O ( 123 )( 123 ))
          (IOPATH RADR2 O ( 107 )( 107 ))
          (IOPATH RADR3 O ( 119 )( 119 ))
          (IOPATH RADR4 O ( 124 )( 124 ))
          (IOPATH CLK O ( 1383 )( 1383 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (2000))
        (SETUPHOLD(posedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (452)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (512)(80))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (487)(90))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (375)(118))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (354)(123))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (232)(122))
        (SETUPHOLD(posedge WE) (posedge CLK) (588)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (588)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1699 )( 1699 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1020 )( 1020 ))
          (PORT SRST ( 3098 )( 3098 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1754 )( 1754 ))
          (PORT ADR1 ( 2471 )( 2471 ))
          (PORT ADR2 ( 1899 )( 1899 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 1860 )( 1860 ))
          (PORT ADR5 ( 776 )( 776 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_9_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 783 )( 783 ))
          (PORT RST ( 2959 )( 2959 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_wr_mem_state_Out01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 623 )( 623 ))
          (PORT ADR5 ( 840 )( 840 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_wr_mem_state_Out11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 706 )( 706 ))
          (PORT ADR5 ( 970 )( 970 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_1_127)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 877 )( 877 ))
          (PORT ADR3 ( 415 )( 415 ))
          (PORT ADR4 ( 625 )( 625 ))
          (PORT ADR5 ( 534 )( 534 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_0_125)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 669 )( 669 ))
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR4 ( 932 )( 932 ))
          (PORT ADR5 ( 883 )( 883 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_32__SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 883 )( 883 ))
          (PORT ADR3 ( 669 )( 669 ))
          (PORT ADR4 ( 979 )( 979 ))
          (PORT ADR5 ( 1354 )( 1354 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2779 )( 2779 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_33_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2503 )( 2503 ))
          (PORT ADR1 ( 1166 )( 1166 ))
          (PORT ADR2 ( 1455 )( 1455 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 568 )( 568 ))
          (PORT ADR5 ( 874 )( 874 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2777 )( 2777 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_32_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2506 )( 2506 ))
          (PORT ADR1 ( 1050 )( 1050 ))
          (PORT ADR2 ( 1458 )( 1458 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 589 )( 589 ))
          (PORT ADR5 ( 871 )( 871 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_31_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2476 )( 2476 ))
          (PORT ADR4 ( 955 )( 955 ))
          (PORT ADR5 ( 1071 )( 1071 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2572 )( 2572 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 966 )( 966 ))
          (PORT ADR2 ( 1801 )( 1801 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1079 )( 1079 ))
          (PORT ADR5 ( 1299 )( 1299 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2572 )( 2572 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1278 )( 1278 ))
          (PORT ADR1 ( 1594 )( 1594 ))
          (PORT ADR2 ( 568 )( 568 ))
          (PORT ADR3 ( 286 )( 286 ))
          (PORT ADR4 ( 986 )( 986 ))
          (PORT ADR5 ( 698 )( 698 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 304 )( 304 ))
          (PORT ADR1 ( 875 )( 875 ))
          (PORT ADR2 ( 2657 )( 2657 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 2358 )( 2358 ))
          (PORT ADR5 ( 2707 )( 2707 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_32_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 762 )( 762 ))
          (PORT ADR1 ( 882 )( 882 ))
          (PORT ADR2 ( 2292 )( 2292 ))
          (PORT ADR3 ( 283 )( 283 ))
          (PORT ADR4 ( 2361 )( 2361 ))
          (PORT ADR5 ( 2706 )( 2706 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_47_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 304 )( 304 ))
          (PORT ADR1 ( 758 )( 758 ))
          (PORT ADR2 ( 1959 )( 1959 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2370 )( 2370 ))
          (PORT ADR5 ( 3050 )( 3050 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_46_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 289 )( 289 ))
          (PORT ADR1 ( 920 )( 920 ))
          (PORT ADR2 ( 1962 )( 1962 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2373 )( 2373 ))
          (PORT ADR5 ( 3052 )( 3052 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_detectedfatal)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1851 )( 1851 ))
          (PORT SRST ( 2811 )( 2811 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2979 )( 2979 ))
          (PORT ADR5 ( 2651 )( 2651 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1773 )( 1773 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2982 )( 2982 ))
          (PORT ADR5 ( 2305 )( 2305 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_55_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 304 )( 304 ))
          (PORT ADR1 ( 1130 )( 1130 ))
          (PORT ADR2 ( 2272 )( 2272 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 2447 )( 2447 ))
          (PORT ADR5 ( 2782 )( 2782 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 394 )( 394 ))
          (PORT ADR1 ( 1137 )( 1137 ))
          (PORT ADR2 ( 2358 )( 2358 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2449 )( 2449 ))
          (PORT ADR5 ( 2785 )( 2785 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_41_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1525 )( 1525 ))
          (PORT ADR2 ( 2163 )( 2163 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1254 )( 1254 ))
          (PORT ADR5 ( 1328 )( 1328 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_40_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1521 )( 1521 ))
          (PORT ADR2 ( 2168 )( 2168 ))
          (PORT ADR3 ( 596 )( 596 ))
          (PORT ADR4 ( 1251 )( 1251 ))
          (PORT ADR5 ( 1237 )( 1237 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2616 )( 2616 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_9_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2730 )( 2730 ))
          (PORT ADR1 ( 690 )( 690 ))
          (PORT ADR2 ( 377 )( 377 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1731 )( 1731 ))
          (PORT ADR5 ( 1140 )( 1140 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1749 )( 1749 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2614 )( 2614 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_8_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2732 )( 2732 ))
          (PORT ADR1 ( 687 )( 687 ))
          (PORT ADR2 ( 394 )( 394 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1734 )( 1734 ))
          (PORT ADR5 ( 1345 )( 1345 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3085 )( 3085 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_11_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2379 )( 2379 ))
          (PORT ADR1 ( 896 )( 896 ))
          (PORT ADR2 ( 871 )( 871 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1651 )( 1651 ))
          (PORT ADR5 ( 290 )( 290 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1758 )( 1758 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3083 )( 3083 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_10_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2382 )( 2382 ))
          (PORT ADR1 ( 895 )( 895 ))
          (PORT ADR2 ( 279 )( 279 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1654 )( 1654 ))
          (PORT ADR5 ( 371 )( 371 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3078 )( 3078 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_13_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2294 )( 2294 ))
          (PORT ADR1 ( 1048 )( 1048 ))
          (PORT ADR2 ( 1405 )( 1405 ))
          (PORT ADR3 ( 286 )( 286 ))
          (PORT ADR4 ( 1257 )( 1257 ))
          (PORT ADR5 ( 592 )( 592 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3076 )( 3076 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_12_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1260 )( 1260 ))
          (PORT ADR2 ( 2293 )( 2293 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1051 )( 1051 ))
          (PORT ADR5 ( 290 )( 290 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_49_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1781 )( 1781 ))
          (PORT ADR5 ( 3101 )( 3101 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_48_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2092 )( 2092 ))
          (PORT ADR5 ( 3406 )( 3406 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3319 )( 3319 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 981 )( 981 ))
          (PORT ADR1 ( 1314 )( 1314 ))
          (PORT ADR2 ( 953 )( 953 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1131 )( 1131 ))
          (PORT ADR5 ( 913 )( 913 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1905 )( 1905 ))
          (PORT CLK ( 1707 )( 1707 ))
          (PORT I ( 2225 )( 2225 ))
          (PORT SRST ( 2947 )( 2947 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1905 )( 1905 ))
          (PORT CLK ( 1707 )( 1707 ))
          (PORT I ( 2644 )( 2644 ))
          (PORT SRST ( 2947 )( 2947 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1905 )( 1905 ))
          (PORT CLK ( 1707 )( 1707 ))
          (PORT I ( 3194 )( 3194 ))
          (PORT SRST ( 2947 )( 2947 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1905 )( 1905 ))
          (PORT CLK ( 1707 )( 1707 ))
          (PORT I ( 1823 )( 1823 ))
          (PORT SRST ( 2945 )( 2945 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1690 )( 1690 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2968 )( 2968 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_63_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 858 )( 858 ))
          (PORT ADR1 ( 1635 )( 1635 ))
          (PORT ADR2 ( 1376 )( 1376 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1571 )( 1571 ))
          (PORT ADR5 ( 739 )( 739 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1251 )( 1251 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 1878 )( 1878 ))
          (PORT SRST ( 2969 )( 2969 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1251 )( 1251 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2800 )( 2800 ))
          (PORT SRST ( 2969 )( 2969 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1251 )( 1251 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 3503 )( 3503 ))
          (PORT SRST ( 2969 )( 2969 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1251 )( 1251 ))
          (PORT CLK ( 1686 )( 1686 ))
          (PORT I ( 2140 )( 2140 ))
          (PORT SRST ( 2967 )( 2967 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1228 )( 1228 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 2054 )( 2054 ))
          (PORT SRST ( 3054 )( 3054 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgladdr_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1228 )( 1228 ))
          (PORT CLK ( 1679 )( 1679 ))
          (PORT I ( 1764 )( 1764 ))
          (PORT SRST ( 3052 )( 3052 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1672 )( 1672 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2966 )( 2966 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2546 )( 2546 ))
          (PORT ADR1 ( 1167 )( 1167 ))
          (PORT ADR2 ( 921 )( 921 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 779 )( 779 ))
          (PORT ADR5 ( 1008 )( 1008 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1672 )( 1672 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2966 )( 2966 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2542 )( 2542 ))
          (PORT ADR1 ( 1172 )( 1172 ))
          (PORT ADR2 ( 1837 )( 1837 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 774 )( 774 ))
          (PORT ADR5 ( 611 )( 611 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1672 )( 1672 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2966 )( 2966 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2752 )( 2752 ))
          (PORT ADR1 ( 1734 )( 1734 ))
          (PORT ADR2 ( 1070 )( 1070 ))
          (PORT ADR3 ( 289 )( 289 ))
          (PORT ADR4 ( 563 )( 563 ))
          (PORT ADR5 ( 899 )( 899 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1672 )( 1672 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2964 )( 2964 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2755 )( 2755 ))
          (PORT ADR1 ( 1736 )( 1736 ))
          (PORT ADR2 ( 472 )( 472 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 566 )( 566 ))
          (PORT ADR5 ( 910 )( 910 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_17__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 850 )( 850 ))
          (PORT ADR1 ( 821 )( 821 ))
          (PORT ADR2 ( 533 )( 533 ))
          (PORT ADR3 ( 2680 )( 2680 ))
          (PORT ADR4 ( 1561 )( 1561 ))
          (PORT ADR5 ( 2709 )( 2709 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1684 )( 1684 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 670 )( 670 ))
          (PORT SRST ( 3085 )( 3085 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1747 )( 1747 ))
          (PORT ADR1 ( 2499 )( 2499 ))
          (PORT ADR2 ( 1707 )( 1707 ))
          (PORT ADR3 ( 366 )( 366 ))
          (PORT ADR4 ( 2412 )( 2412 ))
          (PORT ADR5 ( 579 )( 579 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wren)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1690 )( 1690 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 962 )( 962 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 891 )( 891 ))
          (PORT ADR5 ( 1126 )( 1126 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 677 )( 677 ))
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3141 )( 3141 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 726 )( 726 ))
          (PORT ADR1 ( 1287 )( 1287 ))
          (PORT ADR2 ( 1098 )( 1098 ))
          (PORT ADR3 ( 536 )( 536 ))
          (PORT ADR4 ( 1485 )( 1485 ))
          (PORT ADR5 ( 1184 )( 1184 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 677 )( 677 ))
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3139 )( 3139 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 724 )( 724 ))
          (PORT ADR1 ( 1170 )( 1170 ))
          (PORT ADR2 ( 1104 )( 1104 ))
          (PORT ADR3 ( 687 )( 687 ))
          (PORT ADR4 ( 1009 )( 1009 ))
          (PORT ADR5 ( 1040 )( 1040 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 855 )( 855 ))
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3126 )( 3126 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 721 )( 721 ))
          (PORT ADR1 ( 1645 )( 1645 ))
          (PORT ADR2 ( 1100 )( 1100 ))
          (PORT ADR3 ( 376 )( 376 ))
          (PORT ADR4 ( 1323 )( 1323 ))
          (PORT ADR5 ( 759 )( 759 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 855 )( 855 ))
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3124 )( 3124 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_0_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 981 )( 981 ))
          (PORT ADR1 ( 1442 )( 1442 ))
          (PORT ADR2 ( 1106 )( 1106 ))
          (PORT ADR3 ( 751 )( 751 ))
          (PORT ADR4 ( 975 )( 975 ))
          (PORT ADR5 ( 529 )( 529 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1080 )( 1080 ))
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3173 )( 3173 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 724 )( 724 ))
          (PORT ADR1 ( 1254 )( 1254 ))
          (PORT ADR2 ( 912 )( 912 ))
          (PORT ADR3 ( 1125 )( 1125 ))
          (PORT ADR4 ( 995 )( 995 ))
          (PORT ADR5 ( 1148 )( 1148 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1080 )( 1080 ))
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3171 )( 3171 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 987 )( 987 ))
          (PORT ADR1 ( 1461 )( 1461 ))
          (PORT ADR2 ( 910 )( 910 ))
          (PORT ADR3 ( 523 )( 523 ))
          (PORT ADR4 ( 659 )( 659 ))
          (PORT ADR5 ( 1147 )( 1147 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_4_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 840 )( 840 ))
          (PORT ADR1 ( 680 )( 680 ))
          (PORT ADR2 ( 1233 )( 1233 ))
          (PORT ADR3 ( 1033 )( 1033 ))
          (PORT ADR4 ( 1116 )( 1116 ))
          (PORT ADR5 ( 1273 )( 1273 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3165 )( 3165 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_4_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3179 )( 3179 ))
          (PORT ADR2 ( 577 )( 577 ))
          (PORT ADR3 ( 938 )( 938 ))
          (PORT ADR4 ( 1679 )( 1679 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3165 )( 3165 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2477 )( 2477 ))
          (PORT ADR1 ( 924 )( 924 ))
          (PORT ADR2 ( 830 )( 830 ))
          (PORT ADR3 ( 318 )( 318 ))
          (PORT ADR4 ( 623 )( 623 ))
          (PORT ADR5 ( 578 )( 578 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3163 )( 3163 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2119 )( 2119 ))
          (PORT ADR1 ( 666 )( 666 ))
          (PORT ADR2 ( 839 )( 839 ))
          (PORT ADR3 ( 910 )( 910 ))
          (PORT ADR4 ( 630 )( 630 ))
          (PORT ADR5 ( 576 )( 576 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 931 )( 931 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3006 )( 3006 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1237 )( 1237 ))
          (PORT ADR1 ( 1552 )( 1552 ))
          (PORT ADR2 ( 1059 )( 1059 ))
          (PORT ADR3 ( 374 )( 374 ))
          (PORT ADR4 ( 807 )( 807 ))
          (PORT ADR5 ( 995 )( 995 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 931 )( 931 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3004 )( 3004 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 827 )( 827 ))
          (PORT ADR1 ( 1486 )( 1486 ))
          (PORT ADR2 ( 1057 )( 1057 ))
          (PORT ADR3 ( 728 )( 728 ))
          (PORT ADR4 ( 1176 )( 1176 ))
          (PORT ADR5 ( 841 )( 841 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 925 )( 925 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3151 )( 3151 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 831 )( 831 ))
          (PORT ADR1 ( 1543 )( 1543 ))
          (PORT ADR2 ( 1221 )( 1221 ))
          (PORT ADR3 ( 910 )( 910 ))
          (PORT ADR4 ( 1340 )( 1340 ))
          (PORT ADR5 ( 532 )( 532 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 925 )( 925 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3149 )( 3149 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1033 )( 1033 ))
          (PORT ADR1 ( 914 )( 914 ))
          (PORT ADR2 ( 1338 )( 1338 ))
          (PORT ADR3 ( 984 )( 984 ))
          (PORT ADR4 ( 959 )( 959 ))
          (PORT ADR5 ( 1007 )( 1007 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1254 )( 1254 ))
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3078 )( 3078 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1061 )( 1061 ))
          (PORT ADR1 ( 1398 )( 1398 ))
          (PORT ADR2 ( 1319 )( 1319 ))
          (PORT ADR3 ( 1117 )( 1117 ))
          (PORT ADR4 ( 1187 )( 1187 ))
          (PORT ADR5 ( 380 )( 380 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1254 )( 1254 ))
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3076 )( 3076 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1068 )( 1068 ))
          (PORT ADR1 ( 1203 )( 1203 ))
          (PORT ADR2 ( 1325 )( 1325 ))
          (PORT ADR3 ( 768 )( 768 ))
          (PORT ADR4 ( 631 )( 631 ))
          (PORT ADR5 ( 810 )( 810 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 877 )( 877 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3065 )( 3065 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1386 )( 1386 ))
          (PORT ADR1 ( 965 )( 965 ))
          (PORT ADR2 ( 1134 )( 1134 ))
          (PORT ADR3 ( 1330 )( 1330 ))
          (PORT ADR4 ( 780 )( 780 ))
          (PORT ADR5 ( 1120 )( 1120 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 877 )( 877 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3063 )( 3063 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1395 )( 1395 ))
          (PORT ADR1 ( 712 )( 712 ))
          (PORT ADR2 ( 1160 )( 1160 ))
          (PORT ADR3 ( 1537 )( 1537 ))
          (PORT ADR4 ( 825 )( 825 ))
          (PORT ADR5 ( 758 )( 758 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_9_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1236 )( 1236 ))
          (PORT ADR1 ( 1070 )( 1070 ))
          (PORT ADR2 ( 978 )( 978 ))
          (PORT ADR3 ( 1273 )( 1273 ))
          (PORT ADR4 ( 862 )( 862 ))
          (PORT ADR5 ( 1195 )( 1195 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3370 )( 3370 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_9_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2867 )( 2867 ))
          (PORT ADR2 ( 950 )( 950 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1327 )( 1327 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_12_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1510 )( 1510 ))
          (PORT ADR1 ( 1237 )( 1237 ))
          (PORT ADR2 ( 478 )( 478 ))
          (PORT ADR3 ( 802 )( 802 ))
          (PORT ADR4 ( 1512 )( 1512 ))
          (PORT ADR5 ( 1037 )( 1037 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2942 )( 2942 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_12_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2271 )( 2271 ))
          (PORT ADR2 ( 1574 )( 1574 ))
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR4 ( 1581 )( 1581 ))
          (PORT ADR5 ( 772 )( 772 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_compl_done_o)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3385 )( 3385 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_compl_done_o_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1163 )( 1163 ))
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR4 ( 1339 )( 1339 ))
          (PORT ADR5 ( 2096 )( 2096 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_16_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1618 )( 1618 ))
          (PORT ADR1 ( 1635 )( 1635 ))
          (PORT ADR2 ( 1118 )( 1118 ))
          (PORT ADR3 ( 576 )( 576 ))
          (PORT ADR4 ( 1003 )( 1003 ))
          (PORT ADR5 ( 995 )( 995 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3383 )( 3383 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_16_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 790 )( 790 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1256 )( 1256 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_17_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1619 )( 1619 ))
          (PORT ADR1 ( 1594 )( 1594 ))
          (PORT ADR2 ( 860 )( 860 ))
          (PORT ADR3 ( 1343 )( 1343 ))
          (PORT ADR4 ( 813 )( 813 ))
          (PORT ADR5 ( 759 )( 759 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3128 )( 3128 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_17_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1231 )( 1231 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1073 )( 1073 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_3_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1624 )( 1624 ))
          (PORT ADR1 ( 1730 )( 1730 ))
          (PORT ADR2 ( 1125 )( 1125 ))
          (PORT ADR3 ( 893 )( 893 ))
          (PORT ADR4 ( 1386 )( 1386 ))
          (PORT ADR5 ( 776 )( 776 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1859 )( 1859 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2987 )( 2987 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_3_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2554 )( 2554 ))
          (PORT ADR2 ( 1214 )( 1214 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 1149 )( 1149 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2995 )( 2995 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1811 )( 1811 ))
          (PORT ADR1 ( 1473 )( 1473 ))
          (PORT ADR2 ( 342 )( 342 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1284 )( 1284 ))
          (PORT ADR5 ( 712 )( 712 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2995 )( 2995 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1348 )( 1348 ))
          (PORT ADR1 ( 1000 )( 1000 ))
          (PORT ADR2 ( 927 )( 927 ))
          (PORT ADR3 ( 316 )( 316 ))
          (PORT ADR4 ( 1026 )( 1026 ))
          (PORT ADR5 ( 927 )( 927 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3013 )( 3013 ))
          (PORT ADR5 ( 2368 )( 2368 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3019 )( 3019 ))
          (PORT ADR5 ( 2140 )( 2140 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_35)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2230 )( 2230 ))
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3104 )( 3104 ))
          (PORT ADR1 ( 644 )( 644 ))
          (PORT ADR2 ( 1154 )( 1154 ))
          (PORT ADR3 ( 2240 )( 2240 ))
          (PORT ADR4 ( 1235 )( 1235 ))
          (PORT ADR5 ( 548 )( 548 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_34)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2230 )( 2230 ))
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3111 )( 3111 ))
          (PORT ADR1 ( 1058 )( 1058 ))
          (PORT ADR2 ( 1159 )( 1159 ))
          (PORT ADR3 ( 2246 )( 2246 ))
          (PORT ADR4 ( 1244 )( 1244 ))
          (PORT ADR5 ( 498 )( 498 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_40_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2138 )( 2138 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_40__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2127 )( 2127 ))
          (PORT ADR2 ( 1189 )( 1189 ))
          (PORT ADR3 ( 1320 )( 1320 ))
          (PORT ADR4 ( 346 )( 346 ))
          (PORT ADR5 ( 885 )( 885 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_40)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2291 )( 2291 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_40__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2116 )( 2116 ))
          (PORT ADR2 ( 963 )( 963 ))
          (PORT ADR3 ( 345 )( 345 ))
          (PORT ADR4 ( 914 )( 914 ))
          (PORT ADR5 ( 873 )( 873 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_41_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2463 )( 2463 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_41__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2056 )( 2056 ))
          (PORT ADR2 ( 1342 )( 1342 ))
          (PORT ADR3 ( 1330 )( 1330 ))
          (PORT ADR4 ( 349 )( 349 ))
          (PORT ADR5 ( 411 )( 411 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_41)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2288 )( 2288 ))
          (PORT CLK ( 1812 )( 1812 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_41__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2044 )( 2044 ))
          (PORT ADR2 ( 891 )( 891 ))
          (PORT ADR3 ( 348 )( 348 ))
          (PORT ADR4 ( 871 )( 871 ))
          (PORT ADR5 ( 637 )( 637 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_43_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2138 )( 2138 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1611 )( 1611 ))
          (PORT ADR5 ( 951 )( 951 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_42_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2132 )( 2132 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1617 )( 1617 ))
          (PORT ADR5 ( 810 )( 810 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_receivedmasterabort)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 630 )( 630 ))
          (PORT SRST ( 2728 )( 2728 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_receivedtargetabort)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1806 )( 1806 ))
          (PORT I ( 465 )( 465 ))
          (PORT SRST ( 2726 )( 2726 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2670 )( 2670 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_35_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1856 )( 1856 ))
          (PORT ADR2 ( 2888 )( 2888 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1033 )( 1033 ))
          (PORT ADR5 ( 1549 )( 1549 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2668 )( 2668 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_34_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1861 )( 1861 ))
          (PORT ADR2 ( 2894 )( 2894 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1027 )( 1027 ))
          (PORT ADR5 ( 1721 )( 1721 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2364 )( 2364 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_58_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2090 )( 2090 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 689 )( 689 ))
          (PORT ADR5 ( 1364 )( 1364 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2362 )( 2362 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2096 )( 2096 ))
          (PORT ADR2 ( 694 )( 694 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1330 )( 1330 ))
          (PORT ADR5 ( 1780 )( 1780 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2811 )( 2811 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_37_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1700 )( 1700 ))
          (PORT ADR2 ( 2812 )( 2812 ))
          (PORT ADR3 ( 895 )( 895 ))
          (PORT ADR4 ( 1100 )( 1100 ))
          (PORT ADR5 ( 847 )( 847 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2809 )( 2809 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_36_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1705 )( 1705 ))
          (PORT ADR2 ( 2821 )( 2821 ))
          (PORT ADR3 ( 906 )( 906 ))
          (PORT ADR4 ( 1098 )( 1098 ))
          (PORT ADR5 ( 1049 )( 1049 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 789 )( 789 ))
          (PORT ADR1 ( 541 )( 541 ))
          (PORT ADR2 ( 2518 )( 2518 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 2389 )( 2389 ))
          (PORT ADR5 ( 3393 )( 3393 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1781 )( 1781 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 309 )( 309 ))
          (PORT ADR1 ( 699 )( 699 ))
          (PORT ADR2 ( 2840 )( 2840 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 2396 )( 2396 ))
          (PORT ADR5 ( 3399 )( 3399 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_49_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2605 )( 2605 ))
          (PORT ADR3 ( 414 )( 414 ))
          (PORT ADR4 ( 1439 )( 1439 ))
          (PORT ADR5 ( 726 )( 726 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_48_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2593 )( 2593 ))
          (PORT ADR3 ( 341 )( 341 ))
          (PORT ADR4 ( 1428 )( 1428 ))
          (PORT ADR5 ( 695 )( 695 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_63)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1407 )( 1407 ))
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2014 )( 2014 ))
          (PORT ADR1 ( 1455 )( 1455 ))
          (PORT ADR2 ( 1405 )( 1405 ))
          (PORT ADR3 ( 852 )( 852 ))
          (PORT ADR4 ( 2527 )( 2527 ))
          (PORT ADR5 ( 944 )( 944 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_62)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1407 )( 1407 ))
          (PORT CLK ( 1797 )( 1797 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2008 )( 2008 ))
          (PORT ADR1 ( 1023 )( 1023 ))
          (PORT ADR2 ( 1412 )( 1412 ))
          (PORT ADR3 ( 850 )( 850 ))
          (PORT ADR4 ( 2533 )( 2533 ))
          (PORT ADR5 ( 1345 )( 1345 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 853 )( 853 ))
          (PORT SRST ( 2976 )( 2976 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_11_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2833 )( 2833 ))
          (PORT ADR1 ( 2963 )( 2963 ))
          (PORT ADR2 ( 2242 )( 2242 ))
          (PORT ADR3 ( 297 )( 297 ))
          (PORT ADR4 ( 2631 )( 2631 ))
          (PORT ADR5 ( 389 )( 389 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2997 )( 2997 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2620 )( 2620 ))
          (PORT ADR1 ( 1324 )( 1324 ))
          (PORT ADR2 ( 385 )( 385 ))
          (PORT ADR3 ( 895 )( 895 ))
          (PORT ADR4 ( 496 )( 496 ))
          (PORT ADR5 ( 944 )( 944 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2995 )( 2995 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2627 )( 2627 ))
          (PORT ADR1 ( 1322 )( 1322 ))
          (PORT ADR2 ( 1049 )( 1049 ))
          (PORT ADR3 ( 406 )( 406 ))
          (PORT ADR4 ( 490 )( 490 ))
          (PORT ADR5 ( 796 )( 796 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_mgt_reset_n1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2584 )( 2584 ))
          (PORT ADR4 ( 2577 )( 2577 ))
          (PORT ADR5 ( 1967 )( 1967 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_60_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2490 )( 2490 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_60_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1671 )( 1671 ))
          (PORT ADR1 ( 350 )( 350 ))
          (PORT ADR2 ( 1475 )( 1475 ))
          (PORT ADR3 ( 1058 )( 1058 ))
          (PORT ADR4 ( 651 )( 651 ))
          (PORT ADR5 ( 828 )( 828 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1701 )( 1701 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3039 )( 3039 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_60_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1462 )( 1462 ))
          (PORT ADR2 ( 1658 )( 1658 ))
          (PORT ADR3 ( 349 )( 349 ))
          (PORT ADR4 ( 832 )( 832 ))
          (PORT ADR5 ( 1046 )( 1046 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1404 )( 1404 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 2249 )( 2249 ))
          (PORT SRST ( 3044 )( 3044 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1404 )( 1404 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 2095 )( 2095 ))
          (PORT SRST ( 3044 )( 3044 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1404 )( 1404 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 1936 )( 1936 ))
          (PORT SRST ( 3044 )( 3044 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msguaddr_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1404 )( 1404 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 2279 )( 2279 ))
          (PORT SRST ( 3042 )( 3042 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3114 )( 3114 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1027 )( 1027 ))
          (PORT ADR4 ( 361 )( 361 ))
          (PORT ADR5 ( 431 )( 431 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 835 )( 835 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3112 )( 3112 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 552 )( 552 ))
          (PORT ADR4 ( 749 )( 749 ))
          (PORT ADR5 ( 1037 )( 1037 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 828 )( 828 ))
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3099 )( 3099 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 958 )( 958 ))
          (PORT ADR1 ( 1595 )( 1595 ))
          (PORT ADR2 ( 762 )( 762 ))
          (PORT ADR3 ( 717 )( 717 ))
          (PORT ADR4 ( 1482 )( 1482 ))
          (PORT ADR5 ( 551 )( 551 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 828 )( 828 ))
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3097 )( 3097 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 961 )( 961 ))
          (PORT ADR1 ( 1172 )( 1172 ))
          (PORT ADR2 ( 1069 )( 1069 ))
          (PORT ADR3 ( 654 )( 654 ))
          (PORT ADR4 ( 967 )( 967 ))
          (PORT ADR5 ( 963 )( 963 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1053 )( 1053 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3146 )( 3146 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 964 )( 964 ))
          (PORT ADR1 ( 1164 )( 1164 ))
          (PORT ADR2 ( 1292 )( 1292 ))
          (PORT ADR3 ( 446 )( 446 ))
          (PORT ADR4 ( 798 )( 798 ))
          (PORT ADR5 ( 1214 )( 1214 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1053 )( 1053 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3144 )( 3144 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 967 )( 967 ))
          (PORT ADR1 ( 1050 )( 1050 ))
          (PORT ADR2 ( 892 )( 892 ))
          (PORT ADR3 ( 1313 )( 1313 ))
          (PORT ADR4 ( 1382 )( 1382 ))
          (PORT ADR5 ( 362 )( 362 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 865 )( 865 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3138 )( 3138 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 834 )( 834 ))
          (PORT ADR4 ( 288 )( 288 ))
          (PORT ADR5 ( 586 )( 586 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 865 )( 865 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3136 )( 3136 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0001_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 833 )( 833 ))
          (PORT ADR4 ( 285 )( 285 ))
          (PORT ADR5 ( 956 )( 956 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 904 )( 904 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2979 )( 2979 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1221 )( 1221 ))
          (PORT ADR1 ( 1745 )( 1745 ))
          (PORT ADR2 ( 1199 )( 1199 ))
          (PORT ADR3 ( 517 )( 517 ))
          (PORT ADR4 ( 1279 )( 1279 ))
          (PORT ADR5 ( 595 )( 595 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 904 )( 904 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2977 )( 2977 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1224 )( 1224 ))
          (PORT ADR1 ( 982 )( 982 ))
          (PORT ADR2 ( 1202 )( 1202 ))
          (PORT ADR3 ( 1588 )( 1588 ))
          (PORT ADR4 ( 563 )( 563 ))
          (PORT ADR5 ( 581 )( 581 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 898 )( 898 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3124 )( 3124 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1010 )( 1010 ))
          (PORT ADR1 ( 1033 )( 1033 ))
          (PORT ADR2 ( 1299 )( 1299 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 1007 )( 1007 ))
          (PORT ADR5 ( 525 )( 525 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 898 )( 898 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3122 )( 3122 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1345 )( 1345 ))
          (PORT ADR1 ( 793 )( 793 ))
          (PORT ADR2 ( 1301 )( 1301 ))
          (PORT ADR3 ( 965 )( 965 ))
          (PORT ADR4 ( 812 )( 812 ))
          (PORT ADR5 ( 802 )( 802 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1227 )( 1227 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3051 )( 3051 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1045 )( 1045 ))
          (PORT ADR1 ( 946 )( 946 ))
          (PORT ADR2 ( 1286 )( 1286 ))
          (PORT ADR3 ( 1324 )( 1324 ))
          (PORT ADR4 ( 766 )( 766 ))
          (PORT ADR5 ( 756 )( 756 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1227 )( 1227 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3049 )( 3049 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1048 )( 1048 ))
          (PORT ADR1 ( 847 )( 847 ))
          (PORT ADR2 ( 1288 )( 1288 ))
          (PORT ADR3 ( 1494 )( 1494 ))
          (PORT ADR4 ( 508 )( 508 ))
          (PORT ADR5 ( 740 )( 740 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2968 )( 2968 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1294 )( 1294 ))
          (PORT ADR1 ( 1148 )( 1148 ))
          (PORT ADR2 ( 894 )( 894 ))
          (PORT ADR3 ( 286 )( 286 ))
          (PORT ADR4 ( 1007 )( 1007 ))
          (PORT ADR5 ( 911 )( 911 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2966 )( 2966 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1398 )( 1398 ))
          (PORT ADR1 ( 1253 )( 1253 ))
          (PORT ADR2 ( 896 )( 896 ))
          (PORT ADR3 ( 375 )( 375 ))
          (PORT ADR4 ( 1006 )( 1006 ))
          (PORT ADR5 ( 914 )( 914 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_35_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2181 )( 2181 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_35__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1989 )( 1989 ))
          (PORT ADR2 ( 1407 )( 1407 ))
          (PORT ADR3 ( 777 )( 777 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 297 )( 297 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_35)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2323 )( 2323 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_35__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1854 )( 1854 ))
          (PORT ADR2 ( 1404 )( 1404 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1101 )( 1101 ))
          (PORT ADR5 ( 610 )( 610 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_41)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2374 )( 2374 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2874 )( 2874 ))
          (PORT ADR1 ( 1013 )( 1013 ))
          (PORT ADR2 ( 1474 )( 1474 ))
          (PORT ADR3 ( 1332 )( 1332 ))
          (PORT ADR4 ( 665 )( 665 ))
          (PORT ADR5 ( 1539 )( 1539 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_40)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2374 )( 2374 ))
          (PORT CLK ( 1785 )( 1785 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2765 )( 2765 ))
          (PORT ADR1 ( 1055 )( 1055 ))
          (PORT ADR2 ( 1570 )( 1570 ))
          (PORT ADR3 ( 1329 )( 1329 ))
          (PORT ADR4 ( 1054 )( 1054 ))
          (PORT ADR5 ( 1280 )( 1280 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_43_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 864 )( 864 ))
          (PORT ADR1 ( 682 )( 682 ))
          (PORT ADR2 ( 2316 )( 2316 ))
          (PORT ADR3 ( 372 )( 372 ))
          (PORT ADR4 ( 2237 )( 2237 ))
          (PORT ADR5 ( 3105 )( 3105 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1782 )( 1782 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_42_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 757 )( 757 ))
          (PORT ADR1 ( 787 )( 787 ))
          (PORT ADR2 ( 2105 )( 2105 ))
          (PORT ADR3 ( 286 )( 286 ))
          (PORT ADR4 ( 2799 )( 2799 ))
          (PORT ADR5 ( 2861 )( 2861 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2765 )( 2765 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_15_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2641 )( 2641 ))
          (PORT ADR1 ( 507 )( 507 ))
          (PORT ADR2 ( 1051 )( 1051 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1818 )( 1818 ))
          (PORT ADR5 ( 1240 )( 1240 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1745 )( 1745 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2763 )( 2763 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_14_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1821 )( 1821 ))
          (PORT ADR2 ( 2643 )( 2643 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1053 )( 1053 ))
          (PORT ADR5 ( 722 )( 722 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_63_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2539 )( 2539 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1167 )( 1167 ))
          (PORT ADR5 ( 527 )( 527 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_62_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2541 )( 2541 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1170 )( 1170 ))
          (PORT ADR5 ( 683 )( 683 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1760 )( 1760 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3228 )( 3228 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_06_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1250 )( 1250 ))
          (PORT ADR1 ( 1202 )( 1202 ))
          (PORT ADR2 ( 2835 )( 2835 ))
          (PORT ADR3 ( 361 )( 361 ))
          (PORT ADR4 ( 690 )( 690 ))
          (PORT ADR5 ( 667 )( 667 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_49_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 600 )( 600 ))
          (PORT ADR1 ( 935 )( 935 ))
          (PORT ADR2 ( 2725 )( 2725 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 2803 )( 2803 ))
          (PORT ADR5 ( 1771 )( 1771 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1765 )( 1765 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_48_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 801 )( 801 ))
          (PORT ADR1 ( 914 )( 914 ))
          (PORT ADR2 ( 2724 )( 2724 ))
          (PORT ADR3 ( 299 )( 299 ))
          (PORT ADR4 ( 2805 )( 2805 ))
          (PORT ADR5 ( 1686 )( 1686 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_63_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1086 )( 1086 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_63__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1104 )( 1104 ))
          (PORT ADR2 ( 1859 )( 1859 ))
          (PORT ADR3 ( 1152 )( 1152 ))
          (PORT ADR4 ( 403 )( 403 ))
          (PORT ADR5 ( 867 )( 867 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_63)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3466 )( 3466 ))
          (PORT CLK ( 1770 )( 1770 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_63__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1099 )( 1099 ))
          (PORT ADR2 ( 1864 )( 1864 ))
          (PORT ADR3 ( 399 )( 399 ))
          (PORT ADR4 ( 1186 )( 1186 ))
          (PORT ADR5 ( 607 )( 607 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_62_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1654 )( 1654 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_62_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1258 )( 1258 ))
          (PORT ADR1 ( 609 )( 609 ))
          (PORT ADR2 ( 567 )( 567 ))
          (PORT ADR3 ( 879 )( 879 ))
          (PORT ADR4 ( 980 )( 980 ))
          (PORT ADR5 ( 1112 )( 1112 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2759 )( 2759 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_62_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 572 )( 572 ))
          (PORT ADR2 ( 1254 )( 1254 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 977 )( 977 ))
          (PORT ADR5 ( 779 )( 779 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3240 )( 3240 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2680 )( 2680 ))
          (PORT ADR1 ( 802 )( 802 ))
          (PORT ADR2 ( 746 )( 746 ))
          (PORT ADR3 ( 286 )( 286 ))
          (PORT ADR4 ( 608 )( 608 ))
          (PORT ADR5 ( 732 )( 732 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1696 )( 1696 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3238 )( 3238 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2682 )( 2682 ))
          (PORT ADR1 ( 801 )( 801 ))
          (PORT ADR2 ( 464 )( 464 ))
          (PORT ADR3 ( 789 )( 789 ))
          (PORT ADR4 ( 611 )( 611 ))
          (PORT ADR5 ( 1060 )( 1060 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_trn_lnk_up_n1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 886 )( 886 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_rst_n_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 518 )( 518 ))
          (PORT ADR5 ( 146 )( 146 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1257 )( 1257 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2471 )( 2471 ))
          (PORT SRST ( 2970 )( 2970 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1257 )( 1257 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 2293 )( 2293 ))
          (PORT SRST ( 2970 )( 2970 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1257 )( 1257 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 1222 )( 1222 ))
          (PORT SRST ( 2970 )( 2970 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_msgdata_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1257 )( 1257 ))
          (PORT CLK ( 1687 )( 1687 ))
          (PORT I ( 1409 )( 1409 ))
          (PORT SRST ( 2968 )( 2968 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1674 )( 1674 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 840 )( 840 ))
          (PORT SRST ( 3032 )( 3032 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2238 )( 2238 ))
          (PORT ADR1 ( 2333 )( 2333 ))
          (PORT ADR2 ( 1884 )( 1884 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 2431 )( 2431 ))
          (PORT ADR5 ( 439 )( 439 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1674 )( 1674 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 939 )( 939 ))
          (PORT SRST ( 3010 )( 3010 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_mux0000_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1732 )( 1732 ))
          (PORT ADR2 ( 2609 )( 2609 ))
          (PORT ADR3 ( 952 )( 952 ))
          (PORT ADR4 ( 1680 )( 1680 ))
          (PORT ADR5 ( 1985 )( 1985 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1681 )( 1681 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 922 )( 922 ))
          (PORT SRST ( 3015 )( 3015 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1704 )( 1704 ))
          (PORT ADR1 ( 2585 )( 2585 ))
          (PORT ADR2 ( 1933 )( 1933 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1682 )( 1682 ))
          (PORT ADR5 ( 751 )( 751 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 957 )( 957 ))
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3563 )( 3563 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 410 )( 410 ))
          (PORT ADR4 ( 640 )( 640 ))
          (PORT ADR5 ( 784 )( 784 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 957 )( 957 ))
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3560 )( 3560 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 414 )( 414 ))
          (PORT ADR4 ( 723 )( 723 ))
          (PORT ADR5 ( 310 )( 310 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 810 )( 810 ))
          (PORT CLK ( 1885 )( 1885 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3562 )( 3562 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 554 )( 554 ))
          (PORT ADR4 ( 790 )( 790 ))
          (PORT ADR5 ( 315 )( 315 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 810 )( 810 ))
          (PORT CLK ( 1885 )( 1885 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3559 )( 3559 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 551 )( 551 ))
          (PORT ADR4 ( 1080 )( 1080 ))
          (PORT ADR5 ( 402 )( 402 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_1_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1420 )( 1420 ))
          (PORT ADR1 ( 722 )( 722 ))
          (PORT ADR2 ( 1153 )( 1153 ))
          (PORT ADR3 ( 1240 )( 1240 ))
          (PORT ADR4 ( 961 )( 961 ))
          (PORT ADR5 ( 1411 )( 1411 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2888 )( 2888 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_1_144)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1717 )( 1717 ))
          (PORT ADR1 ( 1191 )( 1191 ))
          (PORT ADR2 ( 538 )( 538 ))
          (PORT ADR3 ( 1277 )( 1277 ))
          (PORT ADR4 ( 1831 )( 1831 ))
          (PORT ADR5 ( 834 )( 834 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2885 )( 2885 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1775 )( 1775 ))
          (PORT ADR1 ( 1311 )( 1311 ))
          (PORT ADR2 ( 1262 )( 1262 ))
          (PORT ADR3 ( 562 )( 562 ))
          (PORT ADR4 ( 1052 )( 1052 ))
          (PORT ADR5 ( 794 )( 794 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2882 )( 2882 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1325 )( 1325 ))
          (PORT ADR1 ( 1666 )( 1666 ))
          (PORT ADR2 ( 1270 )( 1270 ))
          (PORT ADR3 ( 415 )( 415 ))
          (PORT ADR4 ( 1058 )( 1058 ))
          (PORT ADR5 ( 787 )( 787 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 994 )( 994 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3081 )( 3081 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1325 )( 1325 ))
          (PORT ADR1 ( 1263 )( 1263 ))
          (PORT ADR2 ( 1630 )( 1630 ))
          (PORT ADR3 ( 784 )( 784 ))
          (PORT ADR4 ( 1311 )( 1311 ))
          (PORT ADR5 ( 1109 )( 1109 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 994 )( 994 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3078 )( 3078 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1331 )( 1331 ))
          (PORT ADR1 ( 1460 )( 1460 ))
          (PORT ADR2 ( 1635 )( 1635 ))
          (PORT ADR3 ( 788 )( 788 ))
          (PORT ADR4 ( 927 )( 927 ))
          (PORT ADR5 ( 849 )( 849 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1174 )( 1174 ))
          (PORT CLK ( 1859 )( 1859 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 3155 )( 3155 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1052 )( 1052 ))
          (PORT ADR1 ( 1581 )( 1581 ))
          (PORT ADR2 ( 1704 )( 1704 ))
          (PORT ADR3 ( 1075 )( 1075 ))
          (PORT ADR4 ( 779 )( 779 ))
          (PORT ADR5 ( 780 )( 780 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_pre_wr_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1174 )( 1174 ))
          (PORT CLK ( 1859 )( 1859 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3157 )( 3157 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1051 )( 1051 ))
          (PORT ADR1 ( 1489 )( 1489 ))
          (PORT ADR2 ( 1693 )( 1693 ))
          (PORT ADR3 ( 1040 )( 1040 ))
          (PORT ADR4 ( 923 )( 923 ))
          (PORT ADR5 ( 707 )( 707 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_13_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1247 )( 1247 ))
          (PORT ADR1 ( 1368 )( 1368 ))
          (PORT ADR2 ( 863 )( 863 ))
          (PORT ADR3 ( 1235 )( 1235 ))
          (PORT ADR4 ( 975 )( 975 ))
          (PORT ADR5 ( 1314 )( 1314 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3127 )( 3127 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_13_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3221 )( 3221 ))
          (PORT ADR2 ( 1377 )( 1377 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 1412 )( 1412 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_2_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1561 )( 1561 ))
          (PORT ADR1 ( 1625 )( 1625 ))
          (PORT ADR2 ( 474 )( 474 ))
          (PORT ADR3 ( 1424 )( 1424 ))
          (PORT ADR4 ( 1082 )( 1082 ))
          (PORT ADR5 ( 1409 )( 1409 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3440 )( 3440 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_2_100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1349 )( 1349 ))
          (PORT ADR1 ( 1670 )( 1670 ))
          (PORT ADR2 ( 676 )( 676 ))
          (PORT ADR3 ( 634 )( 634 ))
          (PORT ADR4 ( 1299 )( 1299 ))
          (PORT ADR5 ( 607 )( 607 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_10_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1812 )( 1812 ))
          (PORT ADR1 ( 1432 )( 1432 ))
          (PORT ADR2 ( 1196 )( 1196 ))
          (PORT ADR3 ( 1072 )( 1072 ))
          (PORT ADR4 ( 1491 )( 1491 ))
          (PORT ADR5 ( 801 )( 801 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3765 )( 3765 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_10_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2578 )( 2578 ))
          (PORT ADR2 ( 1715 )( 1715 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1160 )( 1160 ))
          (PORT ADR5 ( 920 )( 920 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_5_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1677 )( 1677 ))
          (PORT ADR1 ( 1634 )( 1634 ))
          (PORT ADR2 ( 1033 )( 1033 ))
          (PORT ADR3 ( 1222 )( 1222 ))
          (PORT ADR4 ( 1066 )( 1066 ))
          (PORT ADR5 ( 1301 )( 1301 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3759 )( 3759 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_5_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3168 )( 3168 ))
          (PORT ADR2 ( 1183 )( 1183 ))
          (PORT ADR3 ( 618 )( 618 ))
          (PORT ADR4 ( 578 )( 578 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_24_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2164 )( 2164 ))
          (PORT ADR1 ( 1649 )( 1649 ))
          (PORT ADR2 ( 926 )( 926 ))
          (PORT ADR3 ( 1831 )( 1831 ))
          (PORT ADR4 ( 1619 )( 1619 ))
          (PORT ADR5 ( 633 )( 633 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3762 )( 3762 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_24_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3354 )( 3354 ))
          (PORT ADR1 ( 1055 )( 1055 ))
          (PORT ADR2 ( 858 )( 858 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1403 )( 1403 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_25_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1895 )( 1895 ))
          (PORT ADR1 ( 1851 )( 1851 ))
          (PORT ADR2 ( 943 )( 943 ))
          (PORT ADR3 ( 919 )( 919 ))
          (PORT ADR4 ( 846 )( 846 ))
          (PORT ADR5 ( 1244 )( 1244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3756 )( 3756 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_25_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2370 )( 2370 ))
          (PORT ADR1 ( 794 )( 794 ))
          (PORT ADR2 ( 651 )( 651 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 1624 )( 1624 ))
          (PORT ADR5 ( 831 )( 831 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_15_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1900 )( 1900 ))
          (PORT ADR1 ( 2181 )( 2181 ))
          (PORT ADR2 ( 926 )( 926 ))
          (PORT ADR3 ( 1252 )( 1252 ))
          (PORT ADR4 ( 845 )( 845 ))
          (PORT ADR5 ( 944 )( 944 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3750 )( 3750 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_15_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2953 )( 2953 ))
          (PORT ADR2 ( 2135 )( 2135 ))
          (PORT ADR3 ( 626 )( 626 ))
          (PORT ADR4 ( 987 )( 987 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_26_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2207 )( 2207 ))
          (PORT ADR1 ( 2183 )( 2183 ))
          (PORT ADR2 ( 891 )( 891 ))
          (PORT ADR3 ( 973 )( 973 ))
          (PORT ADR4 ( 1122 )( 1122 ))
          (PORT ADR5 ( 1130 )( 1130 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3037 )( 3037 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_26_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2152 )( 2152 ))
          (PORT ADR1 ( 1037 )( 1037 ))
          (PORT ADR2 ( 1031 )( 1031 ))
          (PORT ADR3 ( 911 )( 911 ))
          (PORT ADR4 ( 1446 )( 1446 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_31_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2320 )( 2320 ))
          (PORT ADR1 ( 1988 )( 1988 ))
          (PORT ADR2 ( 631 )( 631 ))
          (PORT ADR3 ( 1102 )( 1102 ))
          (PORT ADR4 ( 1748 )( 1748 ))
          (PORT ADR5 ( 933 )( 933 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3040 )( 3040 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_31_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2322 )( 2322 ))
          (PORT ADR1 ( 1028 )( 1028 ))
          (PORT ADR2 ( 1311 )( 1311 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1415 )( 1415 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_22_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2051 )( 2051 ))
          (PORT ADR1 ( 2190 )( 2190 ))
          (PORT ADR2 ( 1361 )( 1361 ))
          (PORT ADR3 ( 1130 )( 1130 ))
          (PORT ADR4 ( 1657 )( 1657 ))
          (PORT ADR5 ( 643 )( 643 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3034 )( 3034 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_22_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3161 )( 3161 ))
          (PORT ADR1 ( 1123 )( 1123 ))
          (PORT ADR2 ( 729 )( 729 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 1524 )( 1524 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_27_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2017 )( 2017 ))
          (PORT ADR1 ( 2524 )( 2524 ))
          (PORT ADR2 ( 1381 )( 1381 ))
          (PORT ADR3 ( 1156 )( 1156 ))
          (PORT ADR4 ( 1188 )( 1188 ))
          (PORT ADR5 ( 614 )( 614 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1891 )( 1891 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3028 )( 3028 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_27_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3613 )( 3613 ))
          (PORT ADR1 ( 1689 )( 1689 ))
          (PORT ADR2 ( 963 )( 963 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1112 )( 1112 ))
          (PORT ADR5 ( 244 )( 244 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_34)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2665 )( 2665 ))
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_34)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT D ( 636 )( 636 ))
          (PORT CE ( 2496 )( 2496 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_37)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2665 )( 2665 ))
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_37)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT D ( 572 )( 572 ))
          (PORT CE ( 2496 )( 2496 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_36)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2665 )( 2665 ))
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_36)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT D ( 480 )( 480 ))
          (PORT CE ( 2496 )( 2496 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_40)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2414 )( 2414 ))
          (PORT CLK ( 1897 )( 1897 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_40)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT D ( 406 )( 406 ))
          (PORT CE ( 2245 )( 2245 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_46)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3074 )( 3074 ))
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_46)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT D ( 522 )( 522 ))
          (PORT CE ( 2905 )( 2905 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3279 )( 3279 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_9)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 705 )( 705 ))
          (PORT CE ( 3110 )( 3110 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3279 )( 3279 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_8)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 613 )( 613 ))
          (PORT CE ( 3110 )( 3110 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3279 )( 3279 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_29)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 1243 )( 1243 ))
          (PORT CE ( 3110 )( 3110 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3279 )( 3279 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_28)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 2003 )( 2003 ))
          (PORT CE ( 3110 )( 3110 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_39)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 853 )( 853 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2483 )( 2483 ))
          (PORT ADR1 ( 868 )( 868 ))
          (PORT ADR2 ( 1228 )( 1228 ))
          (PORT ADR3 ( 742 )( 742 ))
          (PORT ADR4 ( 1288 )( 1288 ))
          (PORT ADR5 ( 1112 )( 1112 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_38)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 853 )( 853 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2480 )( 2480 ))
          (PORT ADR1 ( 893 )( 893 ))
          (PORT ADR2 ( 1236 )( 1236 ))
          (PORT ADR3 ( 746 )( 746 ))
          (PORT ADR4 ( 1293 )( 1293 ))
          (PORT ADR5 ( 1274 )( 1274 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_err_wr_ep_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 934 )( 934 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_err_wr_ep_n_not000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1184 )( 1184 ))
          (PORT ADR4 ( 2041 )( 2041 ))
          (PORT ADR5 ( 977 )( 977 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_cfg_tx_dst_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 639 )( 639 ))
          (PORT SSET ( 810 )( 810 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_49)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1430 )( 1430 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_49)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT D ( 381 )( 381 ))
          (PORT CE ( 1261 )( 1261 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_48)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1430 )( 1430 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_48)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT D ( 531 )( 531 ))
          (PORT CE ( 1261 )( 1261 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_50)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1430 )( 1430 ))
          (PORT CLK ( 1817 )( 1817 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_50)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1802 )( 1802 ))
          (PORT D ( 942 )( 942 ))
          (PORT CE ( 1261 )( 1261 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3168 )( 3168 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_39_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1150 )( 1150 ))
          (PORT ADR2 ( 1194 )( 1194 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 630 )( 630 ))
          (PORT ADR5 ( 602 )( 602 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3165 )( 3165 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_38_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1155 )( 1155 ))
          (PORT ADR2 ( 1202 )( 1202 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 634 )( 634 ))
          (PORT ADR5 ( 1083 )( 1083 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_wait_cntr_cst1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 758 )( 758 ))
          (PORT ADR4 ( 3452 )( 3452 ))
          (PORT ADR5 ( 588 )( 588 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_tsrc_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2854 )( 2854 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_tsrc_rdy_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 847 )( 847 ))
          (PORT ADR1 ( 1348 )( 1348 ))
          (PORT ADR2 ( 784 )( 784 ))
          (PORT ADR3 ( 591 )( 591 ))
          (PORT ADR4 ( 488 )( 488 ))
          (PORT ADR5 ( 611 )( 611 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_wait_cntr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 717 )( 717 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 544 )( 544 ))
          (PORT SRST ( 2858 )( 2858 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_Mcount_wait_cntr_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR5 ( 581 )( 581 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_state_FFd2_In_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 206 )( 206 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_state_FFd2_In2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 411 )( 411 ))
          (PORT ADR3 ( 1064 )( 1064 ))
          (PORT ADR4 ( 568 )( 568 ))
          (PORT ADR5 ( 629 )( 629 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_state_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3001 )( 3001 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_state_FFd2_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1100 )( 1100 ))
          (PORT ADR3 ( 1026 )( 1026 ))
          (PORT ADR4 ( 814 )( 814 ))
          (PORT ADR5 ( 1192 )( 1192 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_59)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1896 )( 1896 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_59_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2906 )( 2906 ))
          (PORT ADR1 ( 1596 )( 1596 ))
          (PORT ADR2 ( 1786 )( 1786 ))
          (PORT ADR3 ( 927 )( 927 ))
          (PORT ADR4 ( 1794 )( 1794 ))
          (PORT ADR5 ( 1980 )( 1980 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_58)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1896 )( 1896 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_58_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2912 )( 2912 ))
          (PORT ADR1 ( 1770 )( 1770 ))
          (PORT ADR2 ( 1783 )( 1783 ))
          (PORT ADR3 ( 931 )( 931 ))
          (PORT ADR4 ( 1787 )( 1787 ))
          (PORT ADR5 ( 1425 )( 1425 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1633 )( 1633 ))
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 1028 )( 1028 ))
          (PORT SRST ( 3351 )( 3351 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1633 )( 1633 ))
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 1033 )( 1033 ))
          (PORT SRST ( 3353 )( 3353 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1633 )( 1633 ))
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 1193 )( 1193 ))
          (PORT SRST ( 3350 )( 3350 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1633 )( 1633 ))
          (PORT CLK ( 1841 )( 1841 ))
          (PORT I ( 954 )( 954 ))
          (PORT SRST ( 3347 )( 3347 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_61)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2161 )( 2161 ))
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3012 )( 3012 ))
          (PORT ADR1 ( 1104 )( 1104 ))
          (PORT ADR2 ( 2015 )( 2015 ))
          (PORT ADR3 ( 1664 )( 1664 ))
          (PORT ADR4 ( 2559 )( 2559 ))
          (PORT ADR5 ( 1588 )( 1588 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_60)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2161 )( 2161 ))
          (PORT CLK ( 1761 )( 1761 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_60_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3148 )( 3148 ))
          (PORT ADR1 ( 1267 )( 1267 ))
          (PORT ADR2 ( 2008 )( 2008 ))
          (PORT ADR3 ( 1779 )( 1779 ))
          (PORT ADR4 ( 2565 )( 2565 ))
          (PORT ADR5 ( 1310 )( 1310 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1192 )( 1192 ))
          (PORT SRST ( 3008 )( 3008 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_mux0000_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2253 )( 2253 ))
          (PORT ADR2 ( 2475 )( 2475 ))
          (PORT ADR3 ( 933 )( 933 ))
          (PORT ADR4 ( 2045 )( 2045 ))
          (PORT ADR5 ( 2197 )( 2197 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1753 )( 1753 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 565 )( 565 ))
          (PORT SRST ( 2839 )( 2839 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2046 )( 2046 ))
          (PORT ADR2 ( 2474 )( 2474 ))
          (PORT ADR3 ( 406 )( 406 ))
          (PORT ADR4 ( 2461 )( 2461 ))
          (PORT ADR5 ( 2482 )( 2482 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2667 )( 2667 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 2058 )( 2058 ))
          (PORT SRST ( 3209 )( 3209 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2667 )( 2667 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 1434 )( 1434 ))
          (PORT SRST ( 3211 )( 3211 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2667 )( 2667 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 1594 )( 1594 ))
          (PORT SRST ( 3208 )( 3208 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2667 )( 2667 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 1426 )( 1426 ))
          (PORT SRST ( 3205 )( 3205 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_18__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1405 )( 1405 ))
          (PORT ADR1 ( 1107 )( 1107 ))
          (PORT ADR2 ( 1018 )( 1018 ))
          (PORT ADR3 ( 2765 )( 2765 ))
          (PORT ADR4 ( 992 )( 992 ))
          (PORT ADR5 ( 2252 )( 2252 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_61_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2274 )( 2274 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_61_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 810 )( 810 ))
          (PORT ADR1 ( 544 )( 544 ))
          (PORT ADR2 ( 852 )( 852 ))
          (PORT ADR3 ( 1087 )( 1087 ))
          (PORT ADR4 ( 441 )( 441 ))
          (PORT ADR5 ( 1177 )( 1177 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1743 )( 1743 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2941 )( 2941 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_61_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 839 )( 839 ))
          (PORT ADR2 ( 809 )( 809 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 428 )( 428 ))
          (PORT ADR5 ( 1076 )( 1076 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2963 )( 2963 ))
          (PORT CLK ( 1731 )( 1731 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 714 )( 714 ))
          (PORT SRST ( 3265 )( 3265 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE cfg_function_number_c_0__149_SLICEL_D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_58_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2411 )( 2411 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_58_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1561 )( 1561 ))
          (PORT ADR1 ( 414 )( 414 ))
          (PORT ADR2 ( 1057 )( 1057 ))
          (PORT ADR3 ( 307 )( 307 ))
          (PORT ADR4 ( 989 )( 989 ))
          (PORT ADR5 ( 1199 )( 1199 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1722 )( 1722 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3136 )( 3136 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_58_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1044 )( 1044 ))
          (PORT ADR2 ( 1549 )( 1549 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 404 )( 404 ))
          (PORT ADR5 ( 306 )( 306 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1722 )( 1722 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3133 )( 3133 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3332 )( 3332 ))
          (PORT ADR1 ( 1663 )( 1663 ))
          (PORT ADR2 ( 1443 )( 1443 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 833 )( 833 ))
          (PORT ADR5 ( 604 )( 604 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1722 )( 1722 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3130 )( 3130 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_bytes_12_to_15_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3337 )( 3337 ))
          (PORT ADR1 ( 1669 )( 1669 ))
          (PORT ADR2 ( 1185 )( 1185 ))
          (PORT ADR3 ( 804 )( 804 ))
          (PORT ADR4 ( 837 )( 837 ))
          (PORT ADR5 ( 704 )( 704 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 3265 )( 3265 ))
          (PORT SRST ( 3410 )( 3410 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_mux0000_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2062 )( 2062 ))
          (PORT ADR2 ( 2434 )( 2434 ))
          (PORT ADR3 ( 323 )( 323 ))
          (PORT ADR4 ( 2633 )( 2633 ))
          (PORT ADR5 ( 1878 )( 1878 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1735 )( 1735 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 3264 )( 3264 ))
          (PORT SRST ( 3407 )( 3407 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_00_mux0000_6_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2059 )( 2059 ))
          (PORT ADR2 ( 2440 )( 2440 ))
          (PORT ADR3 ( 815 )( 815 ))
          (PORT ADR4 ( 2638 )( 2638 ))
          (PORT ADR5 ( 1612 )( 1612 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_lstatus_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 744 )( 744 ))
          (PORT ADR1 ( 400 )( 400 ))
          (PORT ADR2 ( 581 )( 581 ))
          (PORT ADR3 ( 778 )( 778 ))
          (PORT ADR4 ( 307 )( 307 ))
          (PORT ADR5 ( 2307 )( 2307 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d2_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1717 )( 1717 ))
          (PORT I ( 438 )( 438 ))
          (PORT SRST ( 3497 )( 3497 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d2_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1717 )( 1717 ))
          (PORT I ( 438 )( 438 ))
          (PORT SRST ( 3499 )( 3499 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d2_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1717 )( 1717 ))
          (PORT I ( 428 )( 428 ))
          (PORT SRST ( 3496 )( 3496 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d2_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1717 )( 1717 ))
          (PORT I ( 432 )( 432 ))
          (PORT SRST ( 3493 )( 3493 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 803 )( 803 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3546 )( 3546 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 531 )( 531 ))
          (PORT ADR4 ( 744 )( 744 ))
          (PORT ADR5 ( 366 )( 366 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 803 )( 803 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3544 )( 3544 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_post_wr_data_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 530 )( 530 ))
          (PORT ADR4 ( 427 )( 427 ))
          (PORT ADR5 ( 868 )( 868 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1867 )( 1867 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2869 )( 2869 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1295 )( 1295 ))
          (PORT ADR1 ( 1631 )( 1631 ))
          (PORT ADR2 ( 1223 )( 1223 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1032 )( 1032 ))
          (PORT ADR5 ( 775 )( 775 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1867 )( 1867 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2867 )( 2867 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1958 )( 1958 ))
          (PORT ADR1 ( 1150 )( 1150 ))
          (PORT ADR2 ( 1226 )( 1226 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1035 )( 1035 ))
          (PORT ADR5 ( 772 )( 772 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_2_93)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 825 )( 825 ))
          (PORT ADR5 ( 1309 )( 1309 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_8_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1233 )( 1233 ))
          (PORT ADR1 ( 1852 )( 1852 ))
          (PORT ADR2 ( 873 )( 873 ))
          (PORT ADR3 ( 843 )( 843 ))
          (PORT ADR4 ( 1111 )( 1111 ))
          (PORT ADR5 ( 1351 )( 1351 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3136 )( 3136 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_8_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3189 )( 3189 ))
          (PORT ADR2 ( 1619 )( 1619 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1237 )( 1237 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_14_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1777 )( 1777 ))
          (PORT ADR1 ( 1345 )( 1345 ))
          (PORT ADR2 ( 1034 )( 1034 ))
          (PORT ADR3 ( 898 )( 898 ))
          (PORT ADR4 ( 895 )( 895 ))
          (PORT ADR5 ( 1384 )( 1384 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1835 )( 1835 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3112 )( 3112 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_14_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3177 )( 3177 ))
          (PORT ADR2 ( 1354 )( 1354 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1505 )( 1505 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_7_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1538 )( 1538 ))
          (PORT ADR1 ( 1605 )( 1605 ))
          (PORT ADR2 ( 910 )( 910 ))
          (PORT ADR3 ( 1031 )( 1031 ))
          (PORT ADR4 ( 875 )( 875 ))
          (PORT ADR5 ( 1419 )( 1419 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1836 )( 1836 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3425 )( 3425 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_7_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3030 )( 3030 ))
          (PORT ADR2 ( 1672 )( 1672 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 568 )( 568 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_11_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1786 )( 1786 ))
          (PORT ADR1 ( 1408 )( 1408 ))
          (PORT ADR2 ( 1159 )( 1159 ))
          (PORT ADR3 ( 1251 )( 1251 ))
          (PORT ADR4 ( 1051 )( 1051 ))
          (PORT ADR5 ( 1161 )( 1161 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3746 )( 3746 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_11_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2564 )( 2564 ))
          (PORT ADR2 ( 1697 )( 1697 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1127 )( 1127 ))
          (PORT ADR5 ( 508 )( 508 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_6_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1570 )( 1570 ))
          (PORT ADR1 ( 1614 )( 1614 ))
          (PORT ADR2 ( 829 )( 829 ))
          (PORT ADR3 ( 1216 )( 1216 ))
          (PORT ADR4 ( 825 )( 825 ))
          (PORT ADR5 ( 1236 )( 1236 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3744 )( 3744 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_6_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3128 )( 3128 ))
          (PORT ADR2 ( 1162 )( 1162 ))
          (PORT ADR3 ( 744 )( 744 ))
          (PORT ADR4 ( 563 )( 563 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_28_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2120 )( 2120 ))
          (PORT ADR1 ( 1625 )( 1625 ))
          (PORT ADR2 ( 828 )( 828 ))
          (PORT ADR3 ( 1155 )( 1155 ))
          (PORT ADR4 ( 1811 )( 1811 ))
          (PORT ADR5 ( 1082 )( 1082 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3743 )( 3743 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_28_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1869 )( 1869 ))
          (PORT ADR1 ( 1018 )( 1018 ))
          (PORT ADR2 ( 840 )( 840 ))
          (PORT ADR3 ( 860 )( 860 ))
          (PORT ADR4 ( 1388 )( 1388 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_23_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2125 )( 2125 ))
          (PORT ADR1 ( 1910 )( 1910 ))
          (PORT ADR2 ( 754 )( 754 ))
          (PORT ADR3 ( 749 )( 749 ))
          (PORT ADR4 ( 983 )( 983 ))
          (PORT ADR5 ( 1460 )( 1460 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3737 )( 3737 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_23_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3755 )( 3755 ))
          (PORT ADR1 ( 821 )( 821 ))
          (PORT ADR2 ( 1273 )( 1273 ))
          (PORT ADR3 ( 763 )( 763 ))
          (PORT ADR4 ( 1333 )( 1333 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_18_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2170 )( 2170 ))
          (PORT ADR1 ( 2163 )( 2163 ))
          (PORT ADR2 ( 641 )( 641 ))
          (PORT ADR3 ( 1216 )( 1216 ))
          (PORT ADR4 ( 1290 )( 1290 ))
          (PORT ADR5 ( 1081 )( 1081 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1867 )( 1867 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3022 )( 3022 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_18_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1457 )( 1457 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 987 )( 987 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_19_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2372 )( 2372 ))
          (PORT ADR1 ( 1964 )( 1964 ))
          (PORT ADR2 ( 763 )( 763 ))
          (PORT ADR3 ( 1123 )( 1123 ))
          (PORT ADR4 ( 1449 )( 1449 ))
          (PORT ADR5 ( 1002 )( 1002 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 3021 )( 3021 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_19_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2922 )( 2922 ))
          (PORT ADR1 ( 897 )( 897 ))
          (PORT ADR2 ( 1278 )( 1278 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1187 )( 1187 ))
          (PORT ADR5 ( 883 )( 883 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_30_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2028 )( 2028 ))
          (PORT ADR1 ( 2170 )( 2170 ))
          (PORT ADR2 ( 1210 )( 1210 ))
          (PORT ADR3 ( 1607 )( 1607 ))
          (PORT ADR4 ( 1222 )( 1222 ))
          (PORT ADR5 ( 538 )( 538 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3019 )( 3019 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_30_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2418 )( 2418 ))
          (PORT ADR1 ( 1226 )( 1226 ))
          (PORT ADR2 ( 714 )( 714 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1484 )( 1484 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_29_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1994 )( 1994 ))
          (PORT ADR1 ( 2485 )( 2485 ))
          (PORT ADR2 ( 1186 )( 1186 ))
          (PORT ADR3 ( 1429 )( 1429 ))
          (PORT ADR4 ( 1381 )( 1381 ))
          (PORT ADR5 ( 689 )( 689 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3013 )( 3013 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_29_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2609 )( 2609 ))
          (PORT ADR1 ( 1649 )( 1649 ))
          (PORT ADR2 ( 919 )( 919 ))
          (PORT ADR3 ( 361 )( 361 ))
          (PORT ADR4 ( 1097 )( 1097 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_20_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1999 )( 1999 ))
          (PORT ADR1 ( 2277 )( 2277 ))
          (PORT ADR2 ( 1382 )( 1382 ))
          (PORT ADR3 ( 1737 )( 1737 ))
          (PORT ADR4 ( 1399 )( 1399 ))
          (PORT ADR5 ( 763 )( 763 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1880 )( 1880 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2683 )( 2683 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_20_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3066 )( 3066 ))
          (PORT ADR1 ( 1344 )( 1344 ))
          (PORT ADR2 ( 456 )( 456 ))
          (PORT ADR3 ( 861 )( 861 ))
          (PORT ADR4 ( 1295 )( 1295 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_34_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2116 )( 2116 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_34__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2584 )( 2584 ))
          (PORT ADR2 ( 1081 )( 1081 ))
          (PORT ADR3 ( 864 )( 864 ))
          (PORT ADR4 ( 518 )( 518 ))
          (PORT ADR5 ( 499 )( 499 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_34)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2723 )( 2723 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_34__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2581 )( 2581 ))
          (PORT ADR2 ( 1076 )( 1076 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 1360 )( 1360 ))
          (PORT ADR5 ( 495 )( 495 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_tsrc_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 59 )( 59 ))
          (PORT SET ( 2975 )( 2975 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH SET O ( 777 )( 777 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge RST) (posedge CLK) (272)(272))
        (RECREM(negedge SET) (posedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_tsrc_rdy_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 617 )( 617 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1579 )( 1579 ))
          (PORT ADR5 ( 1927 )( 1927 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_3_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1391 )( 1391 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_3__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2192 )( 2192 ))
          (PORT ADR2 ( 1104 )( 1104 ))
          (PORT ADR3 ( 975 )( 975 ))
          (PORT ADR4 ( 398 )( 398 ))
          (PORT ADR5 ( 598 )( 598 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2705 )( 2705 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_3__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2188 )( 2188 ))
          (PORT ADR2 ( 1101 )( 1101 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1214 )( 1214 ))
          (PORT ADR5 ( 593 )( 593 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_38_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1097 )( 1097 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_38__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1429 )( 1429 ))
          (PORT ADR2 ( 841 )( 841 ))
          (PORT ADR3 ( 1515 )( 1515 ))
          (PORT ADR4 ( 613 )( 613 ))
          (PORT ADR5 ( 304 )( 304 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_38)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2896 )( 2896 ))
          (PORT CLK ( 1809 )( 1809 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_38__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1425 )( 1425 ))
          (PORT ADR2 ( 837 )( 837 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1442 )( 1442 ))
          (PORT ADR5 ( 309 )( 309 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_masterdataparityerror)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1793 )( 1793 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 1010 )( 1010 ))
          (PORT SRST ( 1951 )( 1951 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_masterdataparityerror_or000011_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 864 )( 864 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_trn_tdst_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 632 )( 632 ))
          (PORT SSET ( 656 )( 656 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_55_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1576 )( 1576 ))
          (PORT ADR5 ( 2892 )( 2892 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_54_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2070 )( 2070 ))
          (PORT ADR5 ( 2895 )( 2895 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_62_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 655 )( 655 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_62__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 988 )( 988 ))
          (PORT ADR2 ( 1642 )( 1642 ))
          (PORT ADR3 ( 1596 )( 1596 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 582 )( 582 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_62)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3570 )( 3570 ))
          (PORT CLK ( 1808 )( 1808 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_62__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 984 )( 984 ))
          (PORT ADR2 ( 1639 )( 1639 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1080 )( 1080 ))
          (PORT ADR5 ( 587 )( 587 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_tsof_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 2841 )( 2841 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_tsof_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 568 )( 568 ))
          (PORT ADR1 ( 785 )( 785 ))
          (PORT ADR2 ( 1040 )( 1040 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 739 )( 739 ))
          (PORT ADR5 ( 1012 )( 1012 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_reg_req_pkt_tx)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 1240 )( 1240 ))
          (PORT SRST ( 2841 )( 2841 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_58_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 813 )( 813 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_58__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 844 )( 844 ))
          (PORT ADR2 ( 1847 )( 1847 ))
          (PORT ADR3 ( 876 )( 876 ))
          (PORT ADR4 ( 290 )( 290 ))
          (PORT ADR5 ( 981 )( 981 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_58)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3762 )( 3762 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_58__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 839 )( 839 ))
          (PORT ADR2 ( 1747 )( 1747 ))
          (PORT ADR3 ( 295 )( 295 ))
          (PORT ADR4 ( 1538 )( 1538 ))
          (PORT ADR5 ( 425 )( 425 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_59_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1139 )( 1139 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_59__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1170 )( 1170 ))
          (PORT ADR2 ( 1371 )( 1371 ))
          (PORT ADR3 ( 1745 )( 1745 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 294 )( 294 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_59)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3759 )( 3759 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_59__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1166 )( 1166 ))
          (PORT ADR2 ( 2001 )( 2001 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 969 )( 969 ))
          (PORT ADR5 ( 299 )( 299 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3334 )( 3334 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_25_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 765 )( 765 ))
          (PORT ADR1 ( 953 )( 953 ))
          (PORT ADR2 ( 856 )( 856 ))
          (PORT ADR3 ( 584 )( 584 ))
          (PORT ADR4 ( 965 )( 965 ))
          (PORT ADR5 ( 832 )( 832 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3332 )( 3332 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_24_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1055 )( 1055 ))
          (PORT ADR1 ( 956 )( 956 ))
          (PORT ADR2 ( 864 )( 864 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 968 )( 968 ))
          (PORT ADR5 ( 942 )( 942 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_61_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1346 )( 1346 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_61__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1335 )( 1335 ))
          (PORT ADR2 ( 1478 )( 1478 ))
          (PORT ADR3 ( 1641 )( 1641 ))
          (PORT ADR4 ( 294 )( 294 ))
          (PORT ADR5 ( 847 )( 847 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_61)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3786 )( 3786 ))
          (PORT CLK ( 1748 )( 1748 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_61__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1331 )( 1331 ))
          (PORT ADR2 ( 1504 )( 1504 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 555 )( 555 ))
          (PORT ADR5 ( 844 )( 844 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_60_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1311 )( 1311 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_60__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1548 )( 1548 ))
          (PORT ADR2 ( 1501 )( 1501 ))
          (PORT ADR3 ( 1504 )( 1504 ))
          (PORT ADR4 ( 563 )( 563 ))
          (PORT ADR5 ( 304 )( 304 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_60)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3773 )( 3773 ))
          (PORT CLK ( 1746 )( 1746 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_60__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1544 )( 1544 ))
          (PORT ADR2 ( 1497 )( 1497 ))
          (PORT ADR3 ( 606 )( 606 ))
          (PORT ADR4 ( 986 )( 986 ))
          (PORT ADR5 ( 309 )( 309 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_state_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1744 )( 1744 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2838 )( 2838 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_state_FFd1_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 393 )( 393 ))
          (PORT ADR4 ( 1633 )( 1633 ))
          (PORT ADR5 ( 836 )( 836 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cs_fsm_Out61)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2479 )( 2479 ))
          (PORT ADR4 ( 1861 )( 1861 ))
          (PORT ADR5 ( 2051 )( 2051 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_56_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1844 )( 1844 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_56__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2257 )( 2257 ))
          (PORT ADR2 ( 1747 )( 1747 ))
          (PORT ADR3 ( 1629 )( 1629 ))
          (PORT ADR4 ( 516 )( 516 ))
          (PORT ADR5 ( 289 )( 289 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_56)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 4056 )( 4056 ))
          (PORT CLK ( 1716 )( 1716 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_56__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2254 )( 2254 ))
          (PORT ADR2 ( 1743 )( 1743 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 606 )( 606 ))
          (PORT ADR5 ( 294 )( 294 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1707 )( 1707 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 863 )( 863 ))
          (PORT SRST ( 3117 )( 3117 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_08_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2092 )( 2092 ))
          (PORT ADR1 ( 1834 )( 1834 ))
          (PORT ADR2 ( 2846 )( 2846 ))
          (PORT ADR3 ( 764 )( 764 ))
          (PORT ADR4 ( 2102 )( 2102 ))
          (PORT ADR5 ( 1158 )( 1158 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_56_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2417 )( 2417 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_56_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1131 )( 1131 ))
          (PORT ADR1 ( 695 )( 695 ))
          (PORT ADR2 ( 1370 )( 1370 ))
          (PORT ADR3 ( 1303 )( 1303 ))
          (PORT ADR4 ( 398 )( 398 ))
          (PORT ADR5 ( 1376 )( 1376 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1707 )( 1707 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3416 )( 3416 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_56_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1366 )( 1366 ))
          (PORT ADR2 ( 1136 )( 1136 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 394 )( 394 ))
          (PORT ADR5 ( 862 )( 862 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_59_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2621 )( 2621 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_59_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1784 )( 1784 ))
          (PORT ADR1 ( 398 )( 398 ))
          (PORT ADR2 ( 1075 )( 1075 ))
          (PORT ADR3 ( 860 )( 860 ))
          (PORT ADR4 ( 854 )( 854 ))
          (PORT ADR5 ( 1251 )( 1251 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1714 )( 1714 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3394 )( 3394 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_59_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1080 )( 1080 ))
          (PORT ADR2 ( 1780 )( 1780 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 851 )( 851 ))
          (PORT ADR5 ( 855 )( 855 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_57_mux0000_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2586 )( 2586 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_57_mux00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1763 )( 1763 ))
          (PORT ADR1 ( 516 )( 516 ))
          (PORT ADR2 ( 1580 )( 1580 ))
          (PORT ADR3 ( 545 )( 545 ))
          (PORT ADR4 ( 862 )( 862 ))
          (PORT ADR5 ( 1037 )( 1037 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1720 )( 1720 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 3394 )( 3394 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_57_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1576 )( 1576 ))
          (PORT ADR2 ( 1758 )( 1758 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 401 )( 401 ))
          (PORT ADR5 ( 550 )( 550 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2019 )( 2019 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 1939 )( 1939 ))
          (PORT SRST ( 3552 )( 3552 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2019 )( 2019 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 1855 )( 1855 ))
          (PORT SRST ( 3552 )( 3552 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2019 )( 2019 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 1039 )( 1039 ))
          (PORT SRST ( 3552 )( 3552 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2019 )( 2019 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 1683 )( 1683 ))
          (PORT SRST ( 3550 )( 3550 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2255 )( 2255 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2713 )( 2713 ))
          (PORT ADR1 ( 1580 )( 1580 ))
          (PORT ADR2 ( 1817 )( 1817 ))
          (PORT ADR3 ( 2975 )( 2975 ))
          (PORT ADR4 ( 1300 )( 1300 ))
          (PORT ADR5 ( 777 )( 777 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2255 )( 2255 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2711 )( 2711 ))
          (PORT ADR1 ( 1496 )( 1496 ))
          (PORT ADR2 ( 1962 )( 1962 ))
          (PORT ADR3 ( 2981 )( 2981 ))
          (PORT ADR4 ( 1309 )( 1309 ))
          (PORT ADR5 ( 1029 )( 1029 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_4_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1916 )( 1916 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_4__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2614 )( 2614 ))
          (PORT ADR2 ( 952 )( 952 ))
          (PORT ADR3 ( 1251 )( 1251 ))
          (PORT ADR4 ( 310 )( 310 ))
          (PORT ADR5 ( 962 )( 962 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2876 )( 2876 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_4__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2383 )( 2383 ))
          (PORT ADR2 ( 939 )( 939 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1937 )( 1937 ))
          (PORT ADR5 ( 591 )( 591 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1886 )( 1886 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 789 )( 789 ))
          (PORT ADR1 ( 846 )( 846 ))
          (PORT ADR2 ( 2129 )( 2129 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 3103 )( 3103 ))
          (PORT ADR5 ( 2538 )( 2538 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1886 )( 1886 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 309 )( 309 ))
          (PORT ADR1 ( 978 )( 978 ))
          (PORT ADR2 ( 2728 )( 2728 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 3109 )( 3109 ))
          (PORT ADR5 ( 2545 )( 2545 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2580 )( 2580 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1781 )( 1781 ))
          (PORT ADR5 ( 1073 )( 1073 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2574 )( 2574 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1787 )( 1787 ))
          (PORT ADR5 ( 1057 )( 1057 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_37)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1010 )( 1010 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2574 )( 2574 ))
          (PORT ADR1 ( 1240 )( 1240 ))
          (PORT ADR2 ( 1928 )( 1928 ))
          (PORT ADR3 ( 1072 )( 1072 ))
          (PORT ADR4 ( 586 )( 586 ))
          (PORT ADR5 ( 1254 )( 1254 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_36)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1010 )( 1010 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2568 )( 2568 ))
          (PORT ADR1 ( 1434 )( 1434 ))
          (PORT ADR2 ( 1934 )( 1934 ))
          (PORT ADR3 ( 1077 )( 1077 ))
          (PORT ADR4 ( 584 )( 584 ))
          (PORT ADR5 ( 1058 )( 1058 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1003 )( 1003 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2563 )( 2563 ))
          (PORT ADR1 ( 1550 )( 1550 ))
          (PORT ADR2 ( 1585 )( 1585 ))
          (PORT ADR3 ( 1067 )( 1067 ))
          (PORT ADR4 ( 1166 )( 1166 ))
          (PORT ADR5 ( 1489 )( 1489 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1003 )( 1003 ))
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2557 )( 2557 ))
          (PORT ADR1 ( 1255 )( 1255 ))
          (PORT ADR2 ( 1583 )( 1583 ))
          (PORT ADR3 ( 1072 )( 1072 ))
          (PORT ADR4 ( 1175 )( 1175 ))
          (PORT ADR5 ( 1783 )( 1783 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_9_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1259 )( 1259 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_9__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1635 )( 1635 ))
          (PORT ADR2 ( 285 )( 285 ))
          (PORT ADR3 ( 1848 )( 1848 ))
          (PORT ADR4 ( 536 )( 536 ))
          (PORT ADR5 ( 604 )( 604 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2788 )( 2788 ))
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_9__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1622 )( 1622 ))
          (PORT ADR2 ( 529 )( 529 ))
          (PORT ADR3 ( 311 )( 311 ))
          (PORT ADR4 ( 1028 )( 1028 ))
          (PORT ADR5 ( 952 )( 952 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_rd1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 723 )( 723 ))
          (PORT ADR4 ( 1589 )( 1589 ))
          (PORT ADR5 ( 2415 )( 2415 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_39_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1253 )( 1253 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_39__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1816 )( 1816 ))
          (PORT ADR2 ( 880 )( 880 ))
          (PORT ADR3 ( 962 )( 962 ))
          (PORT ADR4 ( 545 )( 545 ))
          (PORT ADR5 ( 408 )( 408 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_39)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2781 )( 2781 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_39__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1803 )( 1803 ))
          (PORT ADR2 ( 869 )( 869 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 850 )( 850 ))
          (PORT ADR5 ( 395 )( 395 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_trn_tdst_rdy_n_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 511 )( 511 ))
          (PORT ADR1 ( 799 )( 799 ))
          (PORT ADR2 ( 2606 )( 2606 ))
          (PORT ADR3 ( 823 )( 823 ))
          (PORT ADR4 ( 908 )( 908 ))
          (PORT ADR5 ( 675 )( 675 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2739 )( 2739 ))
          (PORT ADR1 ( 2335 )( 2335 ))
          (PORT ADR2 ( 837 )( 837 ))
          (PORT ADR3 ( 1101 )( 1101 ))
          (PORT ADR4 ( 967 )( 967 ))
          (PORT ADR5 ( 599 )( 599 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_usr_start1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 418 )( 418 ))
          (PORT ADR4 ( 844 )( 844 ))
          (PORT ADR5 ( 1341 )( 1341 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_src_rdy_n_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1087 )( 1087 ))
          (PORT ADR1 ( 499 )( 499 ))
          (PORT ADR2 ( 792 )( 792 ))
          (PORT ADR3 ( 620 )( 620 ))
          (PORT ADR4 ( 399 )( 399 ))
          (PORT ADR5 ( 2706 )( 2706 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_cfg_tx_dst_rdy_n_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 896 )( 896 ))
          (PORT ADR1 ( 402 )( 402 ))
          (PORT ADR2 ( 1025 )( 1025 ))
          (PORT ADR3 ( 2552 )( 2552 ))
          (PORT ADR4 ( 326 )( 326 ))
          (PORT ADR5 ( 480 )( 480 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_vld_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2361 )( 2361 ))
          (PORT ADR1 ( 937 )( 937 ))
          (PORT ADR2 ( 623 )( 623 ))
          (PORT ADR3 ( 798 )( 798 ))
          (PORT ADR4 ( 438 )( 438 ))
          (PORT ADR5 ( 691 )( 691 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_src_rdy_n_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 756 )( 756 ))
          (PORT ADR5 ( 653 )( 653 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_vld)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 528 )( 528 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3159 )( 3159 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_vld_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 538 )( 538 ))
          (PORT ADR1 ( 916 )( 916 ))
          (PORT ADR2 ( 638 )( 638 ))
          (PORT ADR3 ( 256 )( 256 ))
          (PORT ADR4 ( 2621 )( 2621 ))
          (PORT ADR5 ( 356 )( 356 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_cfg_start1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 737 )( 737 ))
          (PORT ADR4 ( 987 )( 987 ))
          (PORT ADR5 ( 1085 )( 1085 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_cfg_in_pkt)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 520 )( 520 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 119 )( 119 ))
          (PORT SSET ( 874 )( 874 ))
          (PORT SRST ( 3135 )( 3135 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2752 )( 2752 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 2150 )( 2150 ))
          (PORT ADR5 ( 763 )( 763 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_60_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2759 )( 2759 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 2156 )( 2156 ))
          (PORT ADR5 ( 1143 )( 1143 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1807 )( 1807 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 651 )( 651 ))
          (PORT SRST ( 3177 )( 3177 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1807 )( 1807 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 1232 )( 1232 ))
          (PORT SRST ( 3177 )( 3177 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1807 )( 1807 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 641 )( 641 ))
          (PORT SRST ( 3177 )( 3177 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_04_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1807 )( 1807 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 829 )( 829 ))
          (PORT SRST ( 3175 )( 3175 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_wait_cntr_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 552 )( 552 ))
          (PORT ADR5 ( 916 )( 916 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3176 )( 3176 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_29_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 732 )( 732 ))
          (PORT ADR1 ( 1345 )( 1345 ))
          (PORT ADR2 ( 891 )( 891 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 828 )( 828 ))
          (PORT ADR5 ( 1017 )( 1017 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3174 )( 3174 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_28_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 726 )( 726 ))
          (PORT ADR1 ( 1119 )( 1119 ))
          (PORT ADR2 ( 379 )( 379 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR4 ( 835 )( 835 ))
          (PORT ADR5 ( 1559 )( 1559 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 2061 )( 2061 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 1511 )( 1511 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 2284 )( 2284 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1751 )( 1751 ))
          (PORT I ( 2239 )( 2239 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 998 )( 998 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3157 )( 3157 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1631 )( 1631 ))
          (PORT ADR1 ( 1957 )( 1957 ))
          (PORT ADR2 ( 631 )( 631 ))
          (PORT ADR3 ( 765 )( 765 ))
          (PORT ADR4 ( 2525 )( 2525 ))
          (PORT ADR5 ( 1772 )( 1772 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 998 )( 998 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3155 )( 3155 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_be_o_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2002 )( 2002 ))
          (PORT ADR1 ( 1960 )( 1960 ))
          (PORT ADR2 ( 628 )( 628 ))
          (PORT ADR3 ( 418 )( 418 ))
          (PORT ADR4 ( 2524 )( 2524 ))
          (PORT ADR5 ( 1795 )( 1795 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1439 )( 1439 ))
          (PORT ADR5 ( 1185 )( 1185 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_5_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2050 )( 2050 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_5__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2737 )( 2737 ))
          (PORT ADR2 ( 1156 )( 1156 ))
          (PORT ADR3 ( 1107 )( 1107 ))
          (PORT ADR4 ( 398 )( 398 ))
          (PORT ADR5 ( 297 )( 297 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3060 )( 3060 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_5__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2519 )( 2519 ))
          (PORT ADR2 ( 1151 )( 1151 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1742 )( 1742 ))
          (PORT ADR5 ( 610 )( 610 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_21_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2380 )( 2380 ))
          (PORT ADR1 ( 2632 )( 2632 ))
          (PORT ADR2 ( 1318 )( 1318 ))
          (PORT ADR3 ( 1154 )( 1154 ))
          (PORT ADR4 ( 1244 )( 1244 ))
          (PORT ADR5 ( 789 )( 789 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2825 )( 2825 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_21_64)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2825 )( 2825 ))
          (PORT ADR1 ( 1764 )( 1764 ))
          (PORT ADR2 ( 453 )( 453 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1529 )( 1529 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1859 )( 1859 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_35_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2711 )( 2711 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1788 )( 1788 ))
          (PORT ADR5 ( 1138 )( 1138 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1859 )( 1859 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_34_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2708 )( 2708 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1791 )( 1791 ))
          (PORT ADR5 ( 605 )( 605 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_41_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 303 )( 303 ))
          (PORT ADR1 ( 1038 )( 1038 ))
          (PORT ADR2 ( 3009 )( 3009 ))
          (PORT ADR3 ( 599 )( 599 ))
          (PORT ADR4 ( 2908 )( 2908 ))
          (PORT ADR5 ( 3110 )( 3110 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1825 )( 1825 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_40_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 760 )( 760 ))
          (PORT ADR1 ( 1037 )( 1037 ))
          (PORT ADR2 ( 3011 )( 3011 ))
          (PORT ADR3 ( 546 )( 546 ))
          (PORT ADR4 ( 2685 )( 2685 ))
          (PORT ADR5 ( 2604 )( 2604 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_37_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1375 )( 1375 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_37__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1966 )( 1966 ))
          (PORT ADR2 ( 961 )( 961 ))
          (PORT ADR3 ( 987 )( 987 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 293 )( 293 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_37)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2680 )( 2680 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_37__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1961 )( 1961 ))
          (PORT ADR2 ( 958 )( 958 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1231 )( 1231 ))
          (PORT ADR5 ( 298 )( 298 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_8_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1255 )( 1255 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_8__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1602 )( 1602 ))
          (PORT ADR2 ( 956 )( 956 ))
          (PORT ADR3 ( 1240 )( 1240 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 610 )( 610 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2903 )( 2903 ))
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_8__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1598 )( 1598 ))
          (PORT ADR2 ( 953 )( 953 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1232 )( 1232 ))
          (PORT ADR5 ( 307 )( 307 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_tsof_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 59 )( 59 ))
          (PORT SET ( 2513 )( 2513 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH SET O ( 777 )( 777 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge RST) (posedge CLK) (272)(272))
        (RECREM(negedge SET) (posedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_tsof_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2106 )( 2106 ))
          (PORT ADR3 ( 915 )( 915 ))
          (PORT ADR4 ( 2454 )( 2454 ))
          (PORT ADR5 ( 472 )( 472 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_src_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 498 )( 498 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 3276 )( 3276 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_src_rdy_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 789 )( 789 ))
          (PORT ADR1 ( 601 )( 601 ))
          (PORT ADR2 ( 1027 )( 1027 ))
          (PORT ADR3 ( 481 )( 481 ))
          (PORT ADR4 ( 804 )( 804 ))
          (PORT ADR5 ( 933 )( 933 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_usr_in_pkt)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 555 )( 555 ))
          (PORT CLK ( 1780 )( 1780 ))
          (PORT I ( 131 )( 131 ))
          (PORT SSET ( 867 )( 867 ))
          (PORT SRST ( 3134 )( 3134 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_usr_done1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 627 )( 627 ))
          (PORT ADR3 ( 538 )( 538 ))
          (PORT ADR4 ( 1452 )( 1452 ))
          (PORT ADR5 ( 340 )( 340 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_trn_tdst_rdy_n_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 291 )( 291 ))
          (PORT ADR1 ( 614 )( 614 ))
          (PORT ADR2 ( 736 )( 736 ))
          (PORT ADR3 ( 2741 )( 2741 ))
          (PORT ADR4 ( 879 )( 879 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_sof_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 692 )( 692 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_sof_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2173 )( 2173 ))
          (PORT ADR1 ( 743 )( 743 ))
          (PORT ADR2 ( 633 )( 633 ))
          (PORT ADR3 ( 506 )( 506 ))
          (PORT ADR4 ( 1574 )( 1574 ))
          (PORT ADR5 ( 914 )( 914 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_cfg_done1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 713 )( 713 ))
          (PORT ADR4 ( 776 )( 776 ))
          (PORT ADR5 ( 1029 )( 1029 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 419 )( 419 ))
          (PORT ADR1 ( 1054 )( 1054 ))
          (PORT ADR2 ( 3370 )( 3370 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 2413 )( 2413 ))
          (PORT ADR5 ( 1041 )( 1041 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_60_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 392 )( 392 ))
          (PORT ADR1 ( 1070 )( 1070 ))
          (PORT ADR2 ( 3373 )( 3373 ))
          (PORT ADR3 ( 368 )( 368 ))
          (PORT ADR4 ( 2416 )( 2416 ))
          (PORT ADR5 ( 1038 )( 1038 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3150 )( 3150 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_31_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 723 )( 723 ))
          (PORT ADR1 ( 1007 )( 1007 ))
          (PORT ADR2 ( 367 )( 367 ))
          (PORT ADR3 ( 865 )( 865 ))
          (PORT ADR4 ( 554 )( 554 ))
          (PORT ADR5 ( 1381 )( 1381 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3148 )( 3148 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_30_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 987 )( 987 ))
          (PORT ADR1 ( 1010 )( 1010 ))
          (PORT ADR2 ( 849 )( 849 ))
          (PORT ADR3 ( 283 )( 283 ))
          (PORT ADR4 ( 553 )( 553 ))
          (PORT ADR5 ( 1404 )( 1404 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3149 )( 3149 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_27_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 717 )( 717 ))
          (PORT ADR1 ( 1102 )( 1102 ))
          (PORT ADR2 ( 854 )( 854 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 812 )( 812 ))
          (PORT ADR5 ( 1736 )( 1736 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3147 )( 3147 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_26_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 714 )( 714 ))
          (PORT ADR1 ( 1313 )( 1313 ))
          (PORT ADR2 ( 854 )( 854 ))
          (PORT ADR3 ( 361 )( 361 ))
          (PORT ADR4 ( 815 )( 815 ))
          (PORT ADR5 ( 921 )( 921 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_57)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1799 )( 1799 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3561 )( 3561 ))
          (PORT ADR1 ( 795 )( 795 ))
          (PORT ADR2 ( 2774 )( 2774 ))
          (PORT ADR3 ( 1807 )( 1807 ))
          (PORT ADR4 ( 2018 )( 2018 ))
          (PORT ADR5 ( 2077 )( 2077 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_56)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1799 )( 1799 ))
          (PORT CLK ( 1708 )( 1708 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_56_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3564 )( 3564 ))
          (PORT ADR1 ( 760 )( 760 ))
          (PORT ADR2 ( 2777 )( 2777 ))
          (PORT ADR3 ( 1806 )( 1806 ))
          (PORT ADR4 ( 2015 )( 2015 ))
          (PORT ADR5 ( 2050 )( 2050 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_57_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1952 )( 1952 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_57__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2313 )( 2313 ))
          (PORT ADR2 ( 1750 )( 1750 ))
          (PORT ADR3 ( 2249 )( 2249 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 675 )( 675 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_57)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3918 )( 3918 ))
          (PORT CLK ( 1702 )( 1702 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_57__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2309 )( 2309 ))
          (PORT ADR2 ( 1746 )( 1746 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 683 )( 683 ))
          (PORT ADR5 ( 575 )( 575 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_wr_mem_state_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 457 )( 457 ))
          (PORT RST ( 3204 )( 3204 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_wr_mem_state_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3201 )( 3201 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_wr_mem_state_FFd2_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 406 )( 406 ))
          (PORT ADR4 ( 780 )( 780 ))
          (PORT ADR5 ( 1378 )( 1378 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2220 )( 2220 ))
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2648 )( 2648 ))
          (PORT ADR1 ( 1429 )( 1429 ))
          (PORT ADR2 ( 2110 )( 2110 ))
          (PORT ADR3 ( 3149 )( 3149 ))
          (PORT ADR4 ( 1462 )( 1462 ))
          (PORT ADR5 ( 909 )( 909 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2220 )( 2220 ))
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2641 )( 2641 ))
          (PORT ADR1 ( 1669 )( 1669 ))
          (PORT ADR2 ( 1901 )( 1901 ))
          (PORT ADR3 ( 3154 )( 3154 ))
          (PORT ADR4 ( 1470 )( 1470 ))
          (PORT ADR5 ( 778 )( 778 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_state_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3708 )( 3708 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_state_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 421 )( 421 ))
          (PORT ADR4 ( 3129 )( 3129 ))
          (PORT ADR5 ( 1202 )( 1202 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_42)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2597 )( 2597 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_42)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT D ( 744 )( 744 ))
          (PORT CE ( 2428 )( 2428 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_33)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2597 )( 2597 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_33)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT D ( 708 )( 708 ))
          (PORT CE ( 2428 )( 2428 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_32)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2597 )( 2597 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_32)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT D ( 713 )( 713 ))
          (PORT CE ( 2428 )( 2428 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_35)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3108 )( 3108 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_35)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT D ( 410 )( 410 ))
          (PORT CE ( 2939 )( 2939 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_41)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3108 )( 3108 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_41)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1835 )( 1835 ))
          (PORT D ( 269 )( 269 ))
          (PORT CE ( 2939 )( 2939 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2958 )( 2958 ))
          (PORT ADR1 ( 1241 )( 1241 ))
          (PORT ADR2 ( 1964 )( 1964 ))
          (PORT ADR3 ( 1436 )( 1436 ))
          (PORT ADR4 ( 520 )( 520 ))
          (PORT ADR5 ( 1638 )( 1638 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1126 )( 1126 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2955 )( 2955 ))
          (PORT ADR1 ( 1804 )( 1804 ))
          (PORT ADR2 ( 1969 )( 1969 ))
          (PORT ADR3 ( 1442 )( 1442 ))
          (PORT ADR4 ( 513 )( 513 ))
          (PORT ADR5 ( 1075 )( 1075 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2784 )( 2784 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_19)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1830 )( 1830 ))
          (PORT D ( 1478 )( 1478 ))
          (PORT CE ( 2615 )( 2615 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2784 )( 2784 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_15)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1830 )( 1830 ))
          (PORT D ( 694 )( 694 ))
          (PORT CE ( 2615 )( 2615 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2784 )( 2784 ))
          (PORT CLK ( 1845 )( 1845 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_14)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1830 )( 1830 ))
          (PORT D ( 845 )( 845 ))
          (PORT CE ( 2615 )( 2615 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_15_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1104 )( 1104 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_15__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1647 )( 1647 ))
          (PORT ADR2 ( 402 )( 402 ))
          (PORT ADR3 ( 1185 )( 1185 ))
          (PORT ADR4 ( 970 )( 970 ))
          (PORT ADR5 ( 549 )( 549 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2765 )( 2765 ))
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_15__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1634 )( 1634 ))
          (PORT ADR2 ( 401 )( 401 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR4 ( 1077 )( 1077 ))
          (PORT ADR5 ( 641 )( 641 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2629 )( 2629 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_12)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT D ( 914 )( 914 ))
          (PORT CE ( 2460 )( 2460 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2629 )( 2629 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_11)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT D ( 653 )( 653 ))
          (PORT CE ( 2460 )( 2460 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2629 )( 2629 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_10)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT D ( 453 )( 453 ))
          (PORT CE ( 2460 )( 2460 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_dsc_q3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2629 )( 2629 ))
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_Mshreg_dsc_q3)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1824 )( 1824 ))
          (PORT D ( 1149 )( 1149 ))
          (PORT CE ( 2460 )( 2460 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2476 )( 2476 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_5)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 623 )( 623 ))
          (PORT CE ( 2307 )( 2307 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2476 )( 2476 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_4)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 573 )( 573 ))
          (PORT CE ( 2307 )( 2307 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2476 )( 2476 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_3)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 890 )( 890 ))
          (PORT CE ( 2307 )( 2307 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2476 )( 2476 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_2)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 1027 )( 1027 ))
          (PORT CE ( 2307 )( 2307 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2658 )( 2658 ))
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_7)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1813 )( 1813 ))
          (PORT D ( 638 )( 638 ))
          (PORT CE ( 2489 )( 2489 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2658 )( 2658 ))
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_6)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1813 )( 1813 ))
          (PORT D ( 765 )( 765 ))
          (PORT CE ( 2489 )( 2489 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_13_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 800 )( 800 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_13__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1152 )( 1152 ))
          (PORT ADR2 ( 699 )( 699 ))
          (PORT ADR3 ( 1569 )( 1569 ))
          (PORT ADR4 ( 315 )( 315 ))
          (PORT ADR5 ( 1381 )( 1381 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2749 )( 2749 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_13__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1140 )( 1140 ))
          (PORT ADR2 ( 686 )( 686 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1093 )( 1093 ))
          (PORT ADR5 ( 1370 )( 1370 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_tsrc_dsc_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 61 )( 61 ))
          (PORT SET ( 2532 )( 2532 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH SET O ( 777 )( 777 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge RST) (posedge CLK) (272)(272))
        (RECREM(negedge SET) (posedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_tsrc_dsc_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 426 )( 426 ))
          (PORT ADR4 ( 2554 )( 2554 ))
          (PORT ADR5 ( 2050 )( 2050 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2300 )( 2300 ))
          (PORT ADR3 ( 737 )( 737 ))
          (PORT ADR4 ( 1001 )( 1001 ))
          (PORT ADR5 ( 1109 )( 1109 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_eof_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 892 )( 892 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_eof_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 465 )( 465 ))
          (PORT ADR3 ( 413 )( 413 ))
          (PORT ADR4 ( 934 )( 934 ))
          (PORT ADR5 ( 1213 )( 1213 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_39)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1432 )( 1432 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 54 )( 54 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_39)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT D ( 754 )( 754 ))
          (PORT CE ( 1263 )( 1263 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 948 )( 948 ))
          (IOPATH CLK Q ( 1588 )( 1588 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_62)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1432 )( 1432 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_62)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT D ( 686 )( 686 ))
          (PORT CE ( 1263 )( 1263 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_38)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1432 )( 1432 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_38)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT D ( 722 )( 722 ))
          (PORT CE ( 1263 )( 1263 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_59)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1427 )( 1427 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_59)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT D ( 750 )( 750 ))
          (PORT CE ( 1258 )( 1258 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_58)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1427 )( 1427 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_58)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT D ( 436 )( 436 ))
          (PORT CE ( 1258 )( 1258 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_57)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1427 )( 1427 ))
          (PORT CLK ( 1822 )( 1822 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_57)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT D ( 556 )( 556 ))
          (PORT CE ( 1258 )( 1258 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_51)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1405 )( 1405 ))
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_51)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT D ( 891 )( 891 ))
          (PORT CE ( 1236 )( 1236 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_56)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1272 )( 1272 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_56)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 600 )( 600 ))
          (PORT CE ( 1103 )( 1103 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_61)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1272 )( 1272 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_61)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 435 )( 435 ))
          (PORT CE ( 1103 )( 1103 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_60)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1272 )( 1272 ))
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_60)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1819 )( 1819 ))
          (PORT D ( 424 )( 424 ))
          (PORT CE ( 1103 )( 1103 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2912 )( 2912 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 2198 )( 2198 ))
          (PORT ADR5 ( 1110 )( 1110 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1843 )( 1843 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_56_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2918 )( 2918 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 2206 )( 2206 ))
          (PORT ADR5 ( 987 )( 987 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1273 )( 1273 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_23)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT D ( 1619 )( 1619 ))
          (PORT CE ( 1104 )( 1104 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1273 )( 1273 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_22)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT D ( 1034 )( 1034 ))
          (PORT CE ( 1104 )( 1104 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rem_q3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1426 )( 1426 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 53 )( 53 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_Mshreg_rem_q3)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT D ( 987 )( 987 ))
          (PORT CE ( 1257 )( 1257 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 932 )( 932 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1426 )( 1426 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_31)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT D ( 1037 )( 1037 ))
          (PORT CE ( 1257 )( 1257 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1426 )( 1426 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_30)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT D ( 1048 )( 1048 ))
          (PORT CE ( 1257 )( 1257 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_Mcount_wait_cntr_val1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 3743 )( 3743 ))
          (PORT ADR4 ( 798 )( 798 ))
          (PORT ADR5 ( 843 )( 843 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1462 )( 1462 ))
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_21)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1739 )( 1739 ))
          (PORT D ( 901 )( 901 ))
          (PORT CE ( 1293 )( 1293 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1462 )( 1462 ))
          (PORT CLK ( 1754 )( 1754 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_20)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1739 )( 1739 ))
          (PORT D ( 904 )( 904 ))
          (PORT CE ( 1293 )( 1293 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM__and00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 661 )( 661 ))
          (PORT ADR4 ( 879 )( 879 ))
          (PORT ADR5 ( 1517 )( 1517 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3187 )( 3187 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2388 )( 2388 ))
          (PORT ADR1 ( 1685 )( 1685 ))
          (PORT ADR2 ( 1635 )( 1635 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 984 )( 984 ))
          (PORT ADR5 ( 1101 )( 1101 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3185 )( 3185 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_data_o_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2017 )( 2017 ))
          (PORT ADR1 ( 1838 )( 1838 ))
          (PORT ADR2 ( 1637 )( 1637 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 987 )( 987 ))
          (PORT ADR5 ( 1421 )( 1421 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3188 )( 3188 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1484 )( 1484 ))
          (PORT ADR1 ( 2088 )( 2088 ))
          (PORT ADR2 ( 1108 )( 1108 ))
          (PORT ADR3 ( 763 )( 763 ))
          (PORT ADR4 ( 1180 )( 1180 ))
          (PORT ADR5 ( 953 )( 953 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3186 )( 3186 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1778 )( 1778 ))
          (PORT ADR1 ( 2015 )( 2015 ))
          (PORT ADR2 ( 1111 )( 1111 ))
          (PORT ADR3 ( 554 )( 554 ))
          (PORT ADR4 ( 1179 )( 1179 ))
          (PORT ADR5 ( 950 )( 950 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_0_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1064 )( 1064 ))
          (PORT ADR1 ( 909 )( 909 ))
          (PORT ADR2 ( 1344 )( 1344 ))
          (PORT ADR3 ( 983 )( 983 ))
          (PORT ADR4 ( 1075 )( 1075 ))
          (PORT ADR5 ( 1436 )( 1436 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 62 )( 62 ))
          (PORT RST ( 2864 )( 2864 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_0_142)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1011 )( 1011 ))
          (PORT ADR1 ( 818 )( 818 ))
          (PORT ADR2 ( 1170 )( 1170 ))
          (PORT ADR3 ( 1103 )( 1103 ))
          (PORT ADR4 ( 2165 )( 2165 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_7_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1892 )( 1892 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_7__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3083 )( 3083 ))
          (PORT ADR2 ( 1341 )( 1341 ))
          (PORT ADR3 ( 888 )( 888 ))
          (PORT ADR4 ( 398 )( 398 ))
          (PORT ADR5 ( 298 )( 298 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3063 )( 3063 ))
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_7__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3080 )( 3080 ))
          (PORT ADR2 ( 1336 )( 1336 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1587 )( 1587 ))
          (PORT ADR5 ( 611 )( 611 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_6_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1882 )( 1882 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_6__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3077 )( 3077 ))
          (PORT ADR2 ( 957 )( 957 ))
          (PORT ADR3 ( 816 )( 816 ))
          (PORT ADR4 ( 470 )( 470 ))
          (PORT ADR5 ( 585 )( 585 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2885 )( 2885 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_6__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3074 )( 3074 ))
          (PORT ADR2 ( 953 )( 953 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1631 )( 1631 ))
          (PORT ADR5 ( 580 )( 580 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_32_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1491 )( 1491 ))
          (PORT ADR5 ( 798 )( 798 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 293 )( 293 ))
          (PORT ADR1 ( 1206 )( 1206 ))
          (PORT ADR2 ( 2827 )( 2827 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 3268 )( 3268 ))
          (PORT ADR5 ( 2526 )( 2526 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 859 )( 859 ))
          (PORT ADR1 ( 479 )( 479 ))
          (PORT ADR2 ( 2830 )( 2830 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 3271 )( 3271 ))
          (PORT ADR5 ( 2529 )( 2529 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_error_manager_reg_detectedparityerror)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 1049 )( 1049 ))
          (PORT SRST ( 2374 )( 2374 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 831 )( 831 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2777 )( 2777 ))
          (PORT ADR1 ( 937 )( 937 ))
          (PORT ADR2 ( 1303 )( 1303 ))
          (PORT ADR3 ( 1256 )( 1256 ))
          (PORT ADR4 ( 1294 )( 1294 ))
          (PORT ADR5 ( 943 )( 943 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 831 )( 831 ))
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2776 )( 2776 ))
          (PORT ADR1 ( 763 )( 763 ))
          (PORT ADR2 ( 1305 )( 1305 ))
          (PORT ADR3 ( 1259 )( 1259 ))
          (PORT ADR4 ( 1297 )( 1297 ))
          (PORT ADR5 ( 1266 )( 1266 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 381 )( 381 ))
          (PORT ADR1 ( 878 )( 878 ))
          (PORT ADR2 ( 1901 )( 1901 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2054 )( 2054 ))
          (PORT ADR5 ( 2880 )( 2880 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1824 )( 1824 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 378 )( 378 ))
          (PORT ADR1 ( 1021 )( 1021 ))
          (PORT ADR2 ( 1898 )( 1898 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2057 )( 2057 ))
          (PORT ADR5 ( 2883 )( 2883 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_dsc_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 885 )( 885 ))
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_dsc_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2848 )( 2848 ))
          (PORT ADR2 ( 775 )( 775 ))
          (PORT ADR3 ( 554 )( 554 ))
          (PORT ADR4 ( 747 )( 747 ))
          (PORT ADR5 ( 1304 )( 1304 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_sof_n_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 501 )( 501 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_sof_n_mux0000_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 904 )( 904 ))
          (PORT ADR2 ( 866 )( 866 ))
          (PORT ADR3 ( 555 )( 555 ))
          (PORT ADR4 ( 616 )( 616 ))
          (PORT ADR5 ( 689 )( 689 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_sof_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2796 )( 2796 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_sof_n_mux0000_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 901 )( 901 ))
          (PORT ADR2 ( 871 )( 871 ))
          (PORT ADR3 ( 374 )( 374 ))
          (PORT ADR4 ( 1087 )( 1087 ))
          (PORT ADR5 ( 380 )( 380 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb__and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 870 )( 870 ))
          (PORT ADR3 ( 1081 )( 1081 ))
          (PORT ADR4 ( 2456 )( 2456 ))
          (PORT ADR5 ( 798 )( 798 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_src_dsc_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2796 )( 2796 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_src_dsc_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1435 )( 1435 ))
          (PORT ADR1 ( 337 )( 337 ))
          (PORT ADR2 ( 263 )( 263 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 639 )( 639 ))
          (PORT ADR5 ( 886 )( 886 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_eof_n_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 507 )( 507 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_eof_n_mux0000_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 948 )( 948 ))
          (PORT ADR1 ( 321 )( 321 ))
          (PORT ADR2 ( 700 )( 700 ))
          (PORT ADR3 ( 929 )( 929 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 1155 )( 1155 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_eof_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2975 )( 2975 ))
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_eof_n_mux0000_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 479 )( 479 ))
          (PORT ADR2 ( 944 )( 944 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 574 )( 574 ))
          (PORT ADR5 ( 894 )( 894 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb__and00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1881 )( 1881 ))
          (PORT ADR3 ( 723 )( 723 ))
          (PORT ADR4 ( 804 )( 804 ))
          (PORT ADR5 ( 2269 )( 2269 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 865 )( 865 ))
          (PORT ADR1 ( 1180 )( 1180 ))
          (PORT ADR2 ( 1836 )( 1836 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 2248 )( 2248 ))
          (PORT ADR5 ( 1254 )( 1254 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_56_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 873 )( 873 ))
          (PORT ADR1 ( 968 )( 968 ))
          (PORT ADR2 ( 1839 )( 1839 ))
          (PORT ADR3 ( 283 )( 283 ))
          (PORT ADR4 ( 2251 )( 2251 ))
          (PORT ADR5 ( 1253 )( 1253 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_teof_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 3290 )( 3290 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_teof_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1278 )( 1278 ))
          (PORT ADR2 ( 483 )( 483 ))
          (PORT ADR3 ( 782 )( 782 ))
          (PORT ADR4 ( 1166 )( 1166 ))
          (PORT ADR5 ( 1280 )( 1280 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_wait_cntr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 638 )( 638 ))
          (PORT CLK ( 1833 )( 1833 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 657 )( 657 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_Mcount_wait_cntr_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 383 )( 383 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_05_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1944 )( 1944 ))
          (PORT CLK ( 1738 )( 1738 ))
          (PORT I ( 860 )( 860 ))
          (PORT SRST ( 3151 )( 3151 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_trem_n_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1733 )( 1733 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 3002 )( 3002 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_trem_n_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 491 )( 491 ))
          (PORT ADR2 ( 1194 )( 1194 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 775 )( 775 ))
          (PORT ADR5 ( 411 )( 411 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1084 )( 1084 ))
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3283 )( 3283 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_Mcount_poll_dwaddr_cntr_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR5 ( 876 )( 876 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1084 )( 1084 ))
          (PORT CLK ( 1734 )( 1734 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3281 )( 3281 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_Mcount_poll_dwaddr_cntr_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 373 )( 373 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wren_or00001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 4245 )( 4245 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trn_rsrc_dsc_n_c_54_SLICEL_D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wren_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 517 )( 517 ))
          (PORT ADR4 ( 575 )( 575 ))
          (PORT ADR5 ( 1441 )( 1441 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rden_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 314 )( 314 ))
          (PORT ADR4 ( 751 )( 751 ))
          (PORT ADR5 ( 3806 )( 3806 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rden)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1722 )( 1722 ))
          (PORT I ( 131 )( 131 ))
          (PORT SSET ( 1456 )( 1456 ))
          (PORT SRST ( 793 )( 793 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_en)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 669 )( 669 ))
          (PORT CLK ( 1718 )( 1718 ))
          (PORT I ( 1667 )( 1667 ))
          (PORT SRST ( 3544 )( 3544 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_data_en_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1713 )( 1713 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 3561 )( 3561 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_data_en1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 707 )( 707 ))
          (PORT ADR5 ( 575 )( 575 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_0_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1498 )( 1498 ))
          (PORT ADR5 ( 1221 )( 1221 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM__and00021)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1041 )( 1041 ))
          (PORT ADR4 ( 388 )( 388 ))
          (PORT ADR5 ( 1825 )( 1825 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_write_en)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1892 )( 1892 ))
          (PORT I ( 61 )( 61 ))
          (PORT RST ( 3221 )( 3221 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_write_en_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 916 )( 916 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR4 ( 931 )( 931 ))
          (PORT ADR5 ( 416 )( 416 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_1_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1889 )( 1889 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_1__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3380 )( 3380 ))
          (PORT ADR2 ( 1662 )( 1662 ))
          (PORT ADR3 ( 958 )( 958 ))
          (PORT ADR4 ( 404 )( 404 ))
          (PORT ADR5 ( 624 )( 624 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3267 )( 3267 ))
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_1__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3373 )( 3373 ))
          (PORT ADR2 ( 1661 )( 1661 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 1605 )( 1605 ))
          (PORT ADR5 ( 637 )( 637 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2253 )( 2253 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2689 )( 2689 ))
          (PORT ADR1 ( 1609 )( 1609 ))
          (PORT ADR2 ( 2378 )( 2378 ))
          (PORT ADR3 ( 3204 )( 3204 ))
          (PORT ADR4 ( 1696 )( 1696 ))
          (PORT ADR5 ( 945 )( 945 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2253 )( 2253 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2683 )( 2683 ))
          (PORT ADR1 ( 1604 )( 1604 ))
          (PORT ADR2 ( 2384 )( 2384 ))
          (PORT ADR3 ( 3213 )( 3213 ))
          (PORT ADR4 ( 1602 )( 1602 ))
          (PORT ADR5 ( 683 )( 683 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_11_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1867 )( 1867 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_11__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3187 )( 3187 ))
          (PORT ADR2 ( 1162 )( 1162 ))
          (PORT ADR3 ( 1234 )( 1234 ))
          (PORT ADR4 ( 310 )( 310 ))
          (PORT ADR5 ( 608 )( 608 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3025 )( 3025 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_11__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3176 )( 3176 ))
          (PORT ADR2 ( 1149 )( 1149 ))
          (PORT ADR3 ( 391 )( 391 ))
          (PORT ADR4 ( 1922 )( 1922 ))
          (PORT ADR5 ( 595 )( 595 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 789 )( 789 ))
          (PORT ADR1 ( 692 )( 692 ))
          (PORT ADR2 ( 2271 )( 2271 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 3415 )( 3415 ))
          (PORT ADR5 ( 2678 )( 2678 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 309 )( 309 ))
          (PORT ADR1 ( 882 )( 882 ))
          (PORT ADR2 ( 2278 )( 2278 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 3421 )( 3421 ))
          (PORT ADR5 ( 3063 )( 3063 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 789 )( 789 ))
          (PORT ADR1 ( 658 )( 658 ))
          (PORT ADR2 ( 2050 )( 2050 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 2374 )( 2374 ))
          (PORT ADR5 ( 3007 )( 3007 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 309 )( 309 ))
          (PORT ADR1 ( 789 )( 789 ))
          (PORT ADR2 ( 2055 )( 2055 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 2381 )( 2381 ))
          (PORT ADR5 ( 3013 )( 3013 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_39_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2017 )( 2017 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1254 )( 1254 ))
          (PORT ADR5 ( 915 )( 915 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_38_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2022 )( 2022 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1263 )( 1263 ))
          (PORT ADR5 ( 1063 )( 1063 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2404 )( 2404 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1103 )( 1103 ))
          (PORT ADR5 ( 714 )( 714 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2411 )( 2411 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1109 )( 1109 ))
          (PORT ADR5 ( 786 )( 786 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_teof_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 59 )( 59 ))
          (PORT SET ( 2701 )( 2701 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH SET O ( 777 )( 777 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge RST) (posedge CLK) (272)(272))
        (RECREM(negedge SET) (posedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_teof_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 381 )( 381 ))
          (PORT ADR4 ( 1163 )( 1163 ))
          (PORT ADR5 ( 2518 )( 2518 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q3_54)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1777 )( 1777 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 456 )( 456 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q3_53)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1777 )( 1777 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 625 )( 625 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q3_52)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1777 )( 1777 ))
          (PORT CLK ( 1814 )( 1814 ))
          (PORT I ( 657 )( 657 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_tc_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1012 )( 1012 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 1040 )( 1040 ))
          (PORT SRST ( 3467 )( 3467 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_tc_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1012 )( 1012 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 1207 )( 1207 ))
          (PORT SRST ( 3467 )( 3467 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_tc_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1012 )( 1012 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 1039 )( 1039 ))
          (PORT SRST ( 3465 )( 3465 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_enable_n_not00011_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1155 )( 1155 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_is_same_lock_mux0000107)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 425 )( 425 ))
          (PORT ADR2 ( 1134 )( 1134 ))
          (PORT ADR3 ( 2934 )( 2934 ))
          (PORT ADR4 ( 1932 )( 1932 ))
          (PORT ADR5 ( 2213 )( 2213 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_is_same_lock)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 3289 )( 3289 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_is_same_lock_mux0000113)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1248 )( 1248 ))
          (PORT ADR1 ( 1593 )( 1593 ))
          (PORT ADR2 ( 1045 )( 1045 ))
          (PORT ADR3 ( 1479 )( 1479 ))
          (PORT ADR4 ( 1809 )( 1809 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_init_cpl11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 885 )( 885 ))
          (PORT ADR1 ( 1018 )( 1018 ))
          (PORT ADR2 ( 3369 )( 3369 ))
          (PORT ADR3 ( 1263 )( 1263 ))
          (PORT ADR4 ( 2189 )( 2189 ))
          (PORT ADR5 ( 1551 )( 1551 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_fifo_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3287 )( 3287 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_fifo_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2341 )( 2341 ))
          (PORT ADR3 ( 634 )( 634 ))
          (PORT ADR4 ( 245 )( 245 ))
          (PORT ADR5 ( 2371 )( 2371 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_59_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 3075 )( 3075 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1413 )( 1413 ))
          (PORT ADR5 ( 778 )( 778 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_58_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 3082 )( 3082 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1419 )( 1419 ))
          (PORT ADR5 ( 1168 )( 1168 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_llk_tc_status_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1752 )( 1752 ))
          (PORT I ( 2184 )( 2184 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_elec_idle_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 1606 )( 1606 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1445 )( 1445 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1421 )( 1421 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1265 )( 1265 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1457 )( 1457 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1120 )( 1120 ))
          (PORT CLK ( 1763 )( 1763 ))
          (PORT I ( 131 )( 131 ))
          (PORT SRST ( 3318 )( 3318 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1120 )( 1120 ))
          (PORT CLK ( 1763 )( 1763 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3318 )( 3318 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 559 )( 559 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1120 )( 1120 ))
          (PORT CLK ( 1763 )( 1763 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3316 )( 3316 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 557 )( 557 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1132 )( 1132 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3430 )( 3430 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 870 )( 870 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1132 )( 1132 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3428 )( 3428 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 868 )( 868 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_wait_stg2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 484 )( 484 ))
          (PORT SRST ( 3513 )( 3513 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_wait_stg1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1766 )( 1766 ))
          (PORT I ( 622 )( 622 ))
          (PORT SRST ( 3513 )( 3513 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 62 )( 62 ))
          (PORT SSET ( 3592 )( 3592 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 967 )( 967 ))
          (PORT ADR3 ( 1582 )( 1582 ))
          (PORT ADR4 ( 1710 )( 1710 ))
          (PORT ADR5 ( 1343 )( 1343 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3592 )( 3592 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1577 )( 1577 ))
          (PORT ADR2 ( 948 )( 948 ))
          (PORT ADR3 ( 1854 )( 1854 ))
          (PORT ADR4 ( 1135 )( 1135 ))
          (PORT ADR5 ( 1132 )( 1132 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 710 )( 710 ))
          (PORT CLK ( 1756 )( 1756 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 3590 )( 3590 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1586 )( 1586 ))
          (PORT ADR2 ( 946 )( 946 ))
          (PORT ADR3 ( 1860 )( 1860 ))
          (PORT ADR4 ( 1129 )( 1129 ))
          (PORT ADR5 ( 1137 )( 1137 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_lstatus_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 902 )( 902 ))
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 1824 )( 1824 ))
          (PORT SRST ( 3837 )( 3837 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_cfg_lstatus_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 902 )( 902 ))
          (PORT CLK ( 1755 )( 1755 ))
          (PORT I ( 2555 )( 2555 ))
          (PORT SRST ( 3837 )( 3837 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_10_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 879 )( 879 ))
          (PORT RST ( 3492 )( 3492 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM__and00031)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1004 )( 1004 ))
          (PORT ADR4 ( 372 )( 372 ))
          (PORT ADR5 ( 1784 )( 1784 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3329 )( 3329 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1814 )( 1814 ))
          (PORT ADR1 ( 2052 )( 2052 ))
          (PORT ADR2 ( 916 )( 916 ))
          (PORT ADR3 ( 369 )( 369 ))
          (PORT ADR4 ( 1132 )( 1132 ))
          (PORT ADR5 ( 1342 )( 1342 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3327 )( 3327 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2141 )( 2141 ))
          (PORT ADR1 ( 2299 )( 2299 ))
          (PORT ADR2 ( 919 )( 919 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1129 )( 1129 ))
          (PORT ADR5 ( 1344 )( 1344 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 3194 )( 3194 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1933 )( 1933 ))
          (PORT ADR1 ( 1587 )( 1587 ))
          (PORT ADR2 ( 1119 )( 1119 ))
          (PORT ADR3 ( 760 )( 760 ))
          (PORT ADR4 ( 1343 )( 1343 ))
          (PORT ADR5 ( 961 )( 961 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3192 )( 3192 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_RX_wr_addr_o_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1968 )( 1968 ))
          (PORT ADR1 ( 2197 )( 2197 ))
          (PORT ADR2 ( 1122 )( 1122 ))
          (PORT ADR3 ( 554 )( 554 ))
          (PORT ADR4 ( 1342 )( 1342 ))
          (PORT ADR5 ( 958 )( 958 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_0_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1884 )( 1884 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_0__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3273 )( 3273 ))
          (PORT ADR2 ( 2015 )( 2015 ))
          (PORT ADR3 ( 601 )( 601 ))
          (PORT ADR4 ( 399 )( 399 ))
          (PORT ADR5 ( 847 )( 847 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3380 )( 3380 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_0__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3278 )( 3278 ))
          (PORT ADR2 ( 2013 )( 2013 ))
          (PORT ADR3 ( 395 )( 395 ))
          (PORT ADR4 ( 1634 )( 1634 ))
          (PORT ADR5 ( 844 )( 844 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_1_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3650 )( 3650 ))
          (PORT ADR5 ( 439 )( 439 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2226 )( 2226 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3470 )( 3470 ))
          (PORT ADR1 ( 1468 )( 1468 ))
          (PORT ADR2 ( 2657 )( 2657 ))
          (PORT ADR3 ( 3753 )( 3753 ))
          (PORT ADR4 ( 1795 )( 1795 ))
          (PORT ADR5 ( 1064 )( 1064 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2226 )( 2226 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3469 )( 3469 ))
          (PORT ADR1 ( 1803 )( 1803 ))
          (PORT ADR2 ( 2660 )( 2660 ))
          (PORT ADR3 ( 3755 )( 3755 ))
          (PORT ADR4 ( 1798 )( 1798 ))
          (PORT ADR5 ( 450 )( 450 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_2_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 3321 )( 3321 ))
          (PORT ADR5 ( 751 )( 751 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_10_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1864 )( 1864 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_10__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3151 )( 3151 ))
          (PORT ADR2 ( 1506 )( 1506 ))
          (PORT ADR3 ( 1012 )( 1012 ))
          (PORT ADR4 ( 381 )( 381 ))
          (PORT ADR5 ( 302 )( 302 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3019 )( 3019 ))
          (PORT CLK ( 1850 )( 1850 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_10__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3147 )( 3147 ))
          (PORT ADR2 ( 1501 )( 1501 ))
          (PORT ADR3 ( 377 )( 377 ))
          (PORT ADR4 ( 1556 )( 1556 ))
          (PORT ADR5 ( 307 )( 307 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2360 )( 2360 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 2033 )( 2033 ))
          (PORT ADR5 ( 784 )( 784 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2363 )( 2363 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2035 )( 2035 ))
          (PORT ADR5 ( 1069 )( 1069 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_or00002)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1958 )( 1958 ))
          (PORT ADR1 ( 1241 )( 1241 ))
          (PORT ADR2 ( 2737 )( 2737 ))
          (PORT ADR3 ( 2216 )( 2216 ))
          (PORT ADR4 ( 1600 )( 1600 ))
          (PORT ADR5 ( 2235 )( 2235 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_fifo_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_fifo_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2422 )( 2422 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 139 )( 139 ))
          (PORT ADR5 ( 1349 )( 1349 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1169 )( 1169 ))
          (PORT ADR1 ( 805 )( 805 ))
          (PORT ADR2 ( 2115 )( 2115 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 3396 )( 3396 ))
          (PORT ADR5 ( 2483 )( 2483 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1017 )( 1017 ))
          (PORT ADR1 ( 943 )( 943 ))
          (PORT ADR2 ( 2112 )( 2112 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 3398 )( 3398 ))
          (PORT ADR5 ( 2486 )( 2486 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2085 )( 2085 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2075 )( 2075 ))
          (PORT ADR5 ( 1135 )( 1135 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1827 )( 1827 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2082 )( 2082 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 2077 )( 2077 ))
          (PORT ADR5 ( 866 )( 866 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_37_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2081 )( 2081 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1968 )( 1968 ))
          (PORT ADR5 ( 876 )( 876 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_36_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2078 )( 2078 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1971 )( 1971 ))
          (PORT ADR5 ( 751 )( 751 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_36_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1242 )( 1242 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_36__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1990 )( 1990 ))
          (PORT ADR2 ( 768 )( 768 ))
          (PORT ADR3 ( 1535 )( 1535 ))
          (PORT ADR4 ( 392 )( 392 ))
          (PORT ADR5 ( 448 )( 448 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_36)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2439 )( 2439 ))
          (PORT CLK ( 1823 )( 1823 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_36__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1985 )( 1985 ))
          (PORT ADR2 ( 766 )( 766 ))
          (PORT ADR3 ( 915 )( 915 ))
          (PORT ADR4 ( 1006 )( 1006 ))
          (PORT ADR5 ( 453 )( 453 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 608 )( 608 ))
          (PORT ADR1 ( 911 )( 911 ))
          (PORT ADR2 ( 1760 )( 1760 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1831 )( 1831 ))
          (PORT ADR5 ( 3149 )( 3149 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_8_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 757 )( 757 ))
          (PORT ADR1 ( 767 )( 767 ))
          (PORT ADR2 ( 2322 )( 2322 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2041 )( 2041 ))
          (PORT ADR5 ( 2588 )( 2588 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q2_54)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1728 )( 1728 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 1020 )( 1020 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q2_53)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1728 )( 1728 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 1052 )( 1052 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q2_52)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1728 )( 1728 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 1039 )( 1039 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_59_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 303 )( 303 ))
          (PORT ADR1 ( 975 )( 975 ))
          (PORT ADR2 ( 1003 )( 1003 ))
          (PORT ADR3 ( 374 )( 374 ))
          (PORT ADR4 ( 2525 )( 2525 ))
          (PORT ADR5 ( 1353 )( 1353 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1813 )( 1813 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_58_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 603 )( 603 ))
          (PORT ADR1 ( 652 )( 652 ))
          (PORT ADR2 ( 1006 )( 1006 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 2527 )( 2527 ))
          (PORT ADR5 ( 1356 )( 1356 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lock_useraccess_and000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 306 )( 306 ))
          (PORT ADR5 ( 788 )( 788 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 663 )( 663 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 3666 )( 3666 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1441 )( 1441 ))
          (PORT ADR2 ( 1485 )( 1485 ))
          (PORT ADR3 ( 1485 )( 1485 ))
          (PORT ADR4 ( 1726 )( 1726 ))
          (PORT ADR5 ( 1593 )( 1593 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 663 )( 663 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 3666 )( 3666 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1446 )( 1446 ))
          (PORT ADR2 ( 1481 )( 1481 ))
          (PORT ADR3 ( 1481 )( 1481 ))
          (PORT ADR4 ( 1721 )( 1721 ))
          (PORT ADR5 ( 1591 )( 1591 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 663 )( 663 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 3666 )( 3666 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2008 )( 2008 ))
          (PORT ADR2 ( 1237 )( 1237 ))
          (PORT ADR3 ( 1691 )( 1691 ))
          (PORT ADR4 ( 1510 )( 1510 ))
          (PORT ADR5 ( 1825 )( 1825 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 663 )( 663 ))
          (PORT CLK ( 1719 )( 1719 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 3664 )( 3664 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwaddr_rom0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2010 )( 2010 ))
          (PORT ADR2 ( 1236 )( 1236 ))
          (PORT ADR3 ( 1694 )( 1694 ))
          (PORT ADR4 ( 1513 )( 1513 ))
          (PORT ADR5 ( 1828 )( 1828 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_7_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 4110 )( 4110 ))
          (PORT ADR5 ( 1079 )( 1079 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1915 )( 1915 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 903 )( 903 ))
          (PORT ADR1 ( 1111 )( 1111 ))
          (PORT ADR2 ( 1130 )( 1130 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1742 )( 1742 ))
          (PORT ADR5 ( 1648 )( 1648 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1915 )( 1915 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 293 )( 293 ))
          (PORT ADR1 ( 795 )( 795 ))
          (PORT ADR2 ( 1754 )( 1754 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1746 )( 1746 ))
          (PORT ADR5 ( 1656 )( 1656 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1884 )( 1884 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1564 )( 1564 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 1944 )( 1944 ))
          (PORT ADR5 ( 1233 )( 1233 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1884 )( 1884 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1557 )( 1557 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1949 )( 1949 ))
          (PORT ADR5 ( 804 )( 804 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1344 )( 1344 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1756 )( 1756 ))
          (PORT ADR1 ( 1335 )( 1335 ))
          (PORT ADR2 ( 1812 )( 1812 ))
          (PORT ADR3 ( 1853 )( 1853 ))
          (PORT ADR4 ( 1744 )( 1744 ))
          (PORT ADR5 ( 1201 )( 1201 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1344 )( 1344 ))
          (PORT CLK ( 1877 )( 1877 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1753 )( 1753 ))
          (PORT ADR1 ( 1765 )( 1765 ))
          (PORT ADR2 ( 1817 )( 1817 ))
          (PORT ADR3 ( 1859 )( 1859 ))
          (PORT ADR4 ( 1752 )( 1752 ))
          (PORT ADR5 ( 1313 )( 1313 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1493 )( 1493 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1038 )( 1038 ))
          (PORT ADR1 ( 1496 )( 1496 ))
          (PORT ADR2 ( 1899 )( 1899 ))
          (PORT ADR3 ( 1125 )( 1125 ))
          (PORT ADR4 ( 2030 )( 2030 ))
          (PORT ADR5 ( 1259 )( 1259 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1493 )( 1493 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1031 )( 1031 ))
          (PORT ADR1 ( 1577 )( 1577 ))
          (PORT ADR2 ( 1888 )( 1888 ))
          (PORT ADR3 ( 1124 )( 1124 ))
          (PORT ADR4 ( 2018 )( 2018 ))
          (PORT ADR5 ( 1445 )( 1445 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1493 )( 1493 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1282 )( 1282 ))
          (PORT ADR1 ( 1503 )( 1503 ))
          (PORT ADR2 ( 1632 )( 1632 ))
          (PORT ADR3 ( 1709 )( 1709 ))
          (PORT ADR4 ( 1662 )( 1662 ))
          (PORT ADR5 ( 1814 )( 1814 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1493 )( 1493 ))
          (PORT CLK ( 1863 )( 1863 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1290 )( 1290 ))
          (PORT ADR1 ( 1392 )( 1392 ))
          (PORT ADR2 ( 1636 )( 1636 ))
          (PORT ADR3 ( 1714 )( 1714 ))
          (PORT ADR4 ( 1436 )( 1436 ))
          (PORT ADR5 ( 1883 )( 1883 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_16_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1119 )( 1119 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_16__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 953 )( 953 ))
          (PORT ADR2 ( 1205 )( 1205 ))
          (PORT ADR3 ( 2935 )( 2935 ))
          (PORT ADR4 ( 542 )( 542 ))
          (PORT ADR5 ( 621 )( 621 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2642 )( 2642 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_16__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 940 )( 940 ))
          (PORT ADR2 ( 1204 )( 1204 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR4 ( 1576 )( 1576 ))
          (PORT ADR5 ( 791 )( 791 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_30_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 958 )( 958 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_30__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1291 )( 1291 ))
          (PORT ADR2 ( 1849 )( 1849 ))
          (PORT ADR3 ( 1462 )( 1462 ))
          (PORT ADR4 ( 317 )( 317 ))
          (PORT ADR5 ( 886 )( 886 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2980 )( 2980 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_30__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1280 )( 1280 ))
          (PORT ADR2 ( 1836 )( 1836 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1329 )( 1329 ))
          (PORT ADR5 ( 874 )( 874 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_31_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 981 )( 981 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_31__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1070 )( 1070 ))
          (PORT ADR2 ( 2006 )( 2006 ))
          (PORT ADR3 ( 1912 )( 1912 ))
          (PORT ADR4 ( 316 )( 316 ))
          (PORT ADR5 ( 629 )( 629 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2984 )( 2984 ))
          (PORT CLK ( 1864 )( 1864 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_31__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1057 )( 1057 ))
          (PORT ADR2 ( 1995 )( 1995 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1712 )( 1712 ))
          (PORT ADR5 ( 616 )( 616 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3355 )( 3355 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 468 )( 468 ))
          (PORT ADR1 ( 1205 )( 1205 ))
          (PORT ADR2 ( 1726 )( 1726 ))
          (PORT ADR3 ( 1419 )( 1419 ))
          (PORT ADR4 ( 2400 )( 2400 ))
          (PORT ADR5 ( 2343 )( 2343 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3355 )( 3355 ))
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 472 )( 472 ))
          (PORT ADR1 ( 1133 )( 1133 ))
          (PORT ADR2 ( 1731 )( 1731 ))
          (PORT ADR3 ( 1425 )( 1425 ))
          (PORT ADR4 ( 2408 )( 2408 ))
          (PORT ADR5 ( 2001 )( 2001 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1045 )( 1045 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q2_and00061)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 858 )( 858 ))
          (PORT ADR2 ( 1023 )( 1023 ))
          (PORT ADR3 ( 1214 )( 1214 ))
          (PORT ADR4 ( 759 )( 759 ))
          (PORT ADR5 ( 1667 )( 1667 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3032 )( 3032 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 615 )( 615 ))
          (PORT ADR1 ( 977 )( 977 ))
          (PORT ADR2 ( 1295 )( 1295 ))
          (PORT ADR3 ( 1871 )( 1871 ))
          (PORT ADR4 ( 2160 )( 2160 ))
          (PORT ADR5 ( 2258 )( 2258 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3032 )( 3032 ))
          (PORT CLK ( 1880 )( 1880 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 619 )( 619 ))
          (PORT ADR1 ( 795 )( 795 ))
          (PORT ADR2 ( 1288 )( 1288 ))
          (PORT ADR3 ( 1876 )( 1876 ))
          (PORT ADR4 ( 2157 )( 2157 ))
          (PORT ADR5 ( 2171 )( 2171 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 1084 )( 1084 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 1068 )( 1068 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 1227 )( 1227 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 1199 )( 1199 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 4545 )( 4545 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_23_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1608 )( 1608 ))
          (PORT ADR1 ( 1952 )( 1952 ))
          (PORT ADR2 ( 818 )( 818 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1756 )( 1756 ))
          (PORT ADR5 ( 1417 )( 1417 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1807 )( 1807 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4542 )( 4542 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_22_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1112 )( 1112 ))
          (PORT ADR1 ( 1958 )( 1958 ))
          (PORT ADR2 ( 786 )( 786 ))
          (PORT ADR3 ( 411 )( 411 ))
          (PORT ADR4 ( 1761 )( 1761 ))
          (PORT ADR5 ( 1496 )( 1496 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 4239 )( 4239 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_21_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1855 )( 1855 ))
          (PORT ADR1 ( 2402 )( 2402 ))
          (PORT ADR2 ( 626 )( 626 ))
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR4 ( 1564 )( 1564 ))
          (PORT ADR5 ( 1195 )( 1195 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4236 )( 4236 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_20_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1879 )( 1879 ))
          (PORT ADR1 ( 2407 )( 2407 ))
          (PORT ADR2 ( 400 )( 400 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 1493 )( 1493 ))
          (PORT ADR5 ( 1391 )( 1391 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2320 )( 2320 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 926 )( 926 ))
          (PORT SRST ( 4509 )( 4509 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2320 )( 2320 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1010 )( 1010 ))
          (PORT SRST ( 4511 )( 4511 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2320 )( 2320 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1060 )( 1060 ))
          (PORT SRST ( 4508 )( 4508 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2320 )( 2320 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1159 )( 1159 ))
          (PORT SRST ( 4505 )( 4505 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_ltssm_reset_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 643 )( 643 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2729 )( 2729 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_Mcount_reg_ltssm_reset_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 309 )( 309 ))
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR4 ( 627 )( 627 ))
          (PORT ADR5 ( 908 )( 908 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_ltssm_reset_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 643 )( 643 ))
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2726 )( 2726 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_Mcount_reg_ltssm_reset_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 302 )( 302 ))
          (PORT ADR5 ( 633 )( 633 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 829 )( 829 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3739 )( 3739 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_Mcount_poll_dwaddr_cntr_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1057 )( 1057 ))
          (PORT ADR3 ( 398 )( 398 ))
          (PORT ADR4 ( 926 )( 926 ))
          (PORT ADR5 ( 1014 )( 1014 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 829 )( 829 ))
          (PORT CLK ( 1798 )( 1798 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3736 )( 3736 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_Mcount_poll_dwaddr_cntr_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 931 )( 931 ))
          (PORT ADR4 ( 1063 )( 1063 ))
          (PORT ADR5 ( 989 )( 989 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_not00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1407 )( 1407 ))
          (PORT ADR5 ( 1344 )( 1344 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_TX_trn_td_mux0000_0_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 4066 )( 4066 ))
          (PORT ADR5 ( 1290 )( 1290 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2163 )( 2163 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2198 )( 2198 ))
          (PORT ADR5 ( 1091 )( 1091 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2166 )( 2166 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2200 )( 2200 ))
          (PORT ADR5 ( 387 )( 387 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_2_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1669 )( 1669 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_2__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1727 )( 1727 ))
          (PORT ADR2 ( 992 )( 992 ))
          (PORT ADR3 ( 1723 )( 1723 ))
          (PORT ADR4 ( 403 )( 403 ))
          (PORT ADR5 ( 1023 )( 1023 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2719 )( 2719 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_2__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1725 )( 1725 ))
          (PORT ADR2 ( 997 )( 997 ))
          (PORT ADR3 ( 399 )( 399 ))
          (PORT ADR4 ( 2208 )( 2208 ))
          (PORT ADR5 ( 1018 )( 1018 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_15_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 298 )( 298 ))
          (PORT ADR1 ( 962 )( 962 ))
          (PORT ADR2 ( 1564 )( 1564 ))
          (PORT ADR3 ( 932 )( 932 ))
          (PORT ADR4 ( 1797 )( 1797 ))
          (PORT ADR5 ( 1194 )( 1194 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 309 )( 309 ))
          (PORT ADR1 ( 927 )( 927 ))
          (PORT ADR2 ( 1561 )( 1561 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1792 )( 1792 ))
          (PORT ADR5 ( 1190 )( 1190 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_26_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1392 )( 1392 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_26__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1910 )( 1910 ))
          (PORT ADR2 ( 1631 )( 1631 ))
          (PORT ADR3 ( 1300 )( 1300 ))
          (PORT ADR4 ( 398 )( 398 ))
          (PORT ADR5 ( 607 )( 607 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2775 )( 2775 ))
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_26__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1907 )( 1907 ))
          (PORT ADR2 ( 1627 )( 1627 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1486 )( 1486 ))
          (PORT ADR5 ( 392 )( 392 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_24_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1265 )( 1265 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_24__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1318 )( 1318 ))
          (PORT ADR2 ( 2228 )( 2228 ))
          (PORT ADR3 ( 1782 )( 1782 ))
          (PORT ADR4 ( 403 )( 403 ))
          (PORT ADR5 ( 304 )( 304 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2632 )( 2632 ))
          (PORT CLK ( 1848 )( 1848 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_24__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1313 )( 1313 ))
          (PORT ADR2 ( 2225 )( 2225 ))
          (PORT ADR3 ( 399 )( 399 ))
          (PORT ADR4 ( 1616 )( 1616 ))
          (PORT ADR5 ( 309 )( 309 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_19_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1119 )( 1119 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_19__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 929 )( 929 ))
          (PORT ADR2 ( 1185 )( 1185 ))
          (PORT ADR3 ( 1772 )( 1772 ))
          (PORT ADR4 ( 624 )( 624 ))
          (PORT ADR5 ( 502 )( 502 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2635 )( 2635 ))
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_19__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 925 )( 925 ))
          (PORT ADR2 ( 1190 )( 1190 ))
          (PORT ADR3 ( 619 )( 619 ))
          (PORT ADR4 ( 1421 )( 1421 ))
          (PORT ADR5 ( 500 )( 500 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1507 )( 1507 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 517 )( 517 ))
          (PORT ADR1 ( 1255 )( 1255 ))
          (PORT ADR2 ( 1564 )( 1564 ))
          (PORT ADR3 ( 1341 )( 1341 ))
          (PORT ADR4 ( 2293 )( 2293 ))
          (PORT ADR5 ( 2229 )( 2229 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1507 )( 1507 ))
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 514 )( 514 ))
          (PORT ADR1 ( 1285 )( 1285 ))
          (PORT ADR2 ( 1570 )( 1570 ))
          (PORT ADR3 ( 1344 )( 1344 ))
          (PORT ADR4 ( 2370 )( 2370 ))
          (PORT ADR5 ( 2066 )( 2066 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_29_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 962 )( 962 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_29__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1053 )( 1053 ))
          (PORT ADR2 ( 1958 )( 1958 ))
          (PORT ADR3 ( 2888 )( 2888 ))
          (PORT ADR4 ( 296 )( 296 ))
          (PORT ADR5 ( 754 )( 754 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3116 )( 3116 ))
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_29__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1049 )( 1049 ))
          (PORT ADR2 ( 1953 )( 1953 ))
          (PORT ADR3 ( 373 )( 373 ))
          (PORT ADR4 ( 1426 )( 1426 ))
          (PORT ADR5 ( 451 )( 451 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q2_or0001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1198 )( 1198 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q2_or00012)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 982 )( 982 ))
          (PORT ADR1 ( 1311 )( 1311 ))
          (PORT ADR2 ( 1251 )( 1251 ))
          (PORT ADR3 ( 1052 )( 1052 ))
          (PORT ADR4 ( 1265 )( 1265 ))
          (PORT ADR5 ( 1058 )( 1058 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1038 )( 1038 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q2_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 978 )( 978 ))
          (PORT ADR1 ( 1247 )( 1247 ))
          (PORT ADR2 ( 1263 )( 1263 ))
          (PORT ADR3 ( 1063 )( 1063 ))
          (PORT ADR4 ( 1047 )( 1047 ))
          (PORT ADR5 ( 1308 )( 1308 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_23_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1292 )( 1292 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_23__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1264 )( 1264 ))
          (PORT ADR2 ( 2293 )( 2293 ))
          (PORT ADR3 ( 1987 )( 1987 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR5 ( 844 )( 844 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3440 )( 3440 ))
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_23__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1269 )( 1269 ))
          (PORT ADR2 ( 2289 )( 2289 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 747 )( 747 ))
          (PORT ADR5 ( 841 )( 841 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_dsc_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_dsc_q1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 276 )( 276 ))
          (PORT ADR1 ( 1216 )( 1216 ))
          (PORT ADR2 ( 1263 )( 1263 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 548 )( 548 ))
          (PORT ADR5 ( 1118 )( 1118 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_21_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1392 )( 1392 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_21__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1410 )( 1410 ))
          (PORT ADR2 ( 2211 )( 2211 ))
          (PORT ADR3 ( 2364 )( 2364 ))
          (PORT ADR4 ( 613 )( 613 ))
          (PORT ADR5 ( 751 )( 751 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3736 )( 3736 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_21__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1415 )( 1415 ))
          (PORT ADR2 ( 2207 )( 2207 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1045 )( 1045 ))
          (PORT ADR5 ( 747 )( 747 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 4381 )( 4381 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_19_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1180 )( 1180 ))
          (PORT ADR1 ( 2431 )( 2431 ))
          (PORT ADR2 ( 447 )( 447 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2030 )( 2030 ))
          (PORT ADR5 ( 1363 )( 1363 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1794 )( 1794 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4379 )( 4379 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_18_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1764 )( 1764 ))
          (PORT ADR2 ( 1183 )( 1183 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 2434 )( 2434 ))
          (PORT ADR5 ( 1792 )( 1792 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 1179 )( 1179 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_05_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2528 )( 2528 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 620 )( 620 ))
          (PORT SRST ( 4223 )( 4223 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_05_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2528 )( 2528 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 618 )( 618 ))
          (PORT SRST ( 4223 )( 4223 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_05_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2528 )( 2528 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 783 )( 783 ))
          (PORT SRST ( 4223 )( 4223 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_byte_05_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2528 )( 2528 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 607 )( 607 ))
          (PORT SRST ( 4221 )( 4221 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 4373 )( 4373 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_17_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1571 )( 1571 ))
          (PORT ADR2 ( 1687 )( 1687 ))
          (PORT ADR3 ( 753 )( 753 ))
          (PORT ADR4 ( 2203 )( 2203 ))
          (PORT ADR5 ( 1359 )( 1359 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4371 )( 4371 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_cfg_arb_cfg_arb_td_16_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1544 )( 1544 ))
          (PORT ADR2 ( 1984 )( 1984 ))
          (PORT ADR3 ( 370 )( 370 ))
          (PORT ADR4 ( 1980 )( 1980 ))
          (PORT ADR5 ( 1460 )( 1460 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 999 )( 999 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 898 )( 898 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 1149 )( 1149 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_completer_id_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 1024 )( 1024 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_k_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1759 )( 1759 ))
          (PORT I ( 1148 )( 1148 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_ltssm_reset_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 636 )( 636 ))
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 60 )( 60 ))
          (PORT RST ( 2713 )( 2713 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_Mcount_reg_ltssm_reset_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR5 ( 290 )( 290 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_ltssm_reset_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 636 )( 636 ))
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 2711 )( 2711 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_Mcount_reg_ltssm_reset_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 362 )( 362 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_ltssm_reset_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 669 )( 669 ))
          (PORT ADR4 ( 395 )( 395 ))
          (PORT ADR5 ( 879 )( 879 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 1137 )( 1137 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 1178 )( 1178 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 835 )( 835 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1778 )( 1778 ))
          (PORT I ( 1100 )( 1100 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_lut_dwrw_rom)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1392 )( 1392 ))
          (PORT ADR3 ( 944 )( 944 ))
          (PORT ADR4 ( 507 )( 507 ))
          (PORT ADR5 ( 781 )( 781 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_not00021)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1302 )( 1302 ))
          (PORT ADR4 ( 1360 )( 1360 ))
          (PORT ADR5 ( 443 )( 443 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 900 )( 900 ))
          (PORT ADR1 ( 1160 )( 1160 ))
          (PORT ADR2 ( 2266 )( 2266 ))
          (PORT ADR3 ( 316 )( 316 ))
          (PORT ADR4 ( 2488 )( 2488 ))
          (PORT ADR5 ( 1589 )( 1589 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 896 )( 896 ))
          (PORT ADR1 ( 1110 )( 1110 ))
          (PORT ADR2 ( 2273 )( 2273 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 2497 )( 2497 ))
          (PORT ADR5 ( 1594 )( 1594 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 772 )( 772 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1878 )( 1878 ))
          (PORT ADR5 ( 1486 )( 1486 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1883 )( 1883 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 766 )( 766 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1885 )( 1885 ))
          (PORT ADR5 ( 794 )( 794 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_25_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1283 )( 1283 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_25__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1141 )( 1141 ))
          (PORT ADR2 ( 2260 )( 2260 ))
          (PORT ADR3 ( 2086 )( 2086 ))
          (PORT ADR4 ( 308 )( 308 ))
          (PORT ADR5 ( 802 )( 802 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2656 )( 2656 ))
          (PORT CLK ( 1878 )( 1878 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_25__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1128 )( 1128 ))
          (PORT ADR2 ( 2445 )( 2445 ))
          (PORT ADR3 ( 307 )( 307 ))
          (PORT ADR4 ( 1966 )( 1966 ))
          (PORT ADR5 ( 765 )( 765 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1190 )( 1190 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1227 )( 1227 ))
          (PORT ADR1 ( 1557 )( 1557 ))
          (PORT ADR2 ( 2335 )( 2335 ))
          (PORT ADR3 ( 1529 )( 1529 ))
          (PORT ADR4 ( 1811 )( 1811 ))
          (PORT ADR5 ( 1649 )( 1649 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1190 )( 1190 ))
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 750 )( 750 ))
          (PORT ADR1 ( 1734 )( 1734 ))
          (PORT ADR2 ( 2341 )( 2341 ))
          (PORT ADR3 ( 1534 )( 1534 ))
          (PORT ADR4 ( 1809 )( 1809 ))
          (PORT ADR5 ( 2895 )( 2895 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_57_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2765 )( 2765 ))
          (PORT ADR5 ( 956 )( 956 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_56_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2752 )( 2752 ))
          (PORT ADR5 ( 802 )( 802 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_61_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2541 )( 2541 ))
          (PORT ADR5 ( 726 )( 726 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_d_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1862 )( 1862 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_llk_rx_data_60_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2546 )( 2546 ))
          (PORT ADR5 ( 1367 )( 1367 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_vld_buf)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_vld_buf_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1146 )( 1146 ))
          (PORT ADR1 ( 1283 )( 1283 ))
          (PORT ADR2 ( 3113 )( 3113 ))
          (PORT ADR3 ( 412 )( 412 ))
          (PORT ADR4 ( 738 )( 738 ))
          (PORT ADR5 ( 880 )( 880 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 571 )( 571 ))
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 1868 )( 1868 ))
          (PORT ADR5 ( 926 )( 926 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1871 )( 1871 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 565 )( 565 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 1874 )( 1874 ))
          (PORT ADR5 ( 961 )( 961 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_trn_rcpl_streaming_n_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1879 )( 1879 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 4521 )( 4521 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_trn_rcpl_streaming_n_reg_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 802 )( 802 ))
          (PORT ADR2 ( 1955 )( 1955 ))
          (PORT ADR3 ( 401 )( 401 ))
          (PORT ADR4 ( 1211 )( 1211 ))
          (PORT ADR5 ( 982 )( 982 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_trn_tdst_rdy_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1891 )( 1891 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4223 )( 4223 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_trn_tdst_rdy_n_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 310 )( 310 ))
          (PORT ADR3 ( 438 )( 438 ))
          (PORT ADR4 ( 1104 )( 1104 ))
          (PORT ADR5 ( 1001 )( 1001 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_buf)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 689 )( 689 ))
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_buf_not00031_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1534 )( 1534 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_dsc_buf)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 698 )( 698 ))
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_dsc_buf_not00011_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1667 )( 1667 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_20_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1579 )( 1579 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_20__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1438 )( 1438 ))
          (PORT ADR2 ( 2633 )( 2633 ))
          (PORT ADR3 ( 1799 )( 1799 ))
          (PORT ADR4 ( 795 )( 795 ))
          (PORT ADR5 ( 903 )( 903 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3719 )( 3719 ))
          (PORT CLK ( 1902 )( 1902 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_20__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1437 )( 1437 ))
          (PORT ADR2 ( 2622 )( 2622 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 946 )( 946 ))
          (PORT ADR5 ( 891 )( 891 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_and000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 629 )( 629 ))
          (PORT ADR5 ( 1692 )( 1692 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_buf)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 860 )( 860 ))
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_buf_not00011_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1160 )( 1160 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_rem_n_bit_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1579 )( 1579 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_rem_n_bit_mux0000_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2289 )( 2289 ))
          (PORT ADR3 ( 2111 )( 2111 ))
          (PORT ADR4 ( 536 )( 536 ))
          (PORT ADR5 ( 955 )( 955 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_rem_n_bit)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3930 )( 3930 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_rem_n_bit_mux0000_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2276 )( 2276 ))
          (PORT ADR2 ( 2110 )( 2110 ))
          (PORT ADR3 ( 763 )( 763 ))
          (PORT ADR4 ( 1257 )( 1257 ))
          (PORT ADR5 ( 382 )( 382 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_phy_status_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1355 )( 1355 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_phy_status_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1049 )( 1049 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rxchanisaligned_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1008 )( 1008 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rxchanisaligned_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1784 )( 1784 ))
          (PORT I ( 1071 )( 1071 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2163 )( 2163 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 884 )( 884 ))
          (PORT SRST ( 3687 )( 3687 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2163 )( 2163 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 1043 )( 1043 ))
          (PORT SRST ( 3687 )( 3687 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2163 )( 2163 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 1043 )( 1043 ))
          (PORT SRST ( 3687 )( 3687 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2163 )( 2163 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 1037 )( 1037 ))
          (PORT SRST ( 3685 )( 3685 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_CRMMGMTRSTN1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 824 )( 824 ))
          (PORT ADR2 ( 2778 )( 2778 ))
          (PORT ADR3 ( 3344 )( 3344 ))
          (PORT ADR4 ( 631 )( 631 ))
          (PORT ADR5 ( 918 )( 918 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d2_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 960 )( 960 ))
          (PORT SRST ( 3773 )( 3773 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1884 )( 1884 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2533 )( 2533 ))
          (PORT ADR3 ( 755 )( 755 ))
          (PORT ADR4 ( 2932 )( 2932 ))
          (PORT ADR5 ( 1379 )( 1379 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1884 )( 1884 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2532 )( 2532 ))
          (PORT ADR3 ( 766 )( 766 ))
          (PORT ADR4 ( 2934 )( 2934 ))
          (PORT ADR5 ( 1098 )( 1098 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1901 )( 1901 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1859 )( 1859 ))
          (PORT ADR3 ( 381 )( 381 ))
          (PORT ADR4 ( 2012 )( 2012 ))
          (PORT ADR5 ( 1565 )( 1565 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1901 )( 1901 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_10_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1864 )( 1864 ))
          (PORT ADR3 ( 599 )( 599 ))
          (PORT ADR4 ( 2010 )( 2010 ))
          (PORT ADR5 ( 1182 )( 1182 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_14_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1549 )( 1549 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_14__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1527 )( 1527 ))
          (PORT ADR2 ( 1416 )( 1416 ))
          (PORT ADR3 ( 1831 )( 1831 ))
          (PORT ADR4 ( 613 )( 613 ))
          (PORT ADR5 ( 1336 )( 1336 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2774 )( 2774 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_14__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1532 )( 1532 ))
          (PORT ADR2 ( 1412 )( 1412 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 1918 )( 1918 ))
          (PORT ADR5 ( 1332 )( 1332 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_27_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1546 )( 1546 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_27__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1827 )( 1827 ))
          (PORT ADR2 ( 1494 )( 1494 ))
          (PORT ADR3 ( 1486 )( 1486 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR5 ( 388 )( 388 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2633 )( 2633 ))
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_27__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1823 )( 1823 ))
          (PORT ADR2 ( 1499 )( 1499 ))
          (PORT ADR3 ( 367 )( 367 ))
          (PORT ADR4 ( 1923 )( 1923 ))
          (PORT ADR5 ( 384 )( 384 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_12_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1396 )( 1396 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_12__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1799 )( 1799 ))
          (PORT ADR2 ( 1500 )( 1500 ))
          (PORT ADR3 ( 1923 )( 1923 ))
          (PORT ADR4 ( 400 )( 400 ))
          (PORT ADR5 ( 580 )( 580 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2621 )( 2621 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_12__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1795 )( 1795 ))
          (PORT ADR2 ( 1505 )( 1505 ))
          (PORT ADR3 ( 369 )( 369 ))
          (PORT ADR4 ( 1970 )( 1970 ))
          (PORT ADR5 ( 575 )( 575 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1171 )( 1171 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1318 )( 1318 ))
          (PORT ADR1 ( 1806 )( 1806 ))
          (PORT ADR2 ( 2203 )( 2203 ))
          (PORT ADR3 ( 1622 )( 1622 ))
          (PORT ADR4 ( 1438 )( 1438 ))
          (PORT ADR5 ( 1920 )( 1920 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1171 )( 1171 ))
          (PORT CLK ( 1856 )( 1856 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 757 )( 757 ))
          (PORT ADR1 ( 1481 )( 1481 ))
          (PORT ADR2 ( 1862 )( 1862 ))
          (PORT ADR3 ( 1856 )( 1856 ))
          (PORT ADR4 ( 2000 )( 2000 ))
          (PORT ADR5 ( 1765 )( 1765 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_18_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1275 )( 1275 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_18__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1121 )( 1121 ))
          (PORT ADR2 ( 2419 )( 2419 ))
          (PORT ADR3 ( 1793 )( 1793 ))
          (PORT ADR4 ( 939 )( 939 ))
          (PORT ADR5 ( 290 )( 290 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2629 )( 2629 ))
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_18__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1117 )( 1117 ))
          (PORT ADR2 ( 2416 )( 2416 ))
          (PORT ADR3 ( 935 )( 935 ))
          (PORT ADR4 ( 1098 )( 1098 ))
          (PORT ADR5 ( 762 )( 762 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 798 )( 798 ))
          (PORT ADR3 ( 581 )( 581 ))
          (PORT ADR4 ( 2302 )( 2302 ))
          (PORT ADR5 ( 387 )( 387 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1844 )( 1844 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 797 )( 797 ))
          (PORT ADR3 ( 299 )( 299 ))
          (PORT ADR4 ( 2304 )( 2304 ))
          (PORT ADR5 ( 747 )( 747 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 475 )( 475 ))
          (PORT ADR1 ( 1299 )( 1299 ))
          (PORT ADR2 ( 619 )( 619 ))
          (PORT ADR3 ( 1504 )( 1504 ))
          (PORT ADR4 ( 1348 )( 1348 ))
          (PORT ADR5 ( 938 )( 938 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1858 )( 1858 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 354 )( 354 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1736 )( 1736 ))
          (PORT ADR5 ( 888 )( 888 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1858 )( 1858 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1082 )( 1082 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1739 )( 1739 ))
          (PORT ADR5 ( 839 )( 839 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_22_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1239 )( 1239 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_22__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1344 )( 1344 ))
          (PORT ADR2 ( 2441 )( 2441 ))
          (PORT ADR3 ( 2222 )( 2222 ))
          (PORT ADR4 ( 611 )( 611 ))
          (PORT ADR5 ( 452 )( 452 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3436 )( 3436 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_22__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1340 )( 1340 ))
          (PORT ADR2 ( 2437 )( 2437 ))
          (PORT ADR3 ( 369 )( 369 ))
          (PORT ADR4 ( 1335 )( 1335 ))
          (PORT ADR5 ( 457 )( 457 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_vld_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1872 )( 1872 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3868 )( 3868 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_vld_q1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 891 )( 891 ))
          (PORT ADR1 ( 1381 )( 1381 ))
          (PORT ADR2 ( 282 )( 282 ))
          (PORT ADR3 ( 1028 )( 1028 ))
          (PORT ADR4 ( 407 )( 407 ))
          (PORT ADR5 ( 765 )( 765 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2875 )( 2875 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 610 )( 610 ))
          (PORT ADR1 ( 1105 )( 1105 ))
          (PORT ADR2 ( 2078 )( 2078 ))
          (PORT ADR3 ( 1604 )( 1604 ))
          (PORT ADR4 ( 2295 )( 2295 ))
          (PORT ADR5 ( 2358 )( 2358 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2875 )( 2875 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_td_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 613 )( 613 ))
          (PORT ADR1 ( 1267 )( 1267 ))
          (PORT ADR2 ( 2318 )( 2318 ))
          (PORT ADR3 ( 1601 )( 1601 ))
          (PORT ADR4 ( 2294 )( 2294 ))
          (PORT ADR5 ( 1988 )( 1988 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1878 )( 1878 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_q1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 596 )( 596 ))
          (PORT ADR1 ( 1391 )( 1391 ))
          (PORT ADR2 ( 1532 )( 1532 ))
          (PORT ADR3 ( 376 )( 376 ))
          (PORT ADR4 ( 698 )( 698 ))
          (PORT ADR5 ( 699 )( 699 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rem_buf)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1171 )( 1171 ))
          (PORT CLK ( 1776 )( 1776 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rem_buf_not00011_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 756 )( 756 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_rem_n)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2724 )( 2724 ))
          (PORT CLK ( 1768 )( 1768 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_buf_rem_n_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1388 )( 1388 ))
          (PORT ADR2 ( 920 )( 920 ))
          (PORT ADR3 ( 3232 )( 3232 ))
          (PORT ADR4 ( 2662 )( 2662 ))
          (PORT ADR5 ( 3006 )( 3006 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1001 )( 1001 ))
          (PORT CLK ( 1786 )( 1786 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3727 )( 3727 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_Mcount_poll_dwaddr_cntr_xor_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1460 )( 1460 ))
          (PORT ADR2 ( 605 )( 605 ))
          (PORT ADR3 ( 368 )( 368 ))
          (PORT ADR4 ( 299 )( 299 ))
          (PORT ADR5 ( 1540 )( 1540 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_poll_dwaddr_cntr_d1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1003 )( 1003 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 430 )( 430 ))
          (PORT SRST ( 3744 )( 3744 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 685 )( 685 ))
          (PORT CLK ( 1779 )( 1779 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 3779 )( 3779 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_mux0000_9_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1216 )( 1216 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 685 )( 685 ))
          (PORT CLK ( 1779 )( 1779 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3777 )( 3777 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_wdata_mux0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1213 )( 1213 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 2509 )( 2509 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1755 )( 1755 ))
          (PORT ADR5 ( 1936 )( 1936 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2506 )( 2506 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1870 )( 1870 ))
          (PORT ADR5 ( 2052 )( 2052 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1294 )( 1294 ))
          (PORT ADR3 ( 1672 )( 1672 ))
          (PORT ADR4 ( 2193 )( 2193 ))
          (PORT ADR5 ( 1991 )( 1991 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2683 )( 2683 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_mux0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1271 )( 1271 ))
          (PORT ADR1 ( 672 )( 672 ))
          (PORT ADR2 ( 552 )( 552 ))
          (PORT ADR3 ( 268 )( 268 ))
          (PORT ADR4 ( 1026 )( 1026 ))
          (PORT ADR5 ( 1409 )( 1409 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_elec_idle_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1911 )( 1911 ))
          (PORT I ( 1156 )( 1156 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1510 )( 1510 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 47 )( 47 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_1)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT D ( 777 )( 777 ))
          (PORT CE ( 1341 )( 1341 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 939 )( 939 ))
          (IOPATH CLK Q ( 1579 )( 1579 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_llk_tx_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1510 )( 1510 ))
          (PORT CLK ( 1875 )( 1875 ))
          (PORT I ( 51 )( 51 ))
          (IOPATH CLK O ( 313 )( 313 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (157)(-5))
        (SETUPHOLD(posedge I) (posedge CLK) (7)(194))
        (SETUPHOLD(negedge I) (posedge CLK) (7)(194))
        (RECREM(negedge SET) (posedge CLK) (392)(392))
        (RECREM(negedge RST) (posedge CLK) (269)(269))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_Mshreg_llk_tx_data_0)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK ( 1860 )( 1860 ))
          (PORT D ( 905 )( 905 ))
          (PORT CE ( 1341 )( 1341 ))
          (IOPATH A0 Q ( 94 )( 94 ))
          (IOPATH A1 Q ( 94 )( 94 ))
          (IOPATH A2 Q ( 94 )( 94 ))
          (IOPATH A3 Q ( 94 )( 94 ))
          (IOPATH CLK Q15 ( 1142 )( 1142 ))
          (IOPATH CLK Q ( 1572 )( 1572 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(negedge D) (posedge CLK) (467)(-35))
        (SETUPHOLD(posedge CE) (posedge CLK) (412)(-164))
        (SETUPHOLD(negedge CE) (posedge CLK) (412)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_19_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 608 )( 608 ))
          (PORT ADR1 ( 550 )( 550 ))
          (PORT ADR2 ( 1148 )( 1148 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 1144 )( 1144 ))
          (PORT ADR5 ( 890 )( 890 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1852 )( 1852 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_18_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 952 )( 952 ))
          (PORT ADR1 ( 620 )( 620 ))
          (PORT ADR2 ( 969 )( 969 ))
          (PORT ADR3 ( 386 )( 386 ))
          (PORT ADR4 ( 1149 )( 1149 ))
          (PORT ADR5 ( 883 )( 883 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_last_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1001 )( 1001 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 820 )( 820 ))
          (PORT SRST ( 4677 )( 4677 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_last_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1001 )( 1001 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 837 )( 837 ))
          (PORT SRST ( 4674 )( 4674 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_q3_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 860 )( 860 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1554 )( 1554 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_q3_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 860 )( 860 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1173 )( 1173 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_q3_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 860 )( 860 ))
          (PORT CLK ( 1854 )( 1854 ))
          (PORT I ( 1054 )( 1054 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1799 )( 1799 ))
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 431 )( 431 ))
          (PORT SRST ( 1147 )( 1147 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 536 )( 536 ))
          (PORT ADR1 ( 998 )( 998 ))
          (PORT ADR2 ( 622 )( 622 ))
          (PORT ADR3 ( 906 )( 906 ))
          (PORT ADR4 ( 376 )( 376 ))
          (PORT ADR5 ( 856 )( 856 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1061 )( 1061 ))
          (PORT ADR1 ( 969 )( 969 ))
          (PORT ADR2 ( 609 )( 609 ))
          (PORT ADR3 ( 383 )( 383 ))
          (PORT ADR4 ( 375 )( 375 ))
          (PORT ADR5 ( 843 )( 843 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 311 )( 311 ))
          (PORT ADR1 ( 955 )( 955 ))
          (PORT ADR2 ( 824 )( 824 ))
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR4 ( 960 )( 960 ))
          (PORT ADR5 ( 632 )( 632 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 296 )( 296 ))
          (PORT ADR1 ( 939 )( 939 ))
          (PORT ADR2 ( 830 )( 830 ))
          (PORT ADR3 ( 384 )( 384 ))
          (PORT ADR4 ( 965 )( 965 ))
          (PORT ADR5 ( 636 )( 636 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_2__INV_ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_2CLK)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 743 )( 743 ))
          (PORT I ( 126 )( 126 ))
          (PORT SET ( 1163 )( 1163 ))
          (IOPATH CLK O ( 560 )( 560 ))
          (IOPATH I O ( 272 )( 272 ))
          (IOPATH SET O ( 723 )( 723 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(negedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (negedge CLK) (-37)(195))
        (SETUPHOLD(negedge I) (negedge CLK) (-37)(195))
        (RECREM(negedge RST) (negedge CLK) (272)(272))
        (RECREM(negedge SET) (negedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_q3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 714 )( 714 ))
          (PORT CLK ( 1885 )( 1885 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3909 )( 3909 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_q3_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 480 )( 480 ))
          (PORT ADR5 ( 615 )( 615 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_cnt_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1803 )( 1803 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 560 )( 560 ))
          (PORT SRST ( 4238 )( 4238 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_cnt_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 386 )( 386 ))
          (PORT ADR5 ( 1114 )( 1114 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2504 )( 2504 ))
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 868 )( 868 ))
          (PORT SRST ( 3970 )( 3970 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2504 )( 2504 ))
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 720 )( 720 ))
          (PORT SRST ( 3972 )( 3972 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2504 )( 2504 ))
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 846 )( 846 ))
          (PORT SRST ( 3969 )( 3969 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2504 )( 2504 ))
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 1026 )( 1026 ))
          (PORT SRST ( 3966 )( 3966 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_linkdown_hot_reset_n_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 609 )( 609 ))
          (PORT ADR3 ( 452 )( 452 ))
          (PORT ADR4 ( 537 )( 537 ))
          (PORT ADR5 ( 921 )( 921 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_icdrreset_0_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1153 )( 1153 ))
          (PORT ADR5 ( 705 )( 705 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_user_master_reset_n_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2932 )( 2932 ))
          (PORT ADR3 ( 530 )( 530 ))
          (PORT ADR4 ( 1496 )( 1496 ))
          (PORT ADR5 ( 797 )( 797 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1889 )( 1889 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 3737 )( 3737 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_3__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 393 )( 393 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__114_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1889 )( 1889 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3739 )( 3739 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_p1_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_2__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__115_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1889 )( 1889 ))
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3736 )( 3736 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_1__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 390 )( 390 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__116_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_p1_lut_0__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 526 )( 526 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_19_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1877 )( 1877 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 3765 )( 3765 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_7__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 393 )( 393 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1877 )( 1877 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3767 )( 3767 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_p1_xor_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_6__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__111_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1877 )( 1877 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3764 )( 3764 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_5__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 389 )( 389 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__112_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1877 )( 1877 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 3761 )( 3761 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_4__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__113_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_1_11)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 956 )( 956 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_1_11_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1122 )( 1122 ))
          (PORT ADR2 ( 780 )( 780 ))
          (PORT ADR3 ( 903 )( 903 ))
          (PORT ADR4 ( 394 )( 394 ))
          (PORT ADR5 ( 450 )( 450 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1885 )( 1885 ))
          (PORT I ( 29 )( 29 ))
          (PORT SSET ( 743 )( 743 ))
          (PORT SRST ( 2676 )( 2676 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_1_11_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1049 )( 1049 ))
          (PORT ADR2 ( 609 )( 609 ))
          (PORT ADR3 ( 374 )( 374 ))
          (PORT ADR4 ( 776 )( 776 ))
          (PORT ADR5 ( 586 )( 586 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_k_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 1356 )( 1356 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_elec_idle_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 1540 )( 1540 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_elec_idle_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1840 )( 1840 ))
          (PORT I ( 1723 )( 1723 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q3_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 994 )( 994 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 816 )( 816 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_q3_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 994 )( 994 ))
          (PORT CLK ( 1831 )( 1831 ))
          (PORT I ( 830 )( 830 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_gap_q3_mux0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 899 )( 899 ))
          (PORT ADR1 ( 490 )( 490 ))
          (PORT ADR2 ( 1365 )( 1365 ))
          (PORT ADR3 ( 834 )( 834 ))
          (PORT ADR4 ( 574 )( 574 ))
          (PORT ADR5 ( 573 )( 573 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_29_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 915 )( 915 ))
          (PORT ADR1 ( 1010 )( 1010 ))
          (PORT ADR2 ( 826 )( 826 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 966 )( 966 ))
          (PORT ADR5 ( 651 )( 651 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1839 )( 1839 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_28_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 599 )( 599 ))
          (PORT ADR1 ( 460 )( 460 ))
          (PORT ADR2 ( 1211 )( 1211 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 969 )( 969 ))
          (PORT ADR5 ( 654 )( 654 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_last_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 848 )( 848 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 1232 )( 1232 ))
          (PORT SRST ( 4338 )( 4338 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_last_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 848 )( 848 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 1529 )( 1529 ))
          (PORT SRST ( 4338 )( 4338 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_last_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 848 )( 848 ))
          (PORT CLK ( 1846 )( 1846 ))
          (PORT I ( 1358 )( 1358 ))
          (PORT SRST ( 4336 )( 4336 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_gap_q3_mux0000_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1488 )( 1488 ))
          (PORT ADR3 ( 531 )( 531 ))
          (PORT ADR4 ( 665 )( 665 ))
          (PORT ADR5 ( 728 )( 728 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_27_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 922 )( 922 ))
          (PORT ADR1 ( 957 )( 957 ))
          (PORT ADR2 ( 804 )( 804 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 923 )( 923 ))
          (PORT ADR5 ( 614 )( 614 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1851 )( 1851 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_26_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 910 )( 910 ))
          (PORT ADR1 ( 833 )( 833 ))
          (PORT ADR2 ( 807 )( 807 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 925 )( 925 ))
          (PORT ADR5 ( 617 )( 617 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4020 )( 4020 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_q1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 590 )( 590 ))
          (PORT ADR1 ( 1197 )( 1197 ))
          (PORT ADR2 ( 1237 )( 1237 ))
          (PORT ADR3 ( 296 )( 296 ))
          (PORT ADR4 ( 735 )( 735 ))
          (PORT ADR5 ( 805 )( 805 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_fifo_change)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 1159 )( 1159 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rem_q2_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1037 )( 1037 ))
          (PORT ADR5 ( 769 )( 769 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_cnt_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 3896 )( 3896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_cnt_1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 871 )( 871 ))
          (PORT ADR5 ( 581 )( 581 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_gap_q3_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 553 )( 553 ))
          (PORT ADR1 ( 877 )( 877 ))
          (PORT ADR2 ( 758 )( 758 ))
          (PORT ADR3 ( 1081 )( 1081 ))
          (PORT ADR4 ( 487 )( 487 ))
          (PORT ADR5 ( 504 )( 504 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_gap_q3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1870 )( 1870 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3894 )( 3894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_gap_q3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 923 )( 923 ))
          (PORT ADR2 ( 919 )( 919 ))
          (PORT ADR3 ( 361 )( 361 ))
          (PORT ADR4 ( 290 )( 290 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rem_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1777 )( 1777 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_rem_q1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 588 )( 588 ))
          (PORT ADR1 ( 1019 )( 1019 ))
          (PORT ADR2 ( 1356 )( 1356 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 1579 )( 1579 ))
          (PORT ADR5 ( 723 )( 723 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_linkdown_hot_reset_reg_n)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1769 )( 1769 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 805 )( 805 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_dl_down_last_state)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1772 )( 1772 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 617 )( 617 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_dl_down_last_state_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 271 )( 271 ))
          (PORT ADR3 ( 372 )( 372 ))
          (PORT ADR4 ( 670 )( 670 ))
          (PORT ADR5 ( 738 )( 738 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1882 )( 1882 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 428 )( 428 ))
          (PORT SSET ( 3718 )( 3718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_avail_high_pre_and00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 295 )( 295 ))
          (PORT ADR5 ( 1565 )( 1565 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1964 )( 1964 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2571 )( 2571 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_6_cmp_lt00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 853 )( 853 ))
          (PORT ADR5 ( 605 )( 605 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1964 )( 1964 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2571 )( 2571 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_5_cmp_lt00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 604 )( 604 ))
          (PORT ADR4 ( 1108 )( 1108 ))
          (PORT ADR5 ( 840 )( 840 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1964 )( 1964 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2571 )( 2571 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_2_cmp_lt00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1189 )( 1189 ))
          (PORT ADR5 ( 629 )( 629 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1964 )( 1964 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2569 )( 2569 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_1_cmp_lt00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1195 )( 1195 ))
          (PORT ADR4 ( 634 )( 634 ))
          (PORT ADR5 ( 527 )( 527 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_avail_high)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1961 )( 1961 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 699 )( 699 ))
          (PORT SRST ( 2565 )( 2565 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_avail_high_pre12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 964 )( 964 ))
          (PORT ADR1 ( 1008 )( 1008 ))
          (PORT ADR2 ( 622 )( 622 ))
          (PORT ADR3 ( 2177 )( 2177 ))
          (PORT ADR4 ( 1518 )( 1518 ))
          (PORT ADR5 ( 536 )( 536 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_available_or00001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 866 )( 866 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_available_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1314 )( 1314 ))
          (PORT ADR1 ( 1030 )( 1030 ))
          (PORT ADR2 ( 1506 )( 1506 ))
          (PORT ADR3 ( 1652 )( 1652 ))
          (PORT ADR4 ( 1343 )( 1343 ))
          (PORT ADR5 ( 1444 )( 1444 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_available)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1957 )( 1957 ))
          (PORT I ( 29 )( 29 ))
          (PORT SSET ( 1478 )( 1478 ))
          (PORT SRST ( 2591 )( 2591 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trn_rsrc_dsc_n_c_53_SLICEL_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_0_14)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 519 )( 519 ))
          (PORT ADR2 ( 1430 )( 1430 ))
          (PORT ADR3 ( 533 )( 533 ))
          (PORT ADR4 ( 798 )( 798 ))
          (PORT ADR5 ( 608 )( 608 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_1__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1018 )( 1018 ))
          (PORT ADR3 ( 1912 )( 1912 ))
          (PORT ADR4 ( 1534 )( 1534 ))
          (PORT ADR5 ( 1029 )( 1029 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_0__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1901 )( 1901 ))
          (PORT ADR3 ( 1016 )( 1016 ))
          (PORT ADR4 ( 1521 )( 1521 ))
          (PORT ADR5 ( 1011 )( 1011 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_0_671_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 489 )( 489 ))
          (PORT ADR1 ( 801 )( 801 ))
          (PORT ADR2 ( 1111 )( 1111 ))
          (PORT ADR3 ( 1736 )( 1736 ))
          (PORT ADR4 ( 1223 )( 1223 ))
          (PORT ADR5 ( 1643 )( 1643 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1952 )( 1952 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 698 )( 698 ))
          (PORT SRST ( 2544 )( 2544 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_0_671)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 777 )( 777 ))
          (PORT ADR2 ( 674 )( 674 ))
          (PORT ADR3 ( 144 )( 144 ))
          (PORT ADR4 ( 1201 )( 1201 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_73_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 509 )( 509 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_73_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 612 )( 612 ))
          (PORT ADR1 ( 651 )( 651 ))
          (PORT ADR2 ( 713 )( 713 ))
          (PORT ADR3 ( 1044 )( 1044 ))
          (PORT ADR4 ( 877 )( 877 ))
          (PORT ADR5 ( 326 )( 326 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_73_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 599 )( 599 ))
          (PORT ADR1 ( 484 )( 484 ))
          (PORT ADR2 ( 700 )( 700 ))
          (PORT ADR3 ( 886 )( 886 ))
          (PORT ADR4 ( 956 )( 956 ))
          (PORT ADR5 ( 539 )( 539 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_0__SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1362 )( 1362 ))
          (PORT ADR2 ( 1737 )( 1737 ))
          (PORT ADR3 ( 792 )( 792 ))
          (PORT ADR4 ( 2360 )( 2360 ))
          (PORT ADR5 ( 1172 )( 1172 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1947 )( 1947 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2575 )( 2575 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_0_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 943 )( 943 ))
          (PORT ADR1 ( 977 )( 977 ))
          (PORT ADR2 ( 777 )( 777 ))
          (PORT ADR3 ( 930 )( 930 ))
          (PORT ADR4 ( 654 )( 654 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_79_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 849 )( 849 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_79_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 712 )( 712 ))
          (PORT ADR1 ( 318 )( 318 ))
          (PORT ADR2 ( 828 )( 828 ))
          (PORT ADR3 ( 811 )( 811 ))
          (PORT ADR4 ( 410 )( 410 ))
          (PORT ADR5 ( 1224 )( 1224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_79_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 705 )( 705 ))
          (PORT ADR1 ( 481 )( 481 ))
          (PORT ADR2 ( 815 )( 815 ))
          (PORT ADR3 ( 883 )( 883 ))
          (PORT ADR4 ( 408 )( 408 ))
          (PORT ADR5 ( 956 )( 956 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_72_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 609 )( 609 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_72_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1059 )( 1059 ))
          (PORT ADR1 ( 903 )( 903 ))
          (PORT ADR2 ( 500 )( 500 ))
          (PORT ADR3 ( 583 )( 583 ))
          (PORT ADR4 ( 544 )( 544 ))
          (PORT ADR5 ( 997 )( 997 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_72_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1048 )( 1048 ))
          (PORT ADR1 ( 1058 )( 1058 ))
          (PORT ADR2 ( 499 )( 499 ))
          (PORT ADR3 ( 613 )( 613 ))
          (PORT ADR4 ( 537 )( 537 ))
          (PORT ADR5 ( 676 )( 676 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_1__SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 627 )( 627 ))
          (PORT ADR2 ( 1248 )( 1248 ))
          (PORT ADR3 ( 1876 )( 1876 ))
          (PORT ADR4 ( 1965 )( 1965 ))
          (PORT ADR5 ( 721 )( 721 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1932 )( 1932 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2563 )( 2563 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_1_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1077 )( 1077 ))
          (PORT ADR1 ( 536 )( 536 ))
          (PORT ADR2 ( 1168 )( 1168 ))
          (PORT ADR3 ( 505 )( 505 ))
          (PORT ADR4 ( 956 )( 956 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_78_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 843 )( 843 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_78_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 560 )( 560 ))
          (PORT ADR1 ( 583 )( 583 ))
          (PORT ADR2 ( 921 )( 921 ))
          (PORT ADR3 ( 617 )( 617 ))
          (PORT ADR4 ( 967 )( 967 ))
          (PORT ADR5 ( 329 )( 329 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_78_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 553 )( 553 ))
          (PORT ADR1 ( 971 )( 971 ))
          (PORT ADR2 ( 909 )( 909 ))
          (PORT ADR3 ( 609 )( 609 ))
          (PORT ADR4 ( 554 )( 554 ))
          (PORT ADR5 ( 297 )( 297 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 2591 )( 2591 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1626 )( 1626 ))
          (PORT ADR5 ( 2219 )( 2219 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2589 )( 2589 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1244 )( 1244 ))
          (PORT ADR5 ( 2225 )( 2225 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 2599 )( 2599 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1422 )( 1422 ))
          (PORT ADR5 ( 2441 )( 2441 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 62 )( 62 ))
          (PORT SSET ( 2599 )( 2599 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1380 )( 1380 ))
          (PORT ADR5 ( 2461 )( 2461 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 2599 )( 2599 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1339 )( 1339 ))
          (PORT ADR5 ( 2685 )( 2685 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1922 )( 1922 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2597 )( 2597 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1274 )( 1274 ))
          (PORT ADR5 ( 2694 )( 2694 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_74_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 997 )( 997 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_74_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 829 )( 829 ))
          (PORT ADR1 ( 752 )( 752 ))
          (PORT ADR2 ( 1166 )( 1166 ))
          (PORT ADR3 ( 490 )( 490 ))
          (PORT ADR4 ( 1039 )( 1039 ))
          (PORT ADR5 ( 891 )( 891 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_74_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 816 )( 816 ))
          (PORT ADR1 ( 554 )( 554 ))
          (PORT ADR2 ( 1155 )( 1155 ))
          (PORT ADR3 ( 537 )( 537 ))
          (PORT ADR4 ( 889 )( 889 ))
          (PORT ADR5 ( 471 )( 471 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_80_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 504 )( 504 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_80_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 321 )( 321 ))
          (PORT ADR1 ( 1084 )( 1084 ))
          (PORT ADR2 ( 815 )( 815 ))
          (PORT ADR3 ( 576 )( 576 ))
          (PORT ADR4 ( 707 )( 707 ))
          (PORT ADR5 ( 800 )( 800 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_80_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 320 )( 320 ))
          (PORT ADR1 ( 531 )( 531 ))
          (PORT ADR2 ( 804 )( 804 ))
          (PORT ADR3 ( 403 )( 403 ))
          (PORT ADR4 ( 885 )( 885 ))
          (PORT ADR5 ( 604 )( 604 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1947 )( 1947 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 718 )( 718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1731 )( 1731 ))
          (PORT ADR5 ( 3092 )( 3092 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1947 )( 1947 ))
          (PORT I ( 62 )( 62 ))
          (PORT SSET ( 718 )( 718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1430 )( 1430 ))
          (PORT ADR5 ( 3081 )( 3081 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1947 )( 1947 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 718 )( 718 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1970 )( 1970 ))
          (PORT ADR5 ( 2823 )( 2823 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1947 )( 1947 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 716 )( 716 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1818 )( 1818 ))
          (PORT ADR5 ( 2821 )( 2821 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1952 )( 1952 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2764 )( 2764 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_5_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2502 )( 2502 ))
          (PORT ADR1 ( 1234 )( 1234 ))
          (PORT ADR2 ( 1976 )( 1976 ))
          (PORT ADR3 ( 1314 )( 1314 ))
          (PORT ADR4 ( 2162 )( 2162 ))
          (PORT ADR5 ( 1439 )( 1439 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1952 )( 1952 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2762 )( 2762 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_4_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2508 )( 2508 ))
          (PORT ADR1 ( 1379 )( 1379 ))
          (PORT ADR2 ( 1682 )( 1682 ))
          (PORT ADR3 ( 1308 )( 1308 ))
          (PORT ADR4 ( 2167 )( 2167 ))
          (PORT ADR5 ( 1443 )( 1443 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 1200 )( 1200 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_not00011_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2340 )( 2340 ))
          (PORT ADR2 ( 2392 )( 2392 ))
          (PORT ADR3 ( 1369 )( 1369 ))
          (PORT ADR4 ( 1510 )( 1510 ))
          (PORT ADR5 ( 895 )( 895 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 1272 )( 1272 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_is_same_lock_mux0000113_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1497 )( 1497 ))
          (PORT ADR2 ( 883 )( 883 ))
          (PORT ADR3 ( 1362 )( 1362 ))
          (PORT ADR4 ( 2381 )( 2381 ))
          (PORT ADR5 ( 2339 )( 2339 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 1296 )( 1296 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1613 )( 1613 ))
          (PORT ADR4 ( 2123 )( 2123 ))
          (PORT ADR5 ( 1712 )( 1712 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1924 )( 1924 ))
          (PORT I ( 1353 )( 1353 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1156 )( 1156 ))
          (PORT ADR1 ( 1301 )( 1301 ))
          (PORT ADR2 ( 1636 )( 1636 ))
          (PORT ADR3 ( 744 )( 744 ))
          (PORT ADR4 ( 524 )( 524 ))
          (PORT ADR5 ( 1209 )( 1209 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_icdrreset_3_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1476 )( 1476 ))
          (PORT ADR5 ( 1092 )( 1092 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_dst_req_n1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2567 )( 2567 ))
          (PORT ADR1 ( 1354 )( 1354 ))
          (PORT ADR2 ( 1568 )( 1568 ))
          (PORT ADR3 ( 2340 )( 2340 ))
          (PORT ADR4 ( 1809 )( 1809 ))
          (PORT ADR5 ( 1711 )( 1711 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_dst_req_n_q2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1961 )( 1961 ))
          (PORT I ( 446 )( 446 ))
          (PORT SSET ( 2830 )( 2830 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_dst_cont_req_n1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2129 )( 2129 ))
          (PORT ADR2 ( 1551 )( 1551 ))
          (PORT ADR3 ( 2818 )( 2818 ))
          (PORT ADR4 ( 1132 )( 1132 ))
          (PORT ADR5 ( 2153 )( 2153 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_dst_req_n_q1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1961 )( 1961 ))
          (PORT I ( 609 )( 609 ))
          (PORT SSET ( 2828 )( 2828 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_or00012)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 893 )( 893 ))
          (PORT ADR1 ( 712 )( 712 ))
          (PORT ADR2 ( 1598 )( 1598 ))
          (PORT ADR3 ( 1157 )( 1157 ))
          (PORT ADR4 ( 258 )( 258 ))
          (PORT ADR5 ( 1130 )( 1130 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1964 )( 1964 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2894 )( 2894 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_3_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2468 )( 2468 ))
          (PORT ADR1 ( 1732 )( 1732 ))
          (PORT ADR2 ( 918 )( 918 ))
          (PORT ADR3 ( 1429 )( 1429 ))
          (PORT ADR4 ( 2861 )( 2861 ))
          (PORT ADR5 ( 858 )( 858 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1964 )( 1964 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2892 )( 2892 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_2_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2466 )( 2466 ))
          (PORT ADR1 ( 1516 )( 1516 ))
          (PORT ADR2 ( 1004 )( 1004 ))
          (PORT ADR3 ( 1436 )( 1436 ))
          (PORT ADR4 ( 2870 )( 2870 ))
          (PORT ADR5 ( 772 )( 772 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_k_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1930 )( 1930 ))
          (PORT I ( 1147 )( 1147 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 493 )( 493 ))
          (PORT ADR2 ( 1736 )( 1736 ))
          (PORT ADR3 ( 1482 )( 1482 ))
          (PORT ADR4 ( 917 )( 917 ))
          (PORT ADR5 ( 1269 )( 1269 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2737 )( 2737 ))
          (PORT ADR5 ( 1027 )( 1027 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_71_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1064 )( 1064 ))
          (PORT ADR1 ( 1212 )( 1212 ))
          (PORT ADR2 ( 1391 )( 1391 ))
          (PORT ADR3 ( 1625 )( 1625 ))
          (PORT ADR4 ( 1253 )( 1253 ))
          (PORT ADR5 ( 1780 )( 1780 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 1222 )( 1222 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 1045 )( 1045 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 1219 )( 1219 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 872 )( 872 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1903 )( 1903 ))
          (PORT I ( 881 )( 881 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_detect_rx_loopback_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 727 )( 727 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_elec_idle_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 1222 )( 1222 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_compliance_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 896 )( 896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_polarity_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 863 )( 863 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_or000011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 951 )( 951 ))
          (PORT ADR5 ( 1445 )( 1445 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_70_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1419 )( 1419 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_70_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1742 )( 1742 ))
          (PORT ADR1 ( 798 )( 798 ))
          (PORT ADR2 ( 1472 )( 1472 ))
          (PORT ADR3 ( 1156 )( 1156 ))
          (PORT ADR4 ( 828 )( 828 ))
          (PORT ADR5 ( 882 )( 882 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_current_non_posted_available_n_d)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2796 )( 2796 ))
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_70_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1489 )( 1489 ))
          (PORT ADR1 ( 1054 )( 1054 ))
          (PORT ADR2 ( 1380 )( 1380 ))
          (PORT ADR3 ( 723 )( 723 ))
          (PORT ADR4 ( 1151 )( 1151 ))
          (PORT ADR5 ( 968 )( 968 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 1201 )( 1201 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 1203 )( 1203 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 1346 )( 1346 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1893 )( 1893 ))
          (PORT I ( 1257 )( 1257 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 1201 )( 1201 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 1203 )( 1203 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 1244 )( 1244 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1372 )( 1372 ))
          (PORT ADR2 ( 2717 )( 2717 ))
          (PORT ADR3 ( 665 )( 665 ))
          (PORT ADR4 ( 2549 )( 2549 ))
          (PORT ADR5 ( 2270 )( 2270 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1888 )( 1888 ))
          (PORT I ( 1426 )( 1426 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_2_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1124 )( 1124 ))
          (PORT ADR4 ( 1685 )( 1685 ))
          (PORT ADR5 ( 1374 )( 1374 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_src_dsc_n1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 1622 )( 1622 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_17_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1429 )( 1429 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_17__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1474 )( 1474 ))
          (PORT ADR2 ( 2132 )( 2132 ))
          (PORT ADR3 ( 2278 )( 2278 ))
          (PORT ADR4 ( 545 )( 545 ))
          (PORT ADR5 ( 411 )( 411 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2831 )( 2831 ))
          (PORT CLK ( 1868 )( 1868 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_17__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1461 )( 1461 ))
          (PORT ADR2 ( 2454 )( 2454 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 1170 )( 1170 ))
          (PORT ADR5 ( 489 )( 489 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_eof_n1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 861 )( 861 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_fifo_change_or00001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 2781 )( 2781 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trn_rsrc_dsc_n_c_52_SLICEL_D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_tc_fifo_change_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 609 )( 609 ))
          (PORT ADR1 ( 803 )( 803 ))
          (PORT ADR2 ( 658 )( 658 ))
          (PORT ADR3 ( 1075 )( 1075 ))
          (PORT ADR4 ( 401 )( 401 ))
          (PORT ADR5 ( 907 )( 907 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 400 )( 400 ))
          (PORT ADR1 ( 492 )( 492 ))
          (PORT ADR2 ( 812 )( 812 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 1130 )( 1130 ))
          (PORT ADR5 ( 1029 )( 1029 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1861 )( 1861 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 309 )( 309 ))
          (PORT ADR1 ( 704 )( 704 ))
          (PORT ADR2 ( 819 )( 819 ))
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR4 ( 1136 )( 1136 ))
          (PORT ADR5 ( 1038 )( 1038 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 1020 )( 1020 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 1191 )( 1191 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 1385 )( 1385 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 1426 )( 1426 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_sof_n1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 616 )( 616 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_fifo_pcpl_ok_final)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 803 )( 803 ))
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 4518 )( 4518 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_fifo_pcpl_ok_final_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 408 )( 408 ))
          (PORT ADR4 ( 3451 )( 3451 ))
          (PORT ADR5 ( 1739 )( 1739 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_28_)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 1451 )( 1451 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_28__F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1287 )( 1287 ))
          (PORT ADR2 ( 1939 )( 1939 ))
          (PORT ADR3 ( 2573 )( 2573 ))
          (PORT ADR4 ( 544 )( 544 ))
          (PORT ADR5 ( 776 )( 776 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 3277 )( 3277 ))
          (PORT CLK ( 1882 )( 1882 ))
          (PORT I ( 29 )( 29 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_arb_tx_td_mux0000_28__G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1286 )( 1286 ))
          (PORT ADR2 ( 1926 )( 1926 ))
          (PORT ADR3 ( 394 )( 394 ))
          (PORT ADR4 ( 2149 )( 2149 ))
          (PORT ADR5 ( 763 )( 763 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 1422 )( 1422 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_init_cpl11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 964 )( 964 ))
          (PORT ADR3 ( 1521 )( 1521 ))
          (PORT ADR4 ( 1648 )( 1648 ))
          (PORT ADR5 ( 1675 )( 1675 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 1165 )( 1165 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_or000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 860 )( 860 ))
          (PORT ADR1 ( 988 )( 988 ))
          (PORT ADR2 ( 1132 )( 1132 ))
          (PORT ADR3 ( 960 )( 960 ))
          (PORT ADR4 ( 162 )( 162 ))
          (PORT ADR5 ( 1871 )( 1871 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 1213 )( 1213 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_first_mux0000_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 710 )( 710 ))
          (PORT ADR1 ( 1874 )( 1874 ))
          (PORT ADR2 ( 2229 )( 2229 ))
          (PORT ADR3 ( 1477 )( 1477 ))
          (PORT ADR4 ( 1347 )( 1347 ))
          (PORT ADR5 ( 506 )( 506 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1887 )( 1887 ))
          (PORT I ( 1192 )( 1192 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_or000111_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1354 )( 1354 ))
          (PORT ADR2 ( 2235 )( 2235 ))
          (PORT ADR3 ( 1054 )( 1054 ))
          (PORT ADR4 ( 1475 )( 1475 ))
          (PORT ADR5 ( 715 )( 715 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_fifo_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 707 )( 707 ))
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 800 )( 800 ))
          (PORT SSET ( 4192 )( 4192 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_fifo_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 707 )( 707 ))
          (PORT CLK ( 1890 )( 1890 ))
          (PORT I ( 797 )( 797 ))
          (PORT SSET ( 4190 )( 4190 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_fifo_pcpl_ok_final_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 3772 )( 3772 ))
          (PORT ADR4 ( 811 )( 811 ))
          (PORT ADR5 ( 2041 )( 2041 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_k_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1896 )( 1896 ))
          (PORT I ( 1435 )( 1435 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_buf_divert1_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 482 )( 482 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_compliance_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 727 )( 727 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_buf_divert12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1760 )( 1760 ))
          (PORT ADR1 ( 1228 )( 1228 ))
          (PORT ADR2 ( 558 )( 558 ))
          (PORT ADR3 ( 1152 )( 1152 ))
          (PORT ADR4 ( 346 )( 346 ))
          (PORT ADR5 ( 1091 )( 1091 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 32 )( 32 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_buf_divert11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1216 )( 1216 ))
          (PORT ADR3 ( 604 )( 604 ))
          (PORT ADR4 ( 1080 )( 1080 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pipe_tx_data_l2_3__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1007 )( 1007 ))
          (IOPATH ADR1 O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 874 )( 874 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1899 )( 1899 ))
          (PORT I ( 898 )( 898 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_elec_idle_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1901 )( 1901 ))
          (PORT I ( 885 )( 885 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1901 )( 1901 ))
          (PORT I ( 717 )( 717 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_detect_rx_loopback_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1901 )( 1901 ))
          (PORT I ( 874 )( 874 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1901 )( 1901 ))
          (PORT I ( 896 )( 896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_only_eof1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 996 )( 996 ))
          (PORT ADR2 ( 1070 )( 1070 ))
          (PORT ADR3 ( 430 )( 430 ))
          (PORT ADR4 ( 331 )( 331 ))
          (PORT ADR5 ( 789 )( 789 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_shift_pipe1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1824 )( 1824 ))
          (PORT ADR4 ( 1721 )( 1721 ))
          (PORT ADR5 ( 541 )( 541 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_sof)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 665 )( 665 ))
          (PORT CLK ( 1900 )( 1900 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 3927 )( 3927 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_sof_mux00001_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 526 )( 526 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_fifo)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 524 )( 524 ))
          (PORT CLK ( 1821 )( 1821 ))
          (PORT I ( 131 )( 131 ))
          (PORT SSET ( 903 )( 903 ))
          (PORT SRST ( 4076 )( 4076 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_cnt_0_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 551 )( 551 ))
          (PORT ADR4 ( 1554 )( 1554 ))
          (PORT ADR5 ( 497 )( 497 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_polarity_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 877 )( 877 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_elec_idle_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 897 )( 897 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 886 )( 886 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1829 )( 1829 ))
          (PORT I ( 880 )( 880 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_detect_rx_loopback_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 727 )( 727 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 865 )( 865 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_compliance_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1826 )( 1826 ))
          (PORT I ( 896 )( 896 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_1__INV_ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_1CLK)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 618 )( 618 ))
          (PORT I ( 119 )( 119 ))
          (PORT SET ( 891 )( 891 ))
          (IOPATH CLK O ( 560 )( 560 ))
          (IOPATH I O ( 272 )( 272 ))
          (IOPATH SET O ( 723 )( 723 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(negedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (negedge CLK) (-37)(195))
        (SETUPHOLD(negedge I) (negedge CLK) (-37)(195))
        (RECREM(negedge RST) (negedge CLK) (272)(272))
        (RECREM(negedge SET) (negedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_phy_status_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 1841 )( 1841 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_phy_status_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1820 )( 1820 ))
          (PORT I ( 1207 )( 1207 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2523 )( 2523 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 899 )( 899 ))
          (PORT SRST ( 4219 )( 4219 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2523 )( 2523 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 1203 )( 1203 ))
          (PORT SRST ( 4219 )( 4219 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2523 )( 2523 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 716 )( 716 ))
          (PORT SRST ( 4219 )( 4219 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2523 )( 2523 ))
          (PORT CLK ( 1805 )( 1805 ))
          (PORT I ( 1230 )( 1230 ))
          (PORT SRST ( 4217 )( 4217 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2546 )( 2546 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 736 )( 736 ))
          (PORT SRST ( 4344 )( 4344 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2546 )( 2546 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 723 )( 723 ))
          (PORT SRST ( 4344 )( 4344 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2546 )( 2546 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 716 )( 716 ))
          (PORT SRST ( 4344 )( 4344 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2546 )( 2546 ))
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 1230 )( 1230 ))
          (PORT SRST ( 4342 )( 4342 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2693 )( 2693 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 906 )( 906 ))
          (PORT SRST ( 4348 )( 4348 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2693 )( 2693 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 723 )( 723 ))
          (PORT SRST ( 4348 )( 4348 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2693 )( 2693 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 716 )( 716 ))
          (PORT SRST ( 4348 )( 4348 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2693 )( 2693 ))
          (PORT CLK ( 1788 )( 1788 ))
          (PORT I ( 1241 )( 1241 ))
          (PORT SRST ( 4346 )( 4346 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_mux0000171_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 742 )( 742 ))
          (PORT ADR3 ( 881 )( 881 ))
          (PORT ADR4 ( 664 )( 664 ))
          (PORT ADR5 ( 1371 )( 1371 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 1035 )( 1035 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_mux0000171_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1171 )( 1171 ))
          (PORT ADR1 ( 2081 )( 2081 ))
          (PORT ADR2 ( 877 )( 877 ))
          (PORT ADR3 ( 1606 )( 1606 ))
          (PORT ADR4 ( 967 )( 967 ))
          (PORT ADR5 ( 153 )( 153 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 1157 )( 1157 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1790 )( 1790 ))
          (PORT I ( 995 )( 995 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_mux0000139)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1447 )( 1447 ))
          (PORT ADR1 ( 1137 )( 1137 ))
          (PORT ADR2 ( 692 )( 692 ))
          (PORT ADR3 ( 692 )( 692 ))
          (PORT ADR4 ( 1572 )( 1572 ))
          (PORT ADR5 ( 790 )( 790 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2834 )( 2834 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 1231 )( 1231 ))
          (PORT SRST ( 3764 )( 3764 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2834 )( 2834 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 1211 )( 1211 ))
          (PORT SRST ( 3764 )( 3764 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2834 )( 2834 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 889 )( 889 ))
          (PORT SRST ( 3764 )( 3764 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_management_interface_mgmt_rdata_d1_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2834 )( 2834 ))
          (PORT CLK ( 1800 )( 1800 ))
          (PORT I ( 728 )( 728 ))
          (PORT SRST ( 3762 )( 3762 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_0__INV_ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_0CLK)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 617 )( 617 ))
          (PORT I ( 131 )( 131 ))
          (PORT SET ( 509 )( 509 ))
          (IOPATH CLK O ( 560 )( 560 ))
          (IOPATH I O ( 272 )( 272 ))
          (IOPATH SET O ( 723 )( 723 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(negedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (negedge CLK) (-37)(195))
        (SETUPHOLD(negedge I) (negedge CLK) (-37)(195))
        (RECREM(negedge RST) (negedge CLK) (272)(272))
        (RECREM(negedge SET) (negedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_enable_ltssm_reset)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 527 )( 527 ))
          (PORT CLK ( 1815 )( 1815 ))
          (PORT I ( 59 )( 59 ))
          (PORT RST ( 3200 )( 3200 ))
          (IOPATH CLK O ( 307 )( 307 ))
          (IOPATH RST O ( 695 )( 695 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_enable_ltssm_reset_mux00001_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 799 )( 799 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1890 )( 1890 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 3818 )( 3818 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_3__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 387 )( 387 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__128_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1890 )( 1890 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3818 )( 3818 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_p2_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_2__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__129_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1890 )( 1890 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 24 )( 24 ))
          (PORT SSET ( 3818 )( 3818 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_1__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__130_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1890 )( 1890 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 3816 )( 3816 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_p2_lut_0__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_21_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1884 )( 1884 ))
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 3837 )( 3837 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_7__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 387 )( 387 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1884 )( 1884 ))
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3837 )( 3837 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_p2_xor_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_6__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 380 )( 380 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__125_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1884 )( 1884 ))
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3837 )( 3837 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_5__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__126_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1884 )( 1884 ))
          (PORT CLK ( 1818 )( 1818 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 3835 )( 3835 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_p2_4__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__127_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 733 )( 733 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 1050 )( 1050 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 1044 )( 1044 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq00008147_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 532 )( 532 ))
          (PORT ADR1 ( 317 )( 317 ))
          (PORT ADR2 ( 893 )( 893 ))
          (PORT ADR3 ( 402 )( 402 ))
          (PORT ADR4 ( 771 )( 771 ))
          (PORT ADR5 ( 776 )( 776 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_polarity_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1828 )( 1828 ))
          (PORT I ( 870 )( 870 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq00008147)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1057 )( 1057 ))
          (PORT ADR1 ( 529 )( 529 ))
          (PORT ADR2 ( 297 )( 297 ))
          (PORT ADR3 ( 614 )( 614 ))
          (PORT ADR4 ( 790 )( 790 ))
          (PORT ADR5 ( 245 )( 245 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 1060 )( 1060 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 717 )( 717 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq00018147_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 784 )( 784 ))
          (PORT ADR1 ( 303 )( 303 ))
          (PORT ADR2 ( 1053 )( 1053 ))
          (PORT ADR3 ( 401 )( 401 ))
          (PORT ADR4 ( 785 )( 785 ))
          (PORT ADR5 ( 388 )( 388 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1830 )( 1830 ))
          (PORT I ( 1107 )( 1107 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq0001_INV1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1079 )( 1079 ))
          (PORT ADR1 ( 396 )( 396 ))
          (PORT ADR2 ( 755 )( 755 ))
          (PORT ADR3 ( 651 )( 651 ))
          (PORT ADR4 ( 313 )( 313 ))
          (PORT ADR5 ( 258 )( 258 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq00008147_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 400 )( 400 ))
          (PORT ADR1 ( 790 )( 790 ))
          (PORT ADR2 ( 463 )( 463 ))
          (PORT ADR3 ( 650 )( 650 ))
          (PORT ADR4 ( 674 )( 674 ))
          (PORT ADR5 ( 1061 )( 1061 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2170 )( 2170 ))
          (PORT CLK ( 1816 )( 1816 ))
          (PORT I ( 591 )( 591 ))
          (PORT SRST ( 3916 )( 3916 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq00018147_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 639 )( 639 ))
          (PORT ADR1 ( 601 )( 601 ))
          (PORT ADR2 ( 890 )( 890 ))
          (PORT ADR3 ( 528 )( 528 ))
          (PORT ADR4 ( 289 )( 289 ))
          (PORT ADR5 ( 401 )( 401 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_completion_available_cmp_eq00018147)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 311 )( 311 ))
          (PORT ADR1 ( 397 )( 397 ))
          (PORT ADR2 ( 1086 )( 1086 ))
          (PORT ADR3 ( 954 )( 954 ))
          (PORT ADR4 ( 544 )( 544 ))
          (PORT ADR5 ( 465 )( 465 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE app_PIO_PIO_EP_EP_MEM_w_pre_wr_data_0_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2979 )( 2979 ))
          (PORT ADR5 ( 1892 )( 1892 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1937 )( 1937 ))
          (PORT I ( 61 )( 61 ))
          (PORT SRST ( 2544 )( 2544 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_7_cmp_lt00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 831 )( 831 ))
          (PORT ADR4 ( 589 )( 589 ))
          (PORT ADR5 ( 1082 )( 1082 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1937 )( 1937 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2544 )( 2544 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_4_cmp_lt00001_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 594 )( 594 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1937 )( 1937 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2544 )( 2544 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_high_mask_3_cmp_lt00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1156 )( 1156 ))
          (PORT ADR4 ( 518 )( 518 ))
          (PORT ADR5 ( 615 )( 615 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_1_16)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 600 )( 600 ))
          (PORT ADR3 ( 299 )( 299 ))
          (PORT ADR4 ( 1412 )( 1412 ))
          (PORT ADR5 ( 1085 )( 1085 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_1_28)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1499 )( 1499 ))
          (PORT ADR1 ( 1025 )( 1025 ))
          (PORT ADR2 ( 696 )( 696 ))
          (PORT ADR3 ( 432 )( 432 ))
          (PORT ADR4 ( 735 )( 735 ))
          (PORT ADR5 ( 525 )( 525 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1934 )( 1934 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2547 )( 2547 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_1_38)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 923 )( 923 ))
          (PORT ADR4 ( 996 )( 996 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_avail_high_pre111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1239 )( 1239 ))
          (PORT ADR3 ( 382 )( 382 ))
          (PORT ADR4 ( 995 )( 995 ))
          (PORT ADR5 ( 758 )( 758 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_avail_high_pre11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 865 )( 865 ))
          (PORT ADR2 ( 678 )( 678 ))
          (PORT ADR3 ( 792 )( 792 ))
          (PORT ADR4 ( 712 )( 712 ))
          (PORT ADR5 ( 442 )( 442 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1930 )( 1930 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2574 )( 2574 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 759 )( 759 ))
          (PORT ADR1 ( 522 )( 522 ))
          (PORT ADR2 ( 1169 )( 1169 ))
          (PORT ADR3 ( 282 )( 282 ))
          (PORT ADR4 ( 1864 )( 1864 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_2__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1509 )( 1509 ))
          (PORT ADR3 ( 2075 )( 2075 ))
          (PORT ADR4 ( 1007 )( 1007 ))
          (PORT ADR5 ( 995 )( 995 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1925 )( 1925 ))
          (PORT I ( 62 )( 62 ))
          (PORT SRST ( 2519 )( 2519 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_low_pre_2_)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 139 )( 139 ))
          (PORT ADR1 ( 835 )( 835 ))
          (PORT ADR2 ( 1210 )( 1210 ))
          (PORT ADR3 ( 1093 )( 1093 ))
          (PORT ADR4 ( 622 )( 622 ))
          (PORT ADR5 ( 1339 )( 1339 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_2__SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 654 )( 654 ))
          (PORT ADR5 ( 791 )( 791 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_high_pre_0_671_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 537 )( 537 ))
          (PORT ADR3 ( 1826 )( 1826 ))
          (PORT ADR4 ( 1192 )( 1192 ))
          (PORT ADR5 ( 1718 )( 1718 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 2554 )( 2554 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2170 )( 2170 ))
          (PORT ADR5 ( 2221 )( 2221 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2552 )( 2552 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2175 )( 2175 ))
          (PORT ADR5 ( 2224 )( 2224 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1913 )( 1913 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 761 )( 761 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 2567 )( 2567 ))
          (PORT ADR5 ( 941 )( 941 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1913 )( 1913 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 679 )( 679 ))
          (PORT ADR3 ( 882 )( 882 ))
          (PORT ADR4 ( 2323 )( 2323 ))
          (PORT ADR5 ( 730 )( 730 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1913 )( 1913 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 924 )( 924 ))
          (PORT ADR3 ( 322 )( 322 ))
          (PORT ADR4 ( 2322 )( 2322 ))
          (PORT ADR5 ( 733 )( 733 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_76_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 523 )( 523 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_76_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 748 )( 748 ))
          (PORT ADR1 ( 1041 )( 1041 ))
          (PORT ADR2 ( 313 )( 313 ))
          (PORT ADR3 ( 766 )( 766 ))
          (PORT ADR4 ( 390 )( 390 ))
          (PORT ADR5 ( 810 )( 810 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_76_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 743 )( 743 ))
          (PORT ADR1 ( 681 )( 681 ))
          (PORT ADR2 ( 318 )( 318 ))
          (PORT ADR3 ( 848 )( 848 ))
          (PORT ADR4 ( 614 )( 614 ))
          (PORT ADR5 ( 392 )( 392 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 2565 )( 2565 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1675 )( 1675 ))
          (PORT ADR5 ( 2156 )( 2156 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2563 )( 2563 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_non_posted_available_n_d_or0000_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1714 )( 1714 ))
          (PORT ADR5 ( 2068 )( 2068 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_75_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 517 )( 517 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_75_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 915 )( 915 ))
          (PORT ADR1 ( 862 )( 862 ))
          (PORT ADR2 ( 398 )( 398 ))
          (PORT ADR3 ( 595 )( 595 ))
          (PORT ADR4 ( 524 )( 524 ))
          (PORT ADR5 ( 313 )( 313 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_75_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 911 )( 911 ))
          (PORT ADR1 ( 1035 )( 1035 ))
          (PORT ADR2 ( 394 )( 394 ))
          (PORT ADR3 ( 595 )( 595 ))
          (PORT ADR4 ( 516 )( 516 ))
          (PORT ADR5 ( 287 )( 287 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_is_same_lock_mux0000107_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 719 )( 719 ))
          (PORT ADR1 ( 772 )( 772 ))
          (PORT ADR2 ( 1040 )( 1040 ))
          (PORT ADR3 ( 316 )( 316 ))
          (PORT ADR4 ( 620 )( 620 ))
          (PORT ADR5 ( 728 )( 728 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 61 )( 61 ))
          (PORT SSET ( 2572 )( 2572 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1427 )( 1427 ))
          (PORT ADR5 ( 2454 )( 2454 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 62 )( 62 ))
          (PORT SSET ( 2572 )( 2572 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1733 )( 1733 ))
          (PORT ADR5 ( 2450 )( 2450 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 2572 )( 2572 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1182 )( 1182 ))
          (PORT ADR5 ( 2660 )( 2660 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1895 )( 1895 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 2570 )( 2570 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_posted_available_n_d_or0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1499 )( 1499 ))
          (PORT ADR5 ( 2663 )( 2663 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_77_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 526 )( 526 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_77_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1236 )( 1236 ))
          (PORT ADR1 ( 732 )( 732 ))
          (PORT ADR2 ( 965 )( 965 ))
          (PORT ADR3 ( 474 )( 474 ))
          (PORT ADR4 ( 1001 )( 1001 ))
          (PORT ADR5 ( 868 )( 868 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_77_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1232 )( 1232 ))
          (PORT ADR1 ( 429 )( 429 ))
          (PORT ADR2 ( 960 )( 960 ))
          (PORT ADR3 ( 519 )( 519 ))
          (PORT ADR4 ( 860 )( 860 ))
          (PORT ADR5 ( 558 )( 558 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2658 )( 2658 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_mux0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1254 )( 1254 ))
          (PORT ADR1 ( 749 )( 749 ))
          (PORT ADR2 ( 312 )( 312 ))
          (PORT ADR3 ( 616 )( 616 ))
          (PORT ADR4 ( 1290 )( 1290 ))
          (PORT ADR5 ( 878 )( 878 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1905 )( 1905 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2656 )( 2656 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_tc_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1257 )( 1257 ))
          (PORT ADR1 ( 987 )( 987 ))
          (PORT ADR2 ( 309 )( 309 ))
          (PORT ADR3 ( 619 )( 619 ))
          (PORT ADR4 ( 1339 )( 1339 ))
          (PORT ADR5 ( 594 )( 594 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 814 )( 814 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_0_1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 947 )( 947 ))
          (PORT ADR1 ( 1336 )( 1336 ))
          (PORT ADR2 ( 885 )( 885 ))
          (PORT ADR3 ( 686 )( 686 ))
          (PORT ADR4 ( 391 )( 391 ))
          (PORT ADR5 ( 298 )( 298 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1913 )( 1913 ))
          (PORT I ( 29 )( 29 ))
          (PORT SRST ( 2728 )( 2728 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_0_1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 320 )( 320 ))
          (PORT ADR1 ( 1007 )( 1007 ))
          (PORT ADR2 ( 1216 )( 1216 ))
          (PORT ADR3 ( 371 )( 371 ))
          (PORT ADR4 ( 747 )( 747 ))
          (PORT ADR5 ( 455 )( 455 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_next_fifo_mux0000_1_111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 465 )( 465 ))
          (PORT ADR4 ( 2274 )( 2274 ))
          (PORT ADR5 ( 2671 )( 2671 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_is_same_queueavail)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1913 )( 1913 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2726 )( 2726 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_is_same_queueavail_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 400 )( 400 ))
          (PORT ADR2 ( 487 )( 487 ))
          (PORT ADR3 ( 597 )( 597 ))
          (PORT ADR4 ( 657 )( 657 ))
          (PORT ADR5 ( 863 )( 863 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2738 )( 2738 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_7_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2804 )( 2804 ))
          (PORT ADR1 ( 1110 )( 1110 ))
          (PORT ADR2 ( 1129 )( 1129 ))
          (PORT ADR3 ( 1783 )( 1783 ))
          (PORT ADR4 ( 2636 )( 2636 ))
          (PORT ADR5 ( 1540 )( 1540 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1920 )( 1920 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2736 )( 2736 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_6_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2803 )( 2803 ))
          (PORT ADR1 ( 1026 )( 1026 ))
          (PORT ADR2 ( 1649 )( 1649 ))
          (PORT ADR3 ( 1786 )( 1786 ))
          (PORT ADR4 ( 2638 )( 2638 ))
          (PORT ADR5 ( 1178 )( 1178 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1925 )( 1925 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 875 )( 875 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1179 )( 1179 ))
          (PORT ADR5 ( 2469 )( 2469 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1925 )( 1925 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 873 )( 873 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1180 )( 1180 ))
          (PORT ADR5 ( 2471 )( 2471 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1930 )( 1930 ))
          (PORT I ( 60 )( 60 ))
          (PORT SRST ( 2742 )( 2742 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_1_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2087 )( 2087 ))
          (PORT ADR1 ( 1230 )( 1230 ))
          (PORT ADR2 ( 1399 )( 1399 ))
          (PORT ADR3 ( 1228 )( 1228 ))
          (PORT ADR4 ( 2941 )( 2941 ))
          (PORT ADR5 ( 1205 )( 1205 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1930 )( 1930 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2740 )( 2740 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_queue_available_0_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 2084 )( 2084 ))
          (PORT ADR1 ( 1215 )( 1215 ))
          (PORT ADR2 ( 1696 )( 1696 ))
          (PORT ADR3 ( 1231 )( 1231 ))
          (PORT ADR4 ( 2434 )( 2434 ))
          (PORT ADR5 ( 1796 )( 1796 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_any_available_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1934 )( 1934 ))
          (PORT I ( 998 )( 998 ))
          (PORT SRST ( 2803 )( 2803 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1937 )( 1937 ))
          (PORT I ( 60 )( 60 ))
          (PORT SSET ( 676 )( 676 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 903 )( 903 ))
          (PORT ADR5 ( 2449 )( 2449 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1937 )( 1937 ))
          (PORT I ( 59 )( 59 ))
          (PORT SSET ( 674 )( 674 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_completion_available_n_d_or0000_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 988 )( 988 ))
          (PORT ADR5 ( 2448 )( 2448 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mmux__COND_71_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1185 )( 1185 ))
          (PORT ADR1 ( 1695 )( 1695 ))
          (PORT ADR2 ( 1200 )( 1200 ))
          (PORT ADR3 ( 1244 )( 1244 ))
          (PORT ADR4 ( 899 )( 899 ))
          (PORT ADR5 ( 833 )( 833 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_current_completion_available_n_d)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2608 )( 2608 ))
          (PORT CLK ( 1939 )( 1939 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_current_completion_available_n_d_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1631 )( 1631 ))
          (PORT ADR3 ( 1361 )( 1361 ))
          (PORT ADR4 ( 276 )( 276 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1878 )( 1878 ))
          (PORT I ( 709 )( 709 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 1212 )( 1212 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 815 )( 815 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 973 )( 973 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1876 )( 1876 ))
          (PORT I ( 927 )( 927 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 865 )( 865 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_k_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 1024 )( 1024 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 1005 )( 1005 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 926 )( 926 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_first_mux0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1721 )( 1721 ))
          (PORT ADR5 ( 892 )( 892 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_3__INV_ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_3CLK)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 780 )( 780 ))
          (PORT I ( 119 )( 119 ))
          (PORT SET ( 660 )( 660 ))
          (IOPATH CLK O ( 560 )( 560 ))
          (IOPATH I O ( 272 )( 272 ))
          (IOPATH SET O ( 723 )( 723 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(negedge GE) (negedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (negedge CLK) (-37)(195))
        (SETUPHOLD(negedge I) (negedge CLK) (-37)(195))
        (RECREM(negedge RST) (negedge CLK) (272)(272))
        (RECREM(negedge SET) (negedge CLK) (402)(402))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_valid_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 815 )( 815 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_valid_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 1169 )( 1169 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rxchanisaligned_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 929 )( 929 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rxchanisaligned_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1866 )( 1866 ))
          (PORT I ( 1005 )( 1005 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_en_elec_idle_resetb_1_not00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 823 )( 823 ))
          (PORT ADR5 ( 496 )( 496 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_3_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 956 )( 956 ))
          (PORT ADR4 ( 768 )( 768 ))
          (PORT ADR5 ( 739 )( 739 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_first_mux0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1537 )( 1537 ))
          (PORT ADR1 ( 1339 )( 1339 ))
          (PORT ADR2 ( 878 )( 878 ))
          (PORT ADR3 ( 670 )( 670 ))
          (PORT ADR4 ( 651 )( 651 ))
          (PORT ADR5 ( 756 )( 756 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1857 )( 1857 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 2959 )( 2959 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_rstpot1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1291 )( 1291 ))
          (PORT ADR3 ( 873 )( 873 ))
          (PORT ADR4 ( 839 )( 839 ))
          (PORT ADR5 ( 278 )( 278 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 768 )( 768 ))
          (PORT ADR1 ( 1036 )( 1036 ))
          (PORT ADR2 ( 935 )( 935 ))
          (PORT ADR3 ( 765 )( 765 ))
          (PORT ADR4 ( 934 )( 934 ))
          (PORT ADR5 ( 1698 )( 1698 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1853 )( 1853 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_12_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 388 )( 388 ))
          (PORT ADR1 ( 926 )( 926 ))
          (PORT ADR2 ( 674 )( 674 ))
          (PORT ADR3 ( 860 )( 860 ))
          (PORT ADR4 ( 932 )( 932 ))
          (PORT ADR5 ( 1598 )( 1598 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_first_mux0000_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 488 )( 488 ))
          (PORT ADR2 ( 2279 )( 2279 ))
          (PORT ADR3 ( 1338 )( 1338 ))
          (PORT ADR4 ( 1067 )( 1067 ))
          (PORT ADR5 ( 875 )( 875 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_transaction_first_mux0000_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1861 )( 1861 ))
          (PORT ADR2 ( 1578 )( 1578 ))
          (PORT ADR3 ( 1140 )( 1140 ))
          (PORT ADR4 ( 625 )( 625 ))
          (PORT ADR5 ( 224 )( 224 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1380 )( 1380 ))
          (PORT ADR3 ( 366 )( 366 ))
          (PORT ADR4 ( 1834 )( 1834 ))
          (PORT ADR5 ( 306 )( 306 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1376 )( 1376 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1830 )( 1830 ))
          (PORT ADR5 ( 454 )( 454 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_25_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 447 )( 447 ))
          (PORT ADR1 ( 567 )( 567 ))
          (PORT ADR2 ( 1244 )( 1244 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 1162 )( 1162 ))
          (PORT ADR5 ( 1345 )( 1345 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1847 )( 1847 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_24_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 297 )( 297 ))
          (PORT ADR1 ( 1018 )( 1018 ))
          (PORT ADR2 ( 718 )( 718 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1165 )( 1165 ))
          (PORT ADR5 ( 1348 )( 1348 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1677 )( 1677 ))
          (PORT ADR3 ( 319 )( 319 ))
          (PORT ADR4 ( 1668 )( 1668 ))
          (PORT ADR5 ( 1201 )( 1201 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_17_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 624 )( 624 ))
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR4 ( 2087 )( 2087 ))
          (PORT ADR5 ( 614 )( 614 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1834 )( 1834 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_16_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1169 )( 1169 ))
          (PORT ADR3 ( 359 )( 359 ))
          (PORT ADR4 ( 2084 )( 2084 ))
          (PORT ADR5 ( 688 )( 688 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_tc_not0001_inv31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 859 )( 859 ))
          (PORT ADR1 ( 885 )( 885 ))
          (PORT ADR2 ( 771 )( 771 ))
          (PORT ADR3 ( 976 )( 976 ))
          (PORT ADR4 ( 664 )( 664 ))
          (PORT ADR5 ( 1557 )( 1557 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_src_last_req_n_q)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 1770 )( 1770 ))
          (PORT SSET ( 4480 )( 4480 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_ch_tc_not0001_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1120 )( 1120 ))
          (PORT ADR1 ( 529 )( 529 ))
          (PORT ADR2 ( 567 )( 567 ))
          (PORT ADR3 ( 1166 )( 1166 ))
          (PORT ADR4 ( 481 )( 481 ))
          (PORT ADR5 ( 443 )( 443 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_final_xfer_d)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1842 )( 1842 ))
          (PORT I ( 59 )( 59 ))
          (PORT SRST ( 4478 )( 4478 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_llk_rx_ch_tc_or000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1104 )( 1104 ))
          (PORT ADR3 ( 398 )( 398 ))
          (PORT ADR4 ( 1387 )( 1387 ))
          (PORT ADR5 ( 1696 )( 1696 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_rstpot_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1042 )( 1042 ))
          (PORT ADR1 ( 1950 )( 1950 ))
          (PORT ADR2 ( 1304 )( 1304 ))
          (PORT ADR3 ( 1119 )( 1119 ))
          (PORT ADR4 ( 1354 )( 1354 ))
          (PORT ADR5 ( 2195 )( 2195 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1849 )( 1849 ))
          (PORT I ( 62 )( 62 ))
          (PORT SSET ( 4493 )( 4493 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 4003 )( 4003 ))
          (PORT ADR1 ( 1606 )( 1606 ))
          (PORT ADR2 ( 2193 )( 2193 ))
          (PORT ADR3 ( 388 )( 388 ))
          (PORT ADR4 ( 1522 )( 1522 ))
          (PORT ADR5 ( 139 )( 139 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 986 )( 986 ))
          (PORT ADR3 ( 366 )( 366 ))
          (PORT ADR4 ( 2404 )( 2404 ))
          (PORT ADR5 ( 729 )( 729 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_30_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 982 )( 982 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 2399 )( 2399 ))
          (PORT ADR5 ( 1160 )( 1160 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_23_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 738 )( 738 ))
          (PORT ADR3 ( 756 )( 756 ))
          (PORT ADR4 ( 2188 )( 2188 ))
          (PORT ADR5 ( 777 )( 777 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1855 )( 1855 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_22_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 737 )( 737 ))
          (PORT ADR3 ( 299 )( 299 ))
          (PORT ADR4 ( 2191 )( 2191 ))
          (PORT ADR5 ( 910 )( 910 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1180 )( 1180 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1264 )( 1264 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1266 )( 1266 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_1_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1003 )( 1003 ))
          (PORT ADR4 ( 1336 )( 1336 ))
          (PORT ADR5 ( 1641 )( 1641 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1860 )( 1860 ))
          (PORT I ( 1322 )( 1322 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 1180 )( 1180 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 1264 )( 1264 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 1321 )( 1321 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_data_reg_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1865 )( 1865 ))
          (PORT I ( 1318 )( 1318 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 1409 )( 1409 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_shift_pipe1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1218 )( 1218 ))
          (PORT ADR1 ( 1139 )( 1139 ))
          (PORT ADR2 ( 2109 )( 2109 ))
          (PORT ADR3 ( 451 )( 451 ))
          (PORT ADR4 ( 805 )( 805 ))
          (PORT ADR5 ( 257 )( 257 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 868 )( 868 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_llk_tx_src_rdy_n1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 683 )( 683 ))
          (PORT ADR1 ( 1002 )( 1002 ))
          (PORT ADR2 ( 670 )( 670 ))
          (PORT ADR3 ( 1135 )( 1135 ))
          (PORT ADR4 ( 2104 )( 2104 ))
          (PORT ADR5 ( 456 )( 456 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 1014 )( 1014 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_polarity_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 697 )( 697 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_icdrreset_2_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 944 )( 944 ))
          (PORT ADR5 ( 969 )( 969 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 61 )( 61 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1250 )( 1250 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR4 ( 1740 )( 1740 ))
          (PORT ADR5 ( 455 )( 455 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 62 )( 62 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_buf_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1247 )( 1247 ))
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR4 ( 1736 )( 1736 ))
          (PORT ADR5 ( 315 )( 315 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 60 )( 60 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_21_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 596 )( 596 ))
          (PORT ADR1 ( 622 )( 622 ))
          (PORT ADR2 ( 1554 )( 1554 ))
          (PORT ADR3 ( 372 )( 372 ))
          (PORT ADR4 ( 893 )( 893 ))
          (PORT ADR5 ( 635 )( 635 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1869 )( 1869 ))
          (PORT I ( 59 )( 59 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_td_q1_mux0000_20_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 599 )( 599 ))
          (PORT ADR1 ( 879 )( 879 ))
          (PORT ADR2 ( 917 )( 917 ))
          (PORT ADR3 ( 283 )( 283 ))
          (PORT ADR4 ( 892 )( 892 ))
          (PORT ADR5 ( 638 )( 638 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 716 )( 716 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_crmpwrsoftresetn_capture)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 889 )( 889 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 694 )( 694 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_k_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1874 )( 1874 ))
          (PORT I ( 702 )( 702 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_vld_q3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 702 )( 702 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 445 )( 445 ))
          (PORT SRST ( 3902 )( 3902 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_vld_q2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 702 )( 702 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 756 )( 756 ))
          (PORT SRST ( 3902 )( 3902 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_q3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 702 )( 702 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 507 )( 507 ))
          (PORT SRST ( 3902 )( 3902 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_sof_q2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 702 )( 702 ))
          (PORT CLK ( 1873 )( 1873 ))
          (PORT I ( 634 )( 634 ))
          (PORT SRST ( 3900 )( 3900 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_last_and00001_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 27 )( 27 ))
          (PORT IB ( 28 )( 28 ))
          (PORT SEL ( 510 )( 510 ))
          (IOPATH IA O ( 161 )( 161 ))
          (IOPATH IB O ( 163 )( 163 ))
          (IOPATH SEL O ( 223 )( 223 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_last_and000012)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 620 )( 620 ))
          (PORT ADR1 ( 552 )( 552 ))
          (PORT ADR2 ( 2521 )( 2521 ))
          (PORT ADR3 ( 1842 )( 1842 ))
          (PORT ADR4 ( 715 )( 715 ))
          (PORT ADR5 ( 954 )( 954 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_fifo_last_and000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 615 )( 615 ))
          (PORT ADR4 ( 959 )( 959 ))
          (PORT ADR5 ( 1043 )( 1043 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 995 )( 995 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_status_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1804 )( 1804 ))
          (PORT I ( 853 )( 853 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 1212 )( 1212 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_fifo_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 649 )( 649 ))
          (PORT ADR5 ( 1028 )( 1028 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 861 )( 861 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 1151 )( 1151 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_last_completion_mux000027)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2236 )( 2236 ))
          (PORT ADR3 ( 1077 )( 1077 ))
          (PORT ADR4 ( 1871 )( 1871 ))
          (PORT ADR5 ( 2541 )( 2541 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1802 )( 1802 ))
          (PORT I ( 1190 )( 1190 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_k_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 1040 )( 1040 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_block_sof_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 938 )( 938 ))
          (PORT ADR5 ( 805 )( 805 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 869 )( 869 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 1005 )( 1005 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 926 )( 926 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_icdrreset_1_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 966 )( 966 ))
          (PORT ADR5 ( 867 )( 867 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_tx_bridge_tx_bridge_eof_q2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 1101 )( 1101 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 747 )( 747 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_valid_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 961 )( 961 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_valid_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1771 )( 1771 ))
          (PORT I ( 1052 )( 1052 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_rx_en_elec_idle_resetb_0_not00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 707 )( 707 ))
          (PORT ADR5 ( 571 )( 571 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_cdrreset_0_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 871 )( 871 ))
          (PORT ADR4 ( 869 )( 869 ))
          (PORT ADR5 ( 804 )( 804 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_capture_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 1215 )( 1215 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_capture_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 858 )( 858 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_capture_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 1205 )( 1205 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_use_reset_logic_reset_i_resetmode_false_ltssm_capture_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1792 )( 1792 ))
          (PORT I ( 991 )( 991 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_reg_enable_ltssm_reset_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1060 )( 1060 ))
          (PORT ADR1 ( 1303 )( 1303 ))
          (PORT ADR2 ( 866 )( 866 ))
          (PORT ADR3 ( 783 )( 783 ))
          (PORT ADR4 ( 692 )( 692 ))
          (PORT ADR5 ( 1024 )( 1024 ))
          (IOPATH ADR0 O ( 94 )( 94 ))
          (IOPATH ADR1 O ( 94 )( 94 ))
          (IOPATH ADR2 O ( 94 )( 94 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_k_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 1212 )( 1212 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_power_down_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 865 )( 865 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 862 )( 862 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_elec_idle_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1799 )( 1799 ))
          (PORT I ( 1008 )( 1008 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 707 )( 707 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_compliance_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 705 )( 705 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_detect_rx_loopback_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 852 )( 852 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_gt_tx_data_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1801 )( 1801 ))
          (PORT I ( 926 )( 926 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (RECREM(negedge SET) (posedge CLK) (397)(397))
        (RECREM(negedge RST) (posedge CLK) (275)(275))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 703 )( 703 ))
          (PORT SRST ( 3876 )( 3876 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 865 )( 865 ))
          (PORT SRST ( 3876 )( 3876 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 864 )( 864 ))
          (PORT SRST ( 3876 )( 3876 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1795 )( 1795 ))
          (PORT I ( 702 )( 702 ))
          (PORT SRST ( 3874 )( 3874 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 863 )( 863 ))
          (PORT SRST ( 3806 )( 3806 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 705 )( 705 ))
          (PORT SRST ( 3806 )( 3806 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 699 )( 699 ))
          (PORT SRST ( 3806 )( 3806 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_rx_credit_cpl_tlp_cntr_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 1791 )( 1791 ))
          (PORT I ( 867 )( 867 ))
          (PORT SRST ( 3804 )( 3804 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2143 )( 2143 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 3889 )( 3889 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_3__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 366 )( 366 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__121_SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2143 )( 2143 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3889 )( 3889 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_cy_3_)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CYINIT CO[0] ( 385 )( 385 ))
          (IOPATH CYINIT CO[1] ( 477 )( 477 ))
          (IOPATH CYINIT CO[2] ( 544 )( 544 ))
          (IOPATH CYINIT CO[3] ( 475 )( 475 ))
          (IOPATH CYINIT O[0] ( 339 )( 339 ))
          (IOPATH CYINIT O[1] ( 417 )( 417 ))
          (IOPATH CYINIT O[2] ( 533 )( 533 ))
          (IOPATH CYINIT O[3] ( 584 )( 584 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH DI[3] CO[3] ( 179 )( 179 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_2__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 360 )( 360 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__122_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2143 )( 2143 ))
          (PORT CLK ( 1789 )( 1789 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3889 )( 3889 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_1__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__123_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_lut_0__INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 603 )( 603 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE trn_rsrc_dsc_n_c_20_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2056 )( 2056 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 26 )( 26 ))
          (PORT SRST ( 3944 )( 3944 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_7__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 366 )( 366 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2056 )( 2056 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3944 )( 3944 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_Mcount_cpl_tlp_rcntr_xor_7_)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] ( 26 )( 26 ))
          (PORT S[1] ( 26 )( 26 ))
          (PORT S[2] ( 28 )( 28 ))
          (PORT S[3] ( 27 )( 27 ))
          (IOPATH CI CO[0] ( 190 )( 190 ))
          (IOPATH CI CO[1] ( 153 )( 153 ))
          (IOPATH CI CO[2] ( 214 )( 214 ))
          (IOPATH CI CO[3] ( 104 )( 104 ))
          (IOPATH CI O[0] ( 153 )( 153 ))
          (IOPATH CI O[1] ( 223 )( 223 ))
          (IOPATH CI O[2] ( 209 )( 209 ))
          (IOPATH CI O[3] ( 280 )( 280 ))
          (IOPATH DI[0] CO[0] ( 184 )( 184 ))
          (IOPATH DI[0] CO[1] ( 367 )( 367 ))
          (IOPATH DI[0] CO[2] ( 425 )( 425 ))
          (IOPATH DI[0] CO[3] ( 358 )( 358 ))
          (IOPATH DI[0] O[1] ( 225 )( 225 ))
          (IOPATH DI[0] O[2] ( 414 )( 414 ))
          (IOPATH DI[0] O[3] ( 459 )( 459 ))
          (IOPATH DI[1] CO[1] ( 283 )( 283 ))
          (IOPATH DI[1] CO[2] ( 338 )( 338 ))
          (IOPATH DI[1] CO[3] ( 273 )( 273 ))
          (IOPATH DI[1] O[2] ( 326 )( 326 ))
          (IOPATH DI[1] O[3] ( 397 )( 397 ))
          (IOPATH DI[2] CO[2] ( 204 )( 204 ))
          (IOPATH DI[2] CO[3] ( 187 )( 187 ))
          (IOPATH DI[2] O[3] ( 238 )( 238 ))
          (IOPATH S[0] CO[0] ( 233 )( 233 ))
          (IOPATH S[0] CO[1] ( 392 )( 392 ))
          (IOPATH S[0] CO[2] ( 452 )( 452 ))
          (IOPATH S[0] CO[3] ( 389 )( 389 ))
          (IOPATH S[0] O[0] ( 145 )( 145 ))
          (IOPATH S[0] O[1] ( 263 )( 263 ))
          (IOPATH S[0] O[2] ( 439 )( 439 ))
          (IOPATH S[0] O[3] ( 501 )( 501 ))
          (IOPATH S[1] CO[1] ( 384 )( 384 ))
          (IOPATH S[1] CO[2] ( 440 )( 440 ))
          (IOPATH S[1] CO[3] ( 381 )( 381 ))
          (IOPATH S[1] O[1] ( 155 )( 155 ))
          (IOPATH S[1] O[2] ( 428 )( 428 ))
          (IOPATH S[1] O[3] ( 475 )( 475 ))
          (IOPATH S[2] CO[2] ( 194 )( 194 ))
          (IOPATH S[2] CO[3] ( 301 )( 301 ))
          (IOPATH S[2] O[2] ( 185 )( 185 ))
          (IOPATH S[2] O[3] ( 279 )( 279 ))
          (IOPATH S[3] CO[3] ( 271 )( 271 ))
          (IOPATH S[3] O[3] ( 148 )( 148 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_6__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__118_SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2056 )( 2056 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 24 )( 24 ))
          (PORT SRST ( 3944 )( 3944 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_5__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__119_SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 2056 )( 2056 ))
          (PORT CLK ( 1787 )( 1787 ))
          (PORT I ( 25 )( 25 ))
          (PORT SRST ( 3942 )( 3942 ))
          (IOPATH CLK O ( 307 )( 307 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (154)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(negedge I) (posedge CLK) (5)(195))
        (SETUPHOLD(posedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (483)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (483)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (483)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_ll_bridge_rx_bridge_arb_inst_cpl_tlp_rcntr_4__rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 362 )( 362 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 94 )( 94 ))
          (IOPATH ADR5 O ( 94 )( 94 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cfg_function_number_c_0__120_SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_4_lane_n_OUTBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2689 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_link_up_n_OUTBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2682 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE sys_reset_n_IMUX)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 895 )( 895 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LED_8_lane_n_OUTBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2681 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE LED_4_lane_n_c_OFF_OMUX)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2514 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_if_cf_bridge_trn_lnk_up_n1_INV_0_split_0_OFF_OMUX)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 4513 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE LED_8_lane_n_c_OFF_OMUX)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2677 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_notsame_usrclk_pll_bufg_BUF)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1513 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_clkfbin_pll_bufg_BUF)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1513 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_use_pll_coreclk_pll_bufg_BUF)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 1513 ))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUFDS")
    (INSTANCE refclk_ibuf_BUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 14 ))
          (PORT IB ( 14 ))
          (IOPATH I O ( 3 )( 3 ))
          (IOPATH IB O ( 3 )( 3 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE ep_BU2_U0_pcie_ep0_pcie_blk_pcie_gt_wrapper_i_bufg2_BUF)
      (DELAY
        (PATHPULSE (396))
        (ABSOLUTE
          (IOPATH I O ( 2292 ))
        )
      )
  )
)
