{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 14600, "design__instance__area": 135103, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 190, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4, "power__internal__total": 0.014887071214616299, "power__switching__total": 0.006763385608792305, "power__leakage__total": 1.7846168987034616e-07, "power__total": 0.021650634706020355, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.06637668380592013, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.06637668380592013, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.36354853489969524, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.2460686168918884, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 276, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 190, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.10473400221311864, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.10473400221311864, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.17549850958105845, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.249199334887572, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -114.88957665973628, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.249199334887572, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 55, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 5, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 190, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.04572492514043489, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.04572492514043489, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13279422382030195, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.468744945015648, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 385, "design__max_fanout_violation__count": 190, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.04079331432557447, "clock__skew__worst_setup": -0.11613621504310052, "timing__hold__ws": 0.0902817846036265, "timing__setup__ws": -4.982680187259103, "timing__hold__tns": 0, "timing__setup__tns": -142.97285537934712, "timing__hold__wns": 0, "timing__setup__wns": -4.982680187259103, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 167, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 14600, "design__instance__area__stdcell": 135103, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.646612, "design__instance__utilization__stdcell": 0.646612, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 8663506, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 425185, "design__violations": 0, "design__instance__count__setup_buffer": 3, "design__instance__count__hold_buffer": 2394, "antenna__violating__nets": 55, "antenna__violating__pins": 62, "route__antenna_violation__count": 55, "route__net": 11522, "route__net__special": 2, "route__drc_errors__iter:1": 19604, "route__wirelength__iter:1": 565970, "route__drc_errors__iter:2": 10300, "route__wirelength__iter:2": 559924, "route__drc_errors__iter:3": 9612, "route__wirelength__iter:3": 557473, "route__drc_errors__iter:4": 3086, "route__wirelength__iter:4": 556739, "route__drc_errors__iter:5": 1118, "route__wirelength__iter:5": 556837, "route__drc_errors__iter:6": 576, "route__wirelength__iter:6": 556896, "route__drc_errors__iter:7": 428, "route__wirelength__iter:7": 556858, "route__drc_errors__iter:8": 353, "route__wirelength__iter:8": 556838, "route__drc_errors__iter:9": 249, "route__wirelength__iter:9": 556838, "route__drc_errors__iter:10": 208, "route__wirelength__iter:10": 556820, "route__drc_errors__iter:11": 114, "route__wirelength__iter:11": 556784, "route__drc_errors__iter:12": 57, "route__wirelength__iter:12": 556824, "route__drc_errors__iter:13": 48, "route__wirelength__iter:13": 556823, "route__drc_errors__iter:14": 32, "route__wirelength__iter:14": 556817, "route__drc_errors__iter:15": 32, "route__wirelength__iter:15": 556817, "route__drc_errors__iter:16": 32, "route__wirelength__iter:16": 556817, "route__drc_errors__iter:17": 32, "route__wirelength__iter:17": 556817, "route__drc_errors__iter:18": 32, "route__wirelength__iter:18": 556817, "route__drc_errors__iter:19": 21, "route__wirelength__iter:19": 556829, "route__drc_errors__iter:20": 7, "route__wirelength__iter:20": 556826, "route__drc_errors__iter:21": 7, "route__wirelength__iter:21": 556826, "route__drc_errors__iter:22": 5, "route__wirelength__iter:22": 556824, "route__drc_errors__iter:23": 0, "route__wirelength__iter:23": 556822, "route__drc_errors": 0, "route__wirelength": 556822, "route__vias": 107977, "route__vias__singlecut": 107977, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1294.38, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 22, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 190, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.058135387038745344, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.058135387038745344, "timing__hold__ws__corner:min_tt_025C_1v80": 0.35452042305271597, "timing__setup__ws__corner:min_tt_025C_1v80": 1.6691595245092288, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 176, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 190, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.09168088769882846, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.09168088769882846, "timing__hold__ws__corner:min_ss_100C_1v60": 0.283385101184064, "timing__setup__ws__corner:min_ss_100C_1v60": -3.4881405418043943, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -88.0067812424262, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.4881405418043943, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 55, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 5, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 190, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.04079331432557447, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.04079331432557447, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12678991548871074, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.752128935976656, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 59, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 190, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 9, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.07220790836307714, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.07220790836307714, "timing__hold__ws__corner:max_tt_025C_1v80": 0.37212722845359586, "timing__setup__ws__corner:max_tt_025C_1v80": 0.8407488276877195, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 385, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 190, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.11613621504310052, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.11613621504310052, "timing__hold__ws__corner:max_ss_100C_1v60": 0.0902817846036265, "timing__setup__ws__corner:max_ss_100C_1v60": -4.982680187259103, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -142.97285537934712, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.982680187259103, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 57, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 13, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 190, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.050252303740596825, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.050252303740596825, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13872670072016838, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.191492938037674, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 155, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79839, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79973, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0016059, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00185488, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000266365, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00185488, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000269, "ir__drop__worst": 0.00161, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}