# do {tb_full_adder_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:18:34 on Sep 04,2023
# vlog -64 -incr -work xil_defaultlib ../../../../project_1.srcs/sources_1/imports/rtl/full_adder.v ../../../../project_1.srcs/sources_1/imports/rtl/harf_adder.v ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v 
# -- Compiling module full_adder
# -- Compiling module harf_adder
# -- Compiling module tb_full_adder
# ** Error: ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v(31): (vlog-2110) Illegal reference to net "in1".
# ** Error: ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v(32): (vlog-2110) Illegal reference to net "in2".
# ** Error: ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v(33): (vlog-2110) Illegal reference to net "cin".
# ** Error: ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v(36): (vlog-2110) Illegal reference to net "in1".
# ** Error: ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v(37): (vlog-2110) Illegal reference to net "in2".
# ** Error: ../../../../project_1.srcs/sources_1/imports/rtl/tb_full_adder.v(38): (vlog-2110) Illegal reference to net "cin".
# End time: 19:18:34 on Sep 04,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# ** Error: F:/modelsim_10.5_SE/win64/vlog failed.
# Error in macro ./tb_full_adder_compile.do line 20
# F:/modelsim_10.5_SE/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../project_1.srcs/sources_1/imports/rtl/full_adder.v" \
# "../../../../project_1.srcs/sources_1/imports..."
