<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
 <HEAD>
   <TITLE> [G4] G4 800MHz MP level 3 cache?
   </TITLE>
   <LINK REL="Index" HREF="index.html" >
   <LINK REL="made" HREF="mailto:g4%40listserver.themacintoshguy.com?Subject=%5BG4%5D%20G4%20800MHz%20MP%20level%203%20cache%3F&In-Reply-To=448ADEFE.1040403%40tonarchiv.ch">
   <META NAME="robots" CONTENT="index,nofollow">
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013292.html">
   <LINK REL="Next"  HREF="013294.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
<!--GoogleAdsAutomaticSizeSTART-->
<p align=CENTER>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- Automatic Size -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-1785703837751368"
     data-ad-slot="4468313549"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
</p>
<!--GoogleAdsAutomaticSizeEND-->

   <H1>[G4] G4 800MHz MP level 3 cache?</H1>
    <B>Daniel Brieck Jr.</B> 
    <A HREF="mailto:g4%40listserver.themacintoshguy.com?Subject=%5BG4%5D%20G4%20800MHz%20MP%20level%203%20cache%3F&In-Reply-To=448ADEFE.1040403%40tonarchiv.ch"
       TITLE="[G4] G4 800MHz MP level 3 cache?">djbrieck at mac.com
       </A><BR>
    <I>Sat Jun 10 11:43:30 PDT 2006</I>
    <P><UL>
        <LI>Previous message: <A HREF="013292.html">[G4] G4 800MHz MP level 3 cache?
</A></li>
        <LI>Next message: <A HREF="013294.html">[G4] Pioneer 111D
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13293">[ date ]</a>
              <a href="thread.html#13293">[ thread ]</a>
              <a href="subject.html#13293">[ subject ]</a>
              <a href="author.html#13293">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>

Yeah your right the L3 cache is on the CPU daughter card .

<A HREF="http://developer.apple.com/documentation/Hardware/Developer_Notes/">http://developer.apple.com/documentation/Hardware/Developer_Notes/</A> 
Macintosh_CPUs-G4/PowerMacG4/2Architecture/chapter_3_section_2.html#// 
apple_ref/doc/uid/TP40000928-TP30000304-TPXREF102

Turning it on might not be possible, without some kind of a hack.  
Make sure that your computer has the latest firmware as well.


Daniel J. Brieck Jr.




On Jun 10, 2006, at 11:02 AM, Till Wimmer wrote:

&gt;<i> Hi Daniel,
</I>&gt;<i>
</I>&gt;<i> Daniel Brieck Jr. wrote:
</I>&gt;<i>
</I>&gt;&gt;<i> Yes the level 3 cache is on the mother board on those systems.  
</I>&gt;&gt;<i> Level  1 and 2 is on the CPU chip.
</I>&gt;&gt;<i>
</I>&gt;<i> You're sure of that? I read on a forum that the MPC7450 has L1 and  
</I>&gt;<i> L2 cache included. So in wonder what the memory chips (samsung, 4  
</I>&gt;<i> pieces) on the processor board are for. Maybe i somehow have to  
</I>&gt;<i> switch on the L3 cache?
</I>&gt;<i>
</I>&gt;<i> bg
</I>&gt;<i> Till
</I></PRE>


<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013292.html">[G4] G4 800MHz MP level 3 cache?
</A></li>
	<LI>Next message: <A HREF="013294.html">[G4] Pioneer 111D
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13293">[ date ]</a>
              <a href="thread.html#13293">[ thread ]</a>
              <a href="subject.html#13293">[ subject ]</a>
              <a href="author.html#13293">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="../../../mailman/listinfo/g4.html">More information about the G4
mailing list</a><br>

<hr />
<!--GoogleAdsAutomaticSizeSTART-->
<p align=CENTER>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- Automatic Size -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-1785703837751368"
     data-ad-slot="4468313549"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
</p>
<!--GoogleAdsAutomaticSizeEND-->


</body></html>
