verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/ila_0/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" \

verilog axis_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/ila_0/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/hdl" \
"../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/ila_0/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/hdl" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \

verilog axis_data_fifo_v2_0_8 --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/ila_0/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/hdl" \
"../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/ila_0/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/hdl" \
"../../../bd/design_1/ip/design_1_simple_fifo_0_0/src/axis_data_fifo_0/sim/axis_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
