/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [13:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [16:0] celloutsig_0_59z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_88z;
  wire [10:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = celloutsig_0_21z ? celloutsig_0_3z[1] : celloutsig_0_29z;
  assign celloutsig_1_1z = celloutsig_1_0z[6] ? celloutsig_1_0z[1] : in_data[131];
  assign celloutsig_0_19z = celloutsig_0_6z ? celloutsig_0_1z[0] : celloutsig_0_2z;
  assign celloutsig_0_26z = celloutsig_0_10z[0] ? celloutsig_0_18z : celloutsig_0_19z;
  assign celloutsig_0_29z = celloutsig_0_15z ? celloutsig_0_5z[8] : celloutsig_0_20z;
  assign celloutsig_0_34z = !(celloutsig_0_8z ? celloutsig_0_30z : celloutsig_0_29z);
  assign celloutsig_0_39z = !(celloutsig_0_7z ? celloutsig_0_24z : celloutsig_0_13z);
  assign celloutsig_1_15z = !(celloutsig_1_0z[7] ? celloutsig_1_4z : celloutsig_1_0z[4]);
  assign celloutsig_0_45z = ~(celloutsig_0_23z[6] | celloutsig_0_18z);
  assign celloutsig_0_48z = ~(celloutsig_0_35z[5] | celloutsig_0_31z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[1] | celloutsig_0_6z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_0_88z = ~celloutsig_0_3z[2];
  assign celloutsig_0_24z = ~celloutsig_0_20z;
  assign celloutsig_0_36z = celloutsig_0_29z | celloutsig_0_4z;
  assign celloutsig_0_7z = celloutsig_0_4z | in_data[21];
  assign celloutsig_1_2z = celloutsig_1_0z[6] | celloutsig_1_1z;
  assign celloutsig_0_6z = ~(in_data[8] ^ celloutsig_0_1z[0]);
  assign celloutsig_0_63z = ~(celloutsig_0_14z[0] ^ celloutsig_0_59z[15]);
  assign celloutsig_1_9z = ~(in_data[160] ^ celloutsig_1_0z[2]);
  assign celloutsig_0_25z = ~(celloutsig_0_20z ^ celloutsig_0_2z);
  assign celloutsig_1_4z = in_data[187:170] == { celloutsig_1_0z[7:0], celloutsig_1_0z };
  assign celloutsig_0_30z = { celloutsig_0_5z[11:9], celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_8z } == { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_4z = { in_data[35:34], celloutsig_0_2z } == in_data[37:35];
  assign celloutsig_1_11z = celloutsig_1_6z[11:8] === { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_12z = { in_data[25:20], celloutsig_0_8z } && { in_data[26], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_0z = - in_data[65:63];
  assign celloutsig_0_35z = - { celloutsig_0_10z[7:2], celloutsig_0_10z };
  assign celloutsig_0_5z = - { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_51z = - { celloutsig_0_30z, celloutsig_0_45z, celloutsig_0_47z[7:4], celloutsig_0_47z[4], celloutsig_0_47z[2:0], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_46z };
  assign celloutsig_0_54z = - celloutsig_0_51z[7:2];
  assign celloutsig_0_59z = - { celloutsig_0_55z, celloutsig_0_13z, celloutsig_0_48z, celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_48z, celloutsig_0_34z };
  assign celloutsig_0_9z = - { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_5z = - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = - { in_data[186:182], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = - { celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_3z = - { celloutsig_0_0z[2:1], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_1z[0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z } !== celloutsig_0_5z[7:2];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_10z } !== { celloutsig_1_0z[7:5], celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_13z = { celloutsig_0_5z[4:3], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z } !== { in_data[56:42], celloutsig_0_11z };
  assign celloutsig_0_16z = celloutsig_0_5z[8:2] !== { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_20z = in_data[34:25] !== { celloutsig_0_9z[0], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z } !== { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_42z = ~ { celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_10z };
  assign celloutsig_0_89z = ~ { celloutsig_0_14z[3:1], celloutsig_0_75z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_72z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_1_0z = ~ in_data[148:139];
  assign celloutsig_1_7z = ~ celloutsig_1_5z[3:1];
  assign celloutsig_0_1z = ~ celloutsig_0_0z;
  assign celloutsig_0_14z = ~ { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_55z = | celloutsig_0_54z[5:3];
  assign celloutsig_0_72z = | { celloutsig_0_59z[16:15], celloutsig_0_63z, celloutsig_0_32z };
  assign celloutsig_1_10z = | { celloutsig_1_5z[1], celloutsig_1_7z };
  assign celloutsig_1_17z = | { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_15z = | celloutsig_0_9z[3:1];
  assign celloutsig_0_2z = | in_data[70:52];
  assign celloutsig_0_75z = celloutsig_0_19z & celloutsig_0_32z;
  assign celloutsig_1_16z = celloutsig_1_9z & celloutsig_1_5z[5];
  assign celloutsig_0_18z = celloutsig_0_4z & celloutsig_0_8z;
  assign celloutsig_0_23z = { celloutsig_0_5z[9:0], celloutsig_0_21z } <<< celloutsig_0_5z[11:1];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_5z[9:2];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_22z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_22z = celloutsig_0_3z;
  assign celloutsig_0_21z = ~((celloutsig_0_9z[2] & celloutsig_0_1z[0]) | (celloutsig_0_16z & celloutsig_0_8z));
  assign celloutsig_0_32z = ~((celloutsig_0_4z & celloutsig_0_23z[9]) | (celloutsig_0_24z & celloutsig_0_21z));
  assign { celloutsig_0_47z[7:6], celloutsig_0_47z[4], celloutsig_0_47z[2:0], celloutsig_0_47z[5] } = ~ { celloutsig_0_42z[2:1], celloutsig_0_36z, celloutsig_0_22z, celloutsig_0_2z };
  assign celloutsig_0_47z[3] = celloutsig_0_47z[4];
  assign { out_data[128], out_data[108:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
