# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/sim/dsp_add_mult_add.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/sim/dsp_simple.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/new/mandelbrot__calc_v2.vhd" \

# Do not sort compile order
nosort
