Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'PRINCIPAL'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o PRINCIPAL_map.ncd PRINCIPAL.ngd PRINCIPAL.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -2
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Tue Oct 30 10:44:38 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of 126,800    0%
  Number of Slice LUTs:                          0 out of  63,400    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of  15,850    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                        18 out of     210    8%
    Number of LOCed IOBs:                       18 out of      18  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      0 out of      32    0%
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                0.00

Peak Memory Usage:  1186 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   32 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal <INI_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<0>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<4>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<5>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<6>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <D<7>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <CLK_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <CLR_IBUF> is incomplete. The signal
   does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network D<7>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 10 more times for the
   following (max. 5 shown):
   D<6>_IBUF,
   D<5>_IBUF,
   D<4>_IBUF,
   D<3>_IBUF,
   D<2>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CLR                                | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<0>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<1>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<2>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<3>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<4>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<5>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<6>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| D<7>                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| DISP<0>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DISP<1>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DISP<2>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DISP<3>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DISP<4>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DISP<5>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DISP<6>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| INI                                | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
