
---------- Begin Simulation Statistics ----------
final_tick                               371668655212500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899324                       # Number of bytes of host memory used
host_op_rate                                    87916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.50                       # Real time elapsed on the host
host_tick_rate                               29706430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007560                       # Number of seconds simulated
sim_ticks                                  7560330000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       131607                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6556                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       147275                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69991                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       131607                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        61616                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          178484                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17893                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4172                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            717200                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           610632                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6725                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1518522                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       785222                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14890308                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.502632                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.685461                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10140712     68.10%     68.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       744761      5.00%     73.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       842110      5.66%     78.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       292744      1.97%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       557762      3.75%     84.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       268130      1.80%     86.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331400      2.23%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194167      1.30%     89.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1518522     10.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14890308                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.512064                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.512064                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11031159                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23436218                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           807826                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2490863                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13321                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        653244                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694459                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1916                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2375894                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   716                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              178484                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1122267                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13784058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10744558                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          419                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1152                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26642                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.011804                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1197744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87884                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.710589                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14996750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.581740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.029190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11445887     76.32%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109476      0.73%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213050      1.42%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175578      1.17%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           192063      1.28%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           150642      1.00%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           227307      1.52%     83.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            88624      0.59%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2394123     15.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14996750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696149                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18489358                       # number of floating regfile writes
system.switch_cpus.idleCycles                  123888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9016                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138067                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.539592                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10237103                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2375894                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          329067                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7709601                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445442                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23278038                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7861209                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18836                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23279616                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3836176                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13321                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3843818                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       578249                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       202824                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217450                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28822208                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23041278                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606993                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17494884                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.523830                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23097890                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22005252                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2038257                       # number of integer regfile writes
system.switch_cpus.ipc                       0.661348                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.661348                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55634      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3798384     16.30%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3695      0.02%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          781      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56693      0.24%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4965      0.02%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5136      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262535     22.59%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855551     16.55%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       904216      3.88%     59.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131178      0.56%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6961841     29.88%     90.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246025      9.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23298453                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21775125                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42647120                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20737264                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21029641                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1018048                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043696                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13409      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            713      0.07%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116029     11.40%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       255175     25.07%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86543      8.50%     46.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14470      1.42%     47.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       477685     46.92%     94.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        53661      5.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2485742                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19968608                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2304014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3152024                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23273202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23298453                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       903337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4025                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       612672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14996750                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.553567                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.429614                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9507295     63.40%     63.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       723464      4.82%     68.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       756560      5.04%     73.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       641316      4.28%     77.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       908279      6.06%     83.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       714401      4.76%     88.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       780093      5.20%     93.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       470494      3.14%     96.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       494848      3.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14996750                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.540838                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1122463                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   276                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        19890                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       110528                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7709601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10745234                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15120638                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4245953                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          90767                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1102759                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1770041                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         24648                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68428936                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23355197                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21354138                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2840256                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4796921                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13321                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6793996                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           910970                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762679                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22117883                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          128                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           12                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3948413                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36448464                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46426525                       # The number of ROB writes
system.switch_cpus.timesIdled                    1398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240021                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7517                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60612                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27141                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50818                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26088                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26088                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60612                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       251359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       251359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 251359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               86700                       # Request fanout histogram
system.membus.reqLayer2.occupancy           289223500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          479340000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7560330000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          119819                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35651                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35651                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2268                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       257152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10932352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11189504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           81788                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1737280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           202566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.189126                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 195041     96.29%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7525      3.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             202566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174070500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177759000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3399998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          870                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        33205                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34075                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          870                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        33205                       # number of overall hits
system.l2.overall_hits::total                   34075                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1392                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        85302                       # number of demand (read+write) misses
system.l2.demand_misses::total                  86700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1392                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        85302                       # number of overall misses
system.l2.overall_misses::total                 86700                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    114309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8734094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8848403500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    114309500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8734094000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8848403500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118507                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120775                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118507                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120775                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.615385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.719806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.717864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.615385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.719806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.717864                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82118.893678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102390.260486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102057.710496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82118.893678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102390.260486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102057.710496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27141                       # number of writebacks
system.l2.writebacks::total                     27141                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        85302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             86694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        85302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            86694                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100389500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7881074000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7981463500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100389500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7881074000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7981463500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.615385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.719806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.717814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.615385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.719806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.717814                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72118.893678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92390.260486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92064.773802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72118.893678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92390.260486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92064.773802                       # average overall mshr miss latency
system.l2.replacements                          81784                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52309                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52309                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1752                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1752                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1752                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1752                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3692                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3692                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         9563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26088                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2565905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2565905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.731761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98355.776602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98355.776602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2305025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2305025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.731761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88355.776602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88355.776602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    114309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.615385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.615724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82118.893678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82001.076040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100389500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100389500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.615385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.614841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72118.893678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72118.893678                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        59214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6168188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6168188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.714662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.714675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104167.739048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104160.702827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5576048500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5576048500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.714662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.714627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94167.739048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94167.739048                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7759.804153                       # Cycle average of tags in use
system.l2.tags.total_refs                      195353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     81784                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.388646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     123.743675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.139168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.527497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    58.055334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7577.338478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.924968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    570006                       # Number of tag accesses
system.l2.tags.data_accesses                   570006                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5459328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5548800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1737024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1737024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        85302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             33861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11783613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    722101813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             733936217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11783613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11800543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      229755050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            229755050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      229755050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            33861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11783613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    722101813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            963691267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     85250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000391724250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              178608                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25525                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27141                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1885                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2764575250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  433210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4389112750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31908.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50658.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13035                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19082                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.169596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.035427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.870626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69731     85.42%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7147      8.75%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2893      3.54%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1265      1.55%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      0.41%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          141      0.17%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.07%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.03%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.730980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.706049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.314610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1625     98.90%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.79%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.508217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.481538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1262     76.81%     76.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      1.34%     78.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              276     16.80%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      4.38%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.61%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1643                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5545088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1735872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5548416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1737024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    733.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7560162500                       # Total gap between requests
system.mem_ctrls.avgGap                      66413.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5456000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1735872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11783612.620084043592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 721661620.590635657310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229602676.073663473129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        85302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27141                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     43108250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4346004500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 180520163000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30968.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50948.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6651197.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319450740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169769325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           340670820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           83525220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3386844240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         51061440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4947522585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.405639                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    104362250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7203756750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263515980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140035500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           277953060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           58056840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3363744420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         69819840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4769326440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.835749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    156538250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7151580750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7560319000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119747                       # number of overall hits
system.cpu.icache.overall_hits::total         1119755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2517                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2517                       # number of overall misses
system.cpu.icache.overall_misses::total          2519                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    142507499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142507499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    142507499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142507499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1122264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1122274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1122264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1122274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002243                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002245                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002243                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002245                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56617.997219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56573.044462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56617.997219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56573.044462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          614                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1754                       # number of writebacks
system.cpu.icache.writebacks::total              1754                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          251                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          251                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2266                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2266                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2266                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2266                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    126900499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126900499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    126900499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126900499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56001.985437                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56001.985437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56001.985437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56001.985437                       # average overall mshr miss latency
system.cpu.icache.replacements                   1754                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2517                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2519                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    142507499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142507499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1122264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1122274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56617.997219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56573.044462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          251                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    126900499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126900499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56001.985437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56001.985437                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            410.419465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007399                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2246816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2246816                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9146492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9146496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9163779                       # number of overall hits
system.cpu.dcache.overall_hits::total         9163783                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       175467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         175471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       179954                       # number of overall misses
system.cpu.dcache.overall_misses::total        179958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13145548318                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13145548318                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13145548318                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13145548318                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9321959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9321967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9343733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9343741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018823                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018823                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74917.496270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74915.788466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73049.492192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73047.868492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2046903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          513                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33910                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.362813                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   256.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52309                       # number of writebacks
system.cpu.dcache.writebacks::total             52309                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        58555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        58555                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58555                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118510                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9131290318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9131290318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9269157818                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9269157818                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78103.961253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78103.961253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78214.140731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78214.140731                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117485                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6954195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6954199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       139786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        139790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10388273000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10388273000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7093981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7093989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74315.546621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74313.420130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        58527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6409974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6409974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78883.256009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78883.256009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2757275318                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2757275318                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77275.729884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77275.729884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2721315818                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2721315818                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76327.821446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76327.821446                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17287                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17287                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4487                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4487                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21774                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21774                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.206071                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.206071                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    137867500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    137867500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073390                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073390                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86275.031289                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86275.031289                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371668655212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.020639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8991450                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117485                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.532749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.020635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18805991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18805991                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371688773158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899460                       # Number of bytes of host memory used
host_op_rate                                   119679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   750.40                       # Real time elapsed on the host
host_tick_rate                               26809794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020118                       # Number of seconds simulated
sim_ticks                                 20117946000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       215928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        431833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104952                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1914                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120237                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84624                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104952                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20328                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136627                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15364                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591042                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989372                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1914                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4557252                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400640                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     40031208                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.684485                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.788036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25746358     64.32%     64.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2200921      5.50%     69.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2547165      6.36%     76.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       839793      2.10%     78.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1711515      4.28%     82.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       836269      2.09%     84.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1011631      2.53%     87.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       580304      1.45%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4557252     11.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     40031208                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.341196                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.341196                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      28860063                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308182                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2086727                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7227480                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17742                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2022330                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356609                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4388                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7098419                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136627                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250817                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36915611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31410027                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35484                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003396                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3280989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99988                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.780647                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     40214342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.738044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.133767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         29757451     74.00%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315151      0.78%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           649666      1.62%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           511040      1.27%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           554385      1.38%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           441241      1.10%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           664093      1.65%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232122      0.58%     82.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7089193     17.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     40214342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107963492                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57512292                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1916                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111126                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.725251                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30964589                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7098419                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          918212                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366194                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254785                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118302                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23866170                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11977                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69417031                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9815320                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17742                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9837328                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        94597                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1865138                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412794                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500060                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85969107                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68751727                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607477                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52224264                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.708716                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68879590                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63952448                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035873                       # number of integer regfile writes
system.switch_cpus.ipc                       0.745603                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.745603                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712198     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7705      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143258      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430896     23.67%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007058     17.29%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2298537      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283482      0.41%     59.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21571581     31.07%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6815102      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69429010                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67505270                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132239289                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64322468                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65004852                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3073001                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044261                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2374      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       355973     11.58%     11.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       805225     26.20%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         263995      8.59%     46.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33941      1.10%     47.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1457834     47.44%     95.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       153659      5.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4873846                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     49907708                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5800491                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69429010                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1636                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       826138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     40214342                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.726474                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.505287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     23906605     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2111692      5.25%     64.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2250682      5.60%     70.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1885859      4.69%     74.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2734947      6.80%     81.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2111834      5.25%     87.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2325122      5.78%     92.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1392121      3.46%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1495480      3.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     40214342                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.725549                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250817                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58473                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       279884                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31887729                       # number of misc regfile reads
system.switch_cpus.numCycles                 40235892                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10927309                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         229795                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3009053                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4103251                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         61532                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203779381                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69180066                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62706169                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8307309                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13133076                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17742                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17952929                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1533341                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108117910                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63484385                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12328030                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104106881                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848372                       # The number of ROB writes
system.switch_cpus.timesIdled                     319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666644                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15549                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             151031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        74928                       # Transaction distribution
system.membus.trans_dist::CleanEvict           141000                       # Transaction distribution
system.membus.trans_dist::ReadExReq             64874                       # Transaction distribution
system.membus.trans_dist::ReadExResp            64874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151031                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       647738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       647738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 647738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18613312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18613312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18613312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            215905                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  215905    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              215905                       # Request fanout histogram
system.membus.reqLayer2.occupancy           771520500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1195093500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20117946000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            240997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       238823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          314830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92326                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240656                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31800256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31843648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          220669                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4795392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           553990                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028067                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165165                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 538441     97.19%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15549      2.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             553990                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          497556000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499476000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            509997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          170                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       117246                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117416                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          170                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       117246                       # number of overall hits
system.l2.overall_hits::total                  117416                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          169                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       215736                       # number of demand (read+write) misses
system.l2.demand_misses::total                 215905                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          169                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       215736                       # number of overall misses
system.l2.overall_misses::total                215905                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     15164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  22317498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22332662500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     15164500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22317498000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22332662500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332982                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333321                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332982                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333321                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.498525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.647891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.647739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.498525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.647891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.647739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89730.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103448.186673                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103437.449341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89730.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103448.186673                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103437.449341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               74928                       # number of writebacks
system.l2.writebacks::total                     74928                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       215736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            215905                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       215736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           215905                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     13474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  20160138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20173612500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     13474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  20160138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20173612500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.498525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.647891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.647739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.498525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.647891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.647739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79730.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93448.186673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93437.449341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79730.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93448.186673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93437.449341                       # average overall mshr miss latency
system.l2.replacements                         220669                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       163895                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           163895                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       163895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       163895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        27452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        64874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               64874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6382585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6382585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.702662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.702662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98384.329624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98384.329624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        64874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5733845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5733845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.702662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.702662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88384.329624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88384.329624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     15164500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15164500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.498525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.498525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89730.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89730.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     13474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     13474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.498525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.498525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79730.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79730.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        89794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             89794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       150862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          150862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15934913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15934913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.626878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.626878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 105625.757315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105625.757315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       150862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       150862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14426293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14426293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.626878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 95625.757315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95625.757315                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      696806                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    228861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.044669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.668493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.795341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8066.536166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1553957                       # Number of tag accesses
system.l2.tags.data_accesses                  1553957                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20117946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13807104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13817920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4795392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4795392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       215736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              215905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        74928                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       537629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    686307837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             686845466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       537629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           537629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      238363897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            238363897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      238363897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       537629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    686307837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            925209363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     74928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    215276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000099632250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4523                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4523                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70500                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      215905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74928                       # Number of write requests accepted
system.mem_ctrls.readBursts                    215905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    460                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7183450000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1077225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11223043750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33342.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52092.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                215905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  114767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.589312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.845645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.200985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       179945     85.78%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17366      8.28%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7512      3.58%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3655      1.74%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          862      0.41%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          310      0.15%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           86      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209777                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.628123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.094894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.143818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           288      6.37%      6.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2279     50.39%     56.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1509     33.36%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           355      7.85%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            72      1.59%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.38%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4523                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.564227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.532753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3410     75.39%     75.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.90%     77.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              712     15.74%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              228      5.04%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      1.77%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4523                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13788480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   29440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4794880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13817920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4795392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       685.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    686.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20117744500                       # Total gap between requests
system.mem_ctrls.avgGap                      69172.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13777664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4794880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 537629.437915779301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 684844466.726374506950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 238338446.678403437138                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       215736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        74928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      6510000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11216533750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 490115109000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38520.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51991.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6541147.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            849303000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            451415250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           872829300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          222445080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1588229760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9003396810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143483520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13131102720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.705933                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    297728250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    671840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19148377750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            648504780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            344688465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           665448000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168637320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1588229760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8884913190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243259200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12543680715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        623.507028                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    557052500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    671840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18889053500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27678265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370221                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370221                       # number of overall hits
system.cpu.icache.overall_hits::total         4370229                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2860                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2860                       # number of overall misses
system.cpu.icache.overall_misses::total          2862                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    160870999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160870999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    160870999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160870999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000654                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000654                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000654                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000654                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56248.601049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56209.293850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56248.601049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56209.293850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          614                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2093                       # number of writebacks
system.cpu.icache.writebacks::total              2093                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          255                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          255                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    144396999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144396999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    144396999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144396999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55430.709789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55430.709789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55430.709789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55430.709789                       # average overall mshr miss latency
system.cpu.icache.replacements                   2093                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370221                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370229                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2860                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2862                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    160870999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160870999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56248.601049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56209.293850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          255                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    144396999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144396999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55430.709789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55430.709789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.035082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372836                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2607                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1677.344074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.035057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748789                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36849210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36849214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36906423                       # number of overall hits
system.cpu.dcache.overall_hits::total        36906427                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       666472                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         666476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       682867                       # number of overall misses
system.cpu.dcache.overall_misses::total        682871                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46865192862                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46865192862                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46865192862                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46865192862                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37515682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37515690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37589290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37589298                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017765                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017765                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70318.322243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70317.900212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68630.044887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68629.642878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7736509                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            130790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.152145                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   232.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       216204                       # number of writebacks
system.cpu.dcache.writebacks::total            216204                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       220423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       220423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       220423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       220423                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451492                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32875425362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32875425362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  33345837362                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33345837362                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73703.618576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73703.618576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73856.983871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73856.983871                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450469                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27994579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27994583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       538386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        538390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  37201004500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37201004500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28532965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28532973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69097.273146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69096.759784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       220316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       220316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23340579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23340579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73381.893923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73381.893923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9664188362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9664188362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75450.778087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75450.778087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9534846362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9534846362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74503.210386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74503.210386                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57213                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57213                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        16395                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16395                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73608                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73608                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.222734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.222734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    470412000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    470412000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073946                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073946                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86425.133199                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86425.133199                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371688773158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.076063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37357923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451493                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.743084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.076059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75630089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75630089                       # Number of data accesses

---------- End Simulation Statistics   ----------
