<BaliSimProject version="1.3" path="aluB/test" stage="0" language="-1" name="fullALUTests" simType="ModelSim">
    <Source worklib="work" path="aluB/source/ccRegisters.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/aluBMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/aluAMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/alu.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/fullALU.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/test/fullALUTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="alu/source/aluBlock.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="fullALUTests"/>
</BaliSimProject>
