# Reading C:/modeltech_6.6e/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.6e Mar 30 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {counter1test.fdo} 
# Model Technology ModelSim SE vcom 6.6e Compiler 2011.03 Mar 30 2011
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity counter1
# -- Compiling architecture fsm of counter1
# Model Technology ModelSim SE vcom 6.6e Compiler 2011.03 Mar 30 2011
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity counter1test
# -- Compiling architecture behavior of counter1test
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.counter1test 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "counter1(fsm)".
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.counter1test(behavior)#1
# Loading work.counter1(fsm)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
run 1000ns
