hi	,	V_31
ENOMEM	,	V_87
pwmchip_add	,	F_39
of_pwm_n_cells	,	V_92
meson_pwm_init_channels	,	F_25
spin_lock_init	,	F_36
shift	,	V_75
meson_pwm_probe	,	F_32
channel	,	V_7
pre_div	,	V_21
hw	,	V_79
pwm_state	,	V_49
dev	,	V_9
enable	,	V_36
clk_parent	,	V_12
lock	,	V_51
state	,	V_16
id	,	V_18
"failed to register PWM chip: %d\n"	,	L_13
init	,	V_63
period	,	V_20
clk	,	V_13
meson_pwm_enable	,	F_16
MISC_B_EN	,	V_44
hwpwm	,	V_53
clk_enable	,	V_35
"unable to get period pre_div\n"	,	L_6
npwm	,	V_66
"unable to get duty cycle\n"	,	L_8
of_device_get_match_data	,	F_37
clk_set_parent	,	F_5
__clk_get_name	,	F_7
do_div	,	F_14
get_state	,	V_15
full_name	,	V_67
meson_pwm_get_state	,	F_24
PWM_POLARITY_NORMAL	,	V_56
NSEC_PER_SEC	,	V_29
of_node	,	V_61
GFP_KERNEL	,	V_86
device	,	V_8
devm_clk_register	,	F_26
"fin_freq: %lu Hz\n"	,	L_4
meson_pwm_add_channels	,	F_30
ENODEV	,	V_11
pwm	,	V_5
flags	,	V_50
to_meson_pwm	,	F_1
device_node	,	V_59
enabled	,	V_52
"duty=%u pre_div=%u duty_cnt=%u\n"	,	L_9
mux_reg_shifts	,	V_76
CLK_IS_BASIC	,	V_69
pwm_chip	,	V_2
"%s#mux%u"	,	L_10
clk_prepare_enable	,	F_8
MISC_B_CLK_DIV_SHIFT	,	V_42
table	,	V_78
chip	,	V_3
devm_ioremap_resource	,	F_35
err	,	V_10
of_pwm_xlate_with_flags	,	V_91
cnt	,	V_22
i	,	V_64
fin_freq	,	V_24
EPROBE_DEFER	,	V_80
regs	,	V_85
MISC_CLK_DIV_MASK	,	V_30
inverter_mask	,	V_26
PWM_HIGH_SHIFT	,	V_48
num_parents	,	V_72
MISC_B_CLK_EN	,	V_43
EINVAL	,	V_28
pwm_set_chip_data	,	F_31
duty_cnt	,	V_23
devm_kcalloc	,	F_38
clk_shift	,	V_34
meson_pwm_disable	,	F_19
platform_device	,	V_82
meson_pwm_channel	,	V_6
lo	,	V_32
data	,	V_71
meson_pwm	,	V_1
"fin_ps=%llu pre_div=%u cnt=%u\n"	,	L_5
dev_dbg	,	F_13
clk_init_data	,	V_62
meson_pwm_apply	,	F_20
pdev	,	V_83
REG_MISC_AB	,	V_47
meson_pwm_free	,	F_9
u32	,	T_2
reg	,	V_74
meson_pwm_ops	,	V_89
"failed to set parent %s for %s: %d\n"	,	L_1
polarity	,	V_55
"invalid source clock frequency\n"	,	L_3
unlock	,	V_54
duty_cycle	,	V_27
offset	,	V_37
resource	,	V_84
pwm_get_chip_data	,	F_4
"failed to enable clock %s: %d\n"	,	L_2
clk_mux_ops	,	V_68
PTR_ERR	,	F_28
meson_pwm_calc	,	F_11
MISC_A_CLK_EN	,	V_39
clk_get_rate	,	F_12
spin_unlock_irqrestore	,	F_23
MISC_CLK_SEL_WIDTH	,	V_77
ops	,	V_14
channels	,	V_58
spin_lock_irqsave	,	F_21
MISC_A_CLK_DIV_SHIFT	,	V_38
name	,	V_65
platform_get_resource	,	F_34
fin_ps	,	V_25
platform_set_drvdata	,	F_40
devm_kzalloc	,	F_33
np	,	V_60
pwm_device	,	V_4
platform_get_drvdata	,	F_42
MISC_A_EN	,	V_40
dev_err	,	F_6
mux	,	V_73
meson	,	V_17
meson_pwm_request	,	F_3
pwms	,	V_81
IORESOURCE_MEM	,	V_88
value	,	V_33
mask	,	V_57
meson_pwm_remove	,	F_41
readl	,	F_17
devm_clk_get	,	F_29
writel	,	F_18
clk_disable_unprepare	,	F_10
BIT	,	F_22
"failed to register %s: %d\n"	,	L_11
DIV_ROUND_CLOSEST_ULL	,	F_15
"clkin%u"	,	L_12
container_of	,	F_2
u64	,	T_1
parent_names	,	V_70
duty	,	V_19
pwmchip_remove	,	F_43
REG_PWM_B	,	V_45
REG_PWM_A	,	V_41
of_xlate	,	V_90
"period=%u pre_div=%u cnt=%u\n"	,	L_7
base	,	V_46
IS_ERR	,	F_27
