
*** Running vivado
    with args -log fifo_generator_rx_inst.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_rx_inst.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_rx_inst.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 309.313 ; gain = 100.168
INFO: [Synth 8-638] synthesizing module 'fifo_generator_rx_inst' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/fifo_generator_rx_inst/synth/fifo_generator_rx_inst.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_rx_inst' (30#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/fifo_generator_rx_inst/synth/fifo_generator_rx_inst.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 519.750 ; gain = 310.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 519.750 ; gain = 310.605
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 639.063 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 639.063 ; gain = 429.918
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 639.063 ; gain = 429.918
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 639.063 ; gain = 429.918
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 639.063 ; gain = 429.918
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 639.063 ; gain = 429.918
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 644.184 ; gain = 435.039
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 656.605 ; gain = 447.461
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 665.188 ; gain = 456.043
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    12|
|2     |LUT1     |     2|
|3     |LUT2     |    73|
|4     |LUT3     |    11|
|5     |LUT4     |    29|
|6     |LUT5     |    12|
|7     |LUT6     |    13|
|8     |MUXCY    |    20|
|9     |RAMB36E1 |     2|
|10    |FDCE     |   166|
|11    |FDPE     |    24|
|12    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 665.188 ; gain = 456.043
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1129.797 ; gain = 443.328
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 1129.797 ; gain = 905.320
