{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574732354036 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574732354036 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574732354288 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574732354288 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574732354328 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574732354328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574732356919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574732356937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 20:39:16 2019 " "Processing started: Mon Nov 25 20:39:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574732356937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732356937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732356937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574732357956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574732357956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 11 11 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "2 PixelCounter " "Found entity 2: PixelCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawBorder " "Found entity 3: drawBorder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "5 squareFSM " "Found entity 5: squareFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "6 paddleFSM " "Found entity 6: paddleFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "7 XCounter " "Found entity 7: XCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "8 YCounter " "Found entity 8: YCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "9 TimeCounter " "Found entity 9: TimeCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "10 FrequencyCounter " "Found entity 10: FrequencyCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "11 hex_decoder " "Found entity 11: hex_decoder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574732367497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddleCount part2.v(166) " "Verilog HDL Implicit Net warning at part2.v(166): created implicit net for \"paddleCount\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574732367501 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "color_output part2.v(355) " "Verilog HDL error at part2.v(355): object \"color_output\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 355 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574732367501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574732367605 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 20:39:27 2019 " "Processing ended: Mon Nov 25 20:39:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574732367605 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574732367605 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574732367605 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367605 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732368259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574732356919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574732356937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 20:39:16 2019 " "Processing started: Mon Nov 25 20:39:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574732356937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732356937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732356937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574732357956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574732357956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 11 11 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "2 PixelCounter " "Found entity 2: PixelCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawBorder " "Found entity 3: drawBorder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "5 squareFSM " "Found entity 5: squareFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "6 paddleFSM " "Found entity 6: paddleFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "7 XCounter " "Found entity 7: XCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "8 YCounter " "Found entity 8: YCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "9 TimeCounter " "Found entity 9: TimeCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "10 FrequencyCounter " "Found entity 10: FrequencyCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""} { "Info" "ISGN_ENTITY_NAME" "11 hex_decoder " "Found entity 11: hex_decoder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574732367497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574732367497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddleCount part2.v(166) " "Verilog HDL Implicit Net warning at part2.v(166): created implicit net for \"paddleCount\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574732367501 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "color_output part2.v(355) " "Verilog HDL error at part2.v(355): object \"color_output\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 355 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574732367501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574732367605 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 20:39:27 2019 " "Processing ended: Mon Nov 25 20:39:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574732367605 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574732367605 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574732367605 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574732367605 ""}
