m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/sims
Emodulation_top
Z0 w1623152635
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 70
Z3 d/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/sims/work
Z4 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
Z5 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
l0
L4 1
VL1A8WL`LTlP5CT@73lk:B0
!s100 `7>IDElE@F;kFA4W753aM2
Z6 OV;C;2020.1;71
32
Z7 !s110 1623152909
!i10b 1
Z8 !s108 1623152909.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd|
Z10 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Aloopback_arch
R1
R2
DEx4 work 14 modulation_top 0 22 L1A8WL`LTlP5CT@73lk:B0
!i122 70
l40
L16 74
Vkz?94iX3207aVQ@VBX9ZQ2
!s100 QOZWg;ZUQlQl_Ma;[`;Om2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Emodulation_top_tb
Z13 w1623152902
Z14 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
Z15 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 71
R3
Z16 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top_tb.vhd
Z17 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top_tb.vhd
l0
L7 1
VOKh@YRC=A6C9N1KRJX53]1
!s100 YZPRoN8=MlV@_i4ka981W0
R6
32
R7
!i10b 1
R8
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top_tb.vhd|
Z19 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top_tb.vhd|
!i113 1
R11
R12
Abehavior
R14
R15
R1
R2
DEx4 work 17 modulation_top_tb 0 22 OKh@YRC=A6C9N1KRJX53]1
!i122 71
l33
L10 55
V@@Je[HQ7X;8ZPj;<<W<MR3
!s100 J=J`^`M3l;R]<DPD`0SVh3
R6
32
R7
!i10b 1
R8
R18
R19
!i113 1
R11
R12
Ereciever
Z20 w1622316582
R1
R2
!i122 55
Z21 dC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/sims/work
Z22 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd
Z23 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd
l0
L4 1
VESLaT]lFT3Bi1GG__4Y[M2
!s100 l50VM7=7TnoJCgjM84_;T3
R6
32
Z24 !s110 1622316587
!i10b 1
Z25 !s108 1622316587.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd|
Z27 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd|
!i113 1
R11
R12
Aloopback_arch
R1
R2
DEx4 work 8 reciever 0 22 ESLaT]lFT3Bi1GG__4Y[M2
!i122 55
l19
L13 48
VM5M=M?]>KD5f?BfUXA5@R0
!s100 SVCiL8ig2;56SFf=:]IKf2
R6
32
R24
!i10b 1
R25
R26
R27
!i113 1
R11
R12
Esender
Z28 w1622316563
R1
R2
!i122 56
R21
Z29 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd
Z30 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd
l0
L4 1
VQQOGoP9zgDL:Oc1lnYHTa2
!s100 5>T@16NPIn`c2Pd`_FdZ=3
R6
32
R24
!i10b 1
R25
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd|
Z32 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd|
!i113 1
R11
R12
Aloopback_arch
R1
R2
DEx4 work 6 sender 0 22 QQOGoP9zgDL:Oc1lnYHTa2
!i122 56
l18
L13 49
V[_cTB4`OKFGn?79LJBh@i1
!s100 PdFd:m<YnZXz=YIcbFF1]2
R6
32
R24
!i10b 1
R25
R31
R32
!i113 1
R11
R12
Esender_top
Z33 w1623153028
R1
R2
!i122 73
R3
Z34 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/sender_top.vhd
Z35 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/sender_top.vhd
l0
L4 1
VJce`mamVQNMALXkF:`fl`2
!s100 gUY8MZ3_iFVSO9dQF_H9E3
R6
32
Z36 !s110 1623153035
!i10b 1
Z37 !s108 1623153034.000000
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/sender_top.vhd|
Z39 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/sender_top.vhd|
!i113 1
R11
R12
Aarch
R1
R2
Z40 DEx4 work 10 sender_top 0 22 Jce`mamVQNMALXkF:`fl`2
!i122 73
l24
Z41 L13 50
VXXb?U2ZW6J0aC0C3Nk_ee2
!s100 =BBz0bSh9V0GKdWcfS2P]0
R6
32
R36
!i10b 1
R37
R38
R39
!i113 1
R11
R12
Etest_controller_tb
Z42 w1622316872
R1
R2
!i122 61
R21
Z43 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd
Z44 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd
l0
L5 1
VgJj]_@g9W?3UiDWYo5dXo1
!s100 bV^iR3HC:i1IzU9R71=Ue0
R6
32
Z45 !s110 1622316881
!i10b 1
Z46 !s108 1622316881.000000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd|
Z48 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
DEx4 work 18 test_controller_tb 0 22 gJj]_@g9W?3UiDWYo5dXo1
!i122 61
l27
L8 64
VaLX=0Q_VccKkRAG5HzM2<3
!s100 lh]eTm38hLR:mK6So7Oi@3
R6
32
R45
!i10b 1
R46
R47
R48
!i113 1
R11
R12
