
STM32F411_LVGL_ILI9341.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008570  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c8  08008710  08008710  00018710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dd8  08008dd8  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008dd8  08008dd8  00018dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008de0  08008de0  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008de0  08008de0  00018de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008de4  08008de4  00018de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008de8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004fc  200001d8  08008fc0  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006d4  08008fc0  000206d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a1c6  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003dd5  00000000  00000000  0003a411  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00009988  00000000  00000000  0003e1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ed0  00000000  00000000  00047b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e36  00000000  00000000  00048a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001a328  00000000  00000000  00049876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c1d8  00000000  00000000  00063b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0009e118  00000000  00000000  0007fd76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004328  00000000  00000000  0011de90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  001221b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080086f8 	.word	0x080086f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	080086f8 	.word	0x080086f8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001000:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	2210      	movs	r2, #16
 8001004:	2100      	movs	r1, #0
 8001006:	4668      	mov	r0, sp
 8001008:	f003 ff3c 	bl	8004e84 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <MX_ADC1_Init+0x5c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800100e:	4a14      	ldr	r2, [pc, #80]	; (8001060 <MX_ADC1_Init+0x60>)
 8001010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001014:	e9c0 2300 	strd	r2, r3, [r0]
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8001018:	2401      	movs	r4, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101a:	2300      	movs	r3, #0
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101c:	4a11      	ldr	r2, [pc, #68]	; (8001064 <MX_ADC1_Init+0x64>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101e:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001020:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001022:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001024:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001028:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800102a:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 800102e:	61c4      	str	r4, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001030:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001034:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001036:	f000 fcb3 	bl	80019a0 <HAL_ADC_Init>
 800103a:	b108      	cbz	r0, 8001040 <MX_ADC1_Init+0x40>
  {
    Error_Handler();
 800103c:	f000 f964 	bl	8001308 <Error_Handler>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001040:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001042:	4806      	ldr	r0, [pc, #24]	; (800105c <MX_ADC1_Init+0x5c>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001044:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001046:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 8001048:	e9cd 4400 	strd	r4, r4, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104c:	f000 fd4e 	bl	8001aec <HAL_ADC_ConfigChannel>
 8001050:	b108      	cbz	r0, 8001056 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 8001052:	f000 f959 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001056:	b004      	add	sp, #16
 8001058:	bd10      	pop	{r4, pc}
 800105a:	bf00      	nop
 800105c:	200001f4 	.word	0x200001f4
 8001060:	40012000 	.word	0x40012000
 8001064:	0f000001 	.word	0x0f000001

08001068 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001068:	b510      	push	{r4, lr}
 800106a:	4604      	mov	r4, r0
 800106c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106e:	2214      	movs	r2, #20
 8001070:	2100      	movs	r1, #0
 8001072:	a803      	add	r0, sp, #12
 8001074:	f003 ff06 	bl	8004e84 <memset>
  if(adcHandle->Instance==ADC1)
 8001078:	6822      	ldr	r2, [r4, #0]
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <HAL_ADC_MspInit+0x5c>)
 800107c:	429a      	cmp	r2, r3
 800107e:	d11e      	bne.n	80010be <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001080:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001084:	2100      	movs	r1, #0
 8001086:	9101      	str	r1, [sp, #4]
 8001088:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC_VA_Pin|ADC_VB_Pin|ADC_IA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108a:	480f      	ldr	r0, [pc, #60]	; (80010c8 <HAL_ADC_MspInit+0x60>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800108c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001090:	645a      	str	r2, [r3, #68]	; 0x44
 8001092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001094:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001098:	9201      	str	r2, [sp, #4]
 800109a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109c:	9102      	str	r1, [sp, #8]
 800109e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a0:	f042 0201 	orr.w	r2, r2, #1
 80010a4:	631a      	str	r2, [r3, #48]	; 0x30
 80010a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	220e      	movs	r2, #14
 80010b2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b6:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f000 fff5 	bl	80020a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010be:	b008      	add	sp, #32
 80010c0:	bd10      	pop	{r4, pc}
 80010c2:	bf00      	nop
 80010c4:	40012000 	.word	0x40012000
 80010c8:	40020000 	.word	0x40020000

080010cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010cc:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_DMA_Init+0x40>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	9201      	str	r2, [sp, #4]
 80010d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010d6:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 80010da:	6319      	str	r1, [r3, #48]	; 0x30
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010e2:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010e6:	203a      	movs	r0, #58	; 0x3a
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010ea:	f000 fdab 	bl	8001c44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010ee:	203a      	movs	r0, #58	; 0x3a
 80010f0:	f000 fdda 	bl	8001ca8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80010f4:	2200      	movs	r2, #0
 80010f6:	4611      	mov	r1, r2
 80010f8:	2046      	movs	r0, #70	; 0x46
 80010fa:	f000 fda3 	bl	8001c44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80010fe:	2046      	movs	r0, #70	; 0x46

}
 8001100:	b003      	add	sp, #12
 8001102:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001106:	f000 bdcf 	b.w	8001ca8 <HAL_NVIC_EnableIRQ>
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001110:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	2214      	movs	r2, #20
{
 8001114:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	eb0d 0002 	add.w	r0, sp, r2
 800111a:	2100      	movs	r1, #0
 800111c:	f003 feb2 	bl	8004e84 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001120:	2400      	movs	r4, #0
 8001122:	4b2c      	ldr	r3, [pc, #176]	; (80011d4 <MX_GPIO_Init+0xc4>)
 8001124:	9401      	str	r4, [sp, #4]
 8001126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001128:	4f2b      	ldr	r7, [pc, #172]	; (80011d8 <MX_GPIO_Init+0xc8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800112a:	4d2c      	ldr	r5, [pc, #176]	; (80011dc <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112c:	f042 0204 	orr.w	r2, r2, #4
 8001130:	631a      	str	r2, [r3, #48]	; 0x30
 8001132:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001134:	f002 0204 	and.w	r2, r2, #4
 8001138:	9201      	str	r2, [sp, #4]
 800113a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800113c:	9402      	str	r4, [sp, #8]
 800113e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001140:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001144:	631a      	str	r2, [r3, #48]	; 0x30
 8001146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001148:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800114c:	9202      	str	r2, [sp, #8]
 800114e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001150:	9403      	str	r4, [sp, #12]
 8001152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001154:	f042 0201 	orr.w	r2, r2, #1
 8001158:	631a      	str	r2, [r3, #48]	; 0x30
 800115a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115c:	f002 0201 	and.w	r2, r2, #1
 8001160:	9203      	str	r2, [sp, #12]
 8001162:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	9404      	str	r4, [sp, #16]
 8001166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001168:	f042 0202 	orr.w	r2, r2, #2
 800116c:	631a      	str	r2, [r3, #48]	; 0x30
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001176:	4622      	mov	r2, r4
 8001178:	4638      	mov	r0, r7
 800117a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001180:	f001 f85a 	bl	8002238 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001184:	4622      	mov	r2, r4
 8001186:	4628      	mov	r0, r5
 8001188:	f241 4106 	movw	r1, #5126	; 0x1406
 800118c:	f001 f854 	bl	8002238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2601      	movs	r6, #1
 8001192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001196:	a905      	add	r1, sp, #20
 8001198:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	e9cd 3605 	strd	r3, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f000 ff81 	bl	80020a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin;
 80011a6:	f241 4306 	movw	r3, #5126	; 0x1406
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	a905      	add	r1, sp, #20
 80011ac:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	e9cd 3605 	strd	r3, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f000 ff77 	bl	80020a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ba:	2240      	movs	r2, #64	; 0x40
 80011bc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011c0:	a905      	add	r1, sp, #20
 80011c2:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f000 ff6d 	bl	80020a8 <HAL_GPIO_Init>

}
 80011ce:	b00b      	add	sp, #44	; 0x2c
 80011d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40020800 	.word	0x40020800
 80011dc:	40020400 	.word	0x40020400

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b510      	push	{r4, lr}
 80011e2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e4:	2210      	movs	r2, #16
 80011e6:	2100      	movs	r1, #0
 80011e8:	a80a      	add	r0, sp, #40	; 0x28
 80011ea:	f003 fe4b 	bl	8004e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ee:	2214      	movs	r2, #20
 80011f0:	2100      	movs	r1, #0
 80011f2:	a803      	add	r0, sp, #12
 80011f4:	f003 fe46 	bl	8004e84 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <SystemClock_Config+0x98>)
 80011fa:	2100      	movs	r1, #0
 80011fc:	9101      	str	r1, [sp, #4]
 80011fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001200:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001204:	641a      	str	r2, [r3, #64]	; 0x40
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <SystemClock_Config+0x9c>)
 8001212:	9102      	str	r1, [sp, #8]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	9b02      	ldr	r3, [sp, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001226:	2201      	movs	r2, #1
 8001228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800122e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001232:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001236:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
 800123a:	210c      	movs	r1, #12
 800123c:	2360      	movs	r3, #96	; 0x60
 800123e:	e9cd 1310 	strd	r1, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001242:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001244:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001246:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001248:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124a:	f001 f803 	bl	8002254 <HAL_RCC_OscConfig>
 800124e:	b108      	cbz	r0, 8001254 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001252:	e7fe      	b.n	8001252 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001254:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001256:	e9cd 3403 	strd	r3, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125e:	e9cd 3006 	strd	r3, r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001264:	4621      	mov	r1, r4
 8001266:	a803      	add	r0, sp, #12
 8001268:	f001 f9ce 	bl	8002608 <HAL_RCC_ClockConfig>
 800126c:	b108      	cbz	r0, 8001272 <SystemClock_Config+0x92>
 800126e:	b672      	cpsid	i
	while (1) {
 8001270:	e7fe      	b.n	8001270 <SystemClock_Config+0x90>
}
 8001272:	b014      	add	sp, #80	; 0x50
 8001274:	bd10      	pop	{r4, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40007000 	.word	0x40007000

08001280 <main>:
{
 8001280:	b508      	push	{r3, lr}
  HAL_Init();
 8001282:	f000 fb4d 	bl	8001920 <HAL_Init>
  SystemClock_Config();
 8001286:	f7ff ffab 	bl	80011e0 <SystemClock_Config>
  MX_GPIO_Init();
 800128a:	f7ff ff41 	bl	8001110 <MX_GPIO_Init>
  MX_DMA_Init();
 800128e:	f7ff ff1d 	bl	80010cc <MX_DMA_Init>
  MX_SPI1_Init();
 8001292:	f000 f83b 	bl	800130c <MX_SPI1_Init>
  MX_SPI2_Init();
 8001296:	f000 f85b 	bl	8001350 <MX_SPI2_Init>
  MX_TIM1_Init();
 800129a:	f000 f9fd 	bl	8001698 <MX_TIM1_Init>
  MX_SPI3_Init();
 800129e:	f000 f879 	bl	8001394 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80012a2:	f000 fa49 	bl	8001738 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80012a6:	f7ff feab 	bl	8001000 <MX_ADC1_Init>
	ILI9341_Init(); //initial driver setup to drive ili9341
 80012aa:	f002 fafb 	bl	80038a4 <ILI9341_Init>
	HAL_Delay(1000);
 80012ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012b2:	f000 fb61 	bl	8001978 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 80012b6:	4811      	ldr	r0, [pc, #68]	; (80012fc <main+0x7c>)
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80012b8:	4d11      	ldr	r5, [pc, #68]	; (8001300 <main+0x80>)
		USART1_Printf("%d : LCD ID:%d\r\n", ILI9341_RedeID());
 80012ba:	4c12      	ldr	r4, [pc, #72]	; (8001304 <main+0x84>)
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 80012bc:	2201      	movs	r2, #1
 80012be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012c2:	f000 ffb9 	bl	8002238 <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80012c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ca:	4628      	mov	r0, r5
 80012cc:	f000 ffb9 	bl	8002242 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80012d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d4:	f000 fb50 	bl	8001978 <HAL_Delay>
		COUNTING_MULTIPLE_SEGMENTS();
 80012d8:	f002 fd6c 	bl	8003db4 <COUNTING_MULTIPLE_SEGMENTS>
		HAL_Delay(1000);
 80012dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e0:	f000 fb4a 	bl	8001978 <HAL_Delay>
		USART1_Printf("%d : LCD ID:%d\r\n", ILI9341_RedeID());
 80012e4:	f002 fd40 	bl	8003d68 <ILI9341_RedeID>
 80012e8:	4601      	mov	r1, r0
 80012ea:	4620      	mov	r0, r4
 80012ec:	f000 fa9c 	bl	8001828 <USART1_Printf>
		HAL_Delay(1000);
 80012f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012f4:	f000 fb40 	bl	8001978 <HAL_Delay>
	while (1) {
 80012f8:	e7e5      	b.n	80012c6 <main+0x46>
 80012fa:	bf00      	nop
 80012fc:	40020400 	.word	0x40020400
 8001300:	40020800 	.word	0x40020800
 8001304:	08008710 	.word	0x08008710

08001308 <Error_Handler>:
 8001308:	b672      	cpsid	i
	while (1) {
 800130a:	e7fe      	b.n	800130a <Error_Handler+0x2>

0800130c <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800130c:	480e      	ldr	r0, [pc, #56]	; (8001348 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <MX_SPI1_Init+0x40>)
{
 8001310:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001312:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001316:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800131a:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800131c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001320:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001324:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001328:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 800132c:	2210      	movs	r2, #16
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001330:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001332:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001336:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001338:	f001 faa2 	bl	8002880 <HAL_SPI_Init>
 800133c:	b118      	cbz	r0, 8001346 <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800133e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001342:	f7ff bfe1 	b.w	8001308 <Error_Handler>
}
 8001346:	bd08      	pop	{r3, pc}
 8001348:	2000029c 	.word	0x2000029c
 800134c:	40013000 	.word	0x40013000

08001350 <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001350:	480e      	ldr	r0, [pc, #56]	; (800138c <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001352:	4a0f      	ldr	r2, [pc, #60]	; (8001390 <MX_SPI2_Init+0x40>)
{
 8001354:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001356:	f44f 7382 	mov.w	r3, #260	; 0x104
 800135a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800135e:	2300      	movs	r3, #0
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001360:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001364:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001368:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800136c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001370:	2210      	movs	r2, #16
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001372:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001374:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001376:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 800137a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800137c:	f001 fa80 	bl	8002880 <HAL_SPI_Init>
 8001380:	b118      	cbz	r0, 800138a <MX_SPI2_Init+0x3a>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001382:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001386:	f7ff bfbf 	b.w	8001308 <Error_Handler>
}
 800138a:	bd08      	pop	{r3, pc}
 800138c:	200002f4 	.word	0x200002f4
 8001390:	40003800 	.word	0x40003800

08001394 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001394:	480e      	ldr	r0, [pc, #56]	; (80013d0 <MX_SPI3_Init+0x3c>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001396:	4a0f      	ldr	r2, [pc, #60]	; (80013d4 <MX_SPI3_Init+0x40>)
{
 8001398:	b508      	push	{r3, lr}
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800139a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800139e:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013a2:	2300      	movs	r3, #0
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013a4:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013a8:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.NSS = SPI_NSS_SOFT;
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b4:	2218      	movs	r2, #24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b6:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80013b8:	230a      	movs	r3, #10
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013ba:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi3.Init.CRCPolynomial = 10;
 80013be:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013c0:	f001 fa5e 	bl	8002880 <HAL_SPI_Init>
 80013c4:	b118      	cbz	r0, 80013ce <MX_SPI3_Init+0x3a>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013ca:	f7ff bf9d 	b.w	8001308 <Error_Handler>
}
 80013ce:	bd08      	pop	{r3, pc}
 80013d0:	2000034c 	.word	0x2000034c
 80013d4:	40003c00 	.word	0x40003c00

080013d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013da:	4606      	mov	r6, r0
 80013dc:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	2214      	movs	r2, #20
 80013e0:	2100      	movs	r1, #0
 80013e2:	a807      	add	r0, sp, #28
 80013e4:	f003 fd4e 	bl	8004e84 <memset>
  if(spiHandle->Instance==SPI1)
 80013e8:	6833      	ldr	r3, [r6, #0]
 80013ea:	4a53      	ldr	r2, [pc, #332]	; (8001538 <HAL_SPI_MspInit+0x160>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d144      	bne.n	800147a <HAL_SPI_MspInit+0xa2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013f0:	4b52      	ldr	r3, [pc, #328]	; (800153c <HAL_SPI_MspInit+0x164>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80013f2:	4f53      	ldr	r7, [pc, #332]	; (8001540 <HAL_SPI_MspInit+0x168>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013f4:	2500      	movs	r5, #0
 80013f6:	9500      	str	r5, [sp, #0]
 80013f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80013fe:	645a      	str	r2, [r3, #68]	; 0x44
 8001400:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001402:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001406:	9200      	str	r2, [sp, #0]
 8001408:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	9501      	str	r5, [sp, #4]
 800140c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800140e:	f042 0201 	orr.w	r2, r2, #1
 8001412:	631a      	str	r2, [r3, #48]	; 0x30
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	9301      	str	r3, [sp, #4]
 800141c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141e:	20f0      	movs	r0, #240	; 0xf0
 8001420:	2302      	movs	r3, #2
 8001422:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001426:	2403      	movs	r4, #3
 8001428:	2305      	movs	r3, #5
 800142a:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142e:	4845      	ldr	r0, [pc, #276]	; (8001544 <HAL_SPI_MspInit+0x16c>)
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001430:	4c45      	ldr	r4, [pc, #276]	; (8001548 <HAL_SPI_MspInit+0x170>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001432:	a907      	add	r1, sp, #28
 8001434:	f000 fe38 	bl	80020a8 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001438:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800143c:	e9c4 7300 	strd	r7, r3, [r4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001440:	2340      	movs	r3, #64	; 0x40
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001442:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001446:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001448:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800144c:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001450:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001454:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001458:	f000 fc5e 	bl	8001d18 <HAL_DMA_Init>
 800145c:	b108      	cbz	r0, 8001462 <HAL_SPI_MspInit+0x8a>
    {
      Error_Handler();
 800145e:	f7ff ff53 	bl	8001308 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001466:	64b4      	str	r4, [r6, #72]	; 0x48
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001468:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800146a:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800146c:	f000 fbea 	bl	8001c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001470:	2023      	movs	r0, #35	; 0x23
 8001472:	f000 fc19 	bl	8001ca8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001476:	b00d      	add	sp, #52	; 0x34
 8001478:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(spiHandle->Instance==SPI2)
 800147a:	4a34      	ldr	r2, [pc, #208]	; (800154c <HAL_SPI_MspInit+0x174>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d123      	bne.n	80014c8 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001480:	4b2e      	ldr	r3, [pc, #184]	; (800153c <HAL_SPI_MspInit+0x164>)
 8001482:	2100      	movs	r1, #0
 8001484:	9102      	str	r1, [sp, #8]
 8001486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001488:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800148c:	641a      	str	r2, [r3, #64]	; 0x40
 800148e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001490:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001494:	9202      	str	r2, [sp, #8]
 8001496:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001498:	9103      	str	r1, [sp, #12]
 800149a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800149c:	f042 0202 	orr.w	r2, r2, #2
 80014a0:	631a      	str	r2, [r3, #48]	; 0x30
 80014a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a4:	f003 0302 	and.w	r3, r3, #2
 80014a8:	9303      	str	r3, [sp, #12]
 80014aa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80014b0:	2302      	movs	r3, #2
 80014b2:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014b6:	2103      	movs	r1, #3
 80014b8:	2305      	movs	r3, #5
 80014ba:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014be:	4824      	ldr	r0, [pc, #144]	; (8001550 <HAL_SPI_MspInit+0x178>)
 80014c0:	a907      	add	r1, sp, #28
 80014c2:	f000 fdf1 	bl	80020a8 <HAL_GPIO_Init>
}
 80014c6:	e7d6      	b.n	8001476 <HAL_SPI_MspInit+0x9e>
  else if(spiHandle->Instance==SPI3)
 80014c8:	4a22      	ldr	r2, [pc, #136]	; (8001554 <HAL_SPI_MspInit+0x17c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d1d3      	bne.n	8001476 <HAL_SPI_MspInit+0x9e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014ce:	4b1b      	ldr	r3, [pc, #108]	; (800153c <HAL_SPI_MspInit+0x164>)
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 80014d0:	481c      	ldr	r0, [pc, #112]	; (8001544 <HAL_SPI_MspInit+0x16c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014d2:	2400      	movs	r4, #0
 80014d4:	9404      	str	r4, [sp, #16]
 80014d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014dc:	641a      	str	r2, [r3, #64]	; 0x40
 80014de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014e0:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80014e4:	9204      	str	r2, [sp, #16]
 80014e6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	9405      	str	r4, [sp, #20]
 80014ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014ec:	f042 0201 	orr.w	r2, r2, #1
 80014f0:	631a      	str	r2, [r3, #48]	; 0x30
 80014f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014f4:	f002 0201 	and.w	r2, r2, #1
 80014f8:	9205      	str	r2, [sp, #20]
 80014fa:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fc:	9406      	str	r4, [sp, #24]
 80014fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001500:	f042 0202 	orr.w	r2, r2, #2
 8001504:	631a      	str	r2, [r3, #48]	; 0x30
 8001506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	9306      	str	r3, [sp, #24]
 800150e:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2702      	movs	r7, #2
 8001512:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001516:	2603      	movs	r6, #3
 8001518:	2506      	movs	r5, #6
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 800151a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151c:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001520:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 8001524:	f000 fdc0 	bl	80020a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TP_CLK_Pin|TP_MISO_Pin|TP_MOSI_Pin;
 8001528:	2338      	movs	r3, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001532:	950b      	str	r5, [sp, #44]	; 0x2c
 8001534:	e7c3      	b.n	80014be <HAL_SPI_MspInit+0xe6>
 8001536:	bf00      	nop
 8001538:	40013000 	.word	0x40013000
 800153c:	40023800 	.word	0x40023800
 8001540:	40026440 	.word	0x40026440
 8001544:	40020000 	.word	0x40020000
 8001548:	2000023c 	.word	0x2000023c
 800154c:	40003800 	.word	0x40003800
 8001550:	40020400 	.word	0x40020400
 8001554:	40003c00 	.word	0x40003c00

08001558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <HAL_MspInit+0x34>)
 800155c:	2100      	movs	r1, #0
 800155e:	9100      	str	r1, [sp, #0]
 8001560:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001566:	645a      	str	r2, [r3, #68]	; 0x44
 8001568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800156a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800156e:	9200      	str	r2, [sp, #0]
 8001570:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	9101      	str	r1, [sp, #4]
 8001574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001576:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800157a:	641a      	str	r2, [r3, #64]	; 0x40
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001582:	9301      	str	r3, [sp, #4]
 8001584:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	b002      	add	sp, #8
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800

08001590 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler>

08001592 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <HardFault_Handler>

08001594 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001594:	e7fe      	b.n	8001594 <MemManage_Handler>

08001596 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <BusFault_Handler>

08001598 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <UsageFault_Handler>

0800159a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800159a:	4770      	bx	lr

0800159c <DebugMon_Handler>:
 800159c:	4770      	bx	lr

0800159e <PendSV_Handler>:
 800159e:	4770      	bx	lr

080015a0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015a0:	f000 b9d8 	b.w	8001954 <HAL_IncTick>

080015a4 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80015a4:	4801      	ldr	r0, [pc, #4]	; (80015ac <SPI1_IRQHandler+0x8>)
 80015a6:	f001 bb65 	b.w	8002c74 <HAL_SPI_IRQHandler>
 80015aa:	bf00      	nop
 80015ac:	2000029c 	.word	0x2000029c

080015b0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015b0:	4801      	ldr	r0, [pc, #4]	; (80015b8 <USART1_IRQHandler+0x8>)
 80015b2:	f001 bef3 	b.w	800339c <HAL_UART_IRQHandler>
 80015b6:	bf00      	nop
 80015b8:	20000518 	.word	0x20000518

080015bc <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80015bc:	4801      	ldr	r0, [pc, #4]	; (80015c4 <DMA2_Stream2_IRQHandler+0x8>)
 80015be:	f000 bcb5 	b.w	8001f2c <HAL_DMA_IRQHandler>
 80015c2:	bf00      	nop
 80015c4:	2000023c 	.word	0x2000023c

080015c8 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80015c8:	4801      	ldr	r0, [pc, #4]	; (80015d0 <DMA2_Stream7_IRQHandler+0x8>)
 80015ca:	f000 bcaf 	b.w	8001f2c <HAL_DMA_IRQHandler>
 80015ce:	bf00      	nop
 80015d0:	200004b8 	.word	0x200004b8

080015d4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80015d4:	2001      	movs	r0, #1
 80015d6:	4770      	bx	lr

080015d8 <_kill>:

int _kill(int pid, int sig)
{
 80015d8:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015da:	f003 fca5 	bl	8004f28 <__errno>
 80015de:	2316      	movs	r3, #22
 80015e0:	6003      	str	r3, [r0, #0]
  return -1;
}
 80015e2:	f04f 30ff 	mov.w	r0, #4294967295
 80015e6:	bd08      	pop	{r3, pc}

080015e8 <_exit>:

void _exit (int status)
{
 80015e8:	b508      	push	{r3, lr}
  errno = EINVAL;
 80015ea:	f003 fc9d 	bl	8004f28 <__errno>
 80015ee:	2316      	movs	r3, #22
 80015f0:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80015f2:	e7fe      	b.n	80015f2 <_exit+0xa>

080015f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015f4:	b570      	push	{r4, r5, r6, lr}
 80015f6:	460d      	mov	r5, r1
 80015f8:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	460e      	mov	r6, r1
 80015fc:	1b73      	subs	r3, r6, r5
 80015fe:	429c      	cmp	r4, r3
 8001600:	dc01      	bgt.n	8001606 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8001602:	4620      	mov	r0, r4
 8001604:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001606:	f3af 8000 	nop.w
 800160a:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160e:	e7f5      	b.n	80015fc <_read+0x8>

08001610 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	460d      	mov	r5, r1
 8001614:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001616:	460e      	mov	r6, r1
 8001618:	1b73      	subs	r3, r6, r5
 800161a:	429c      	cmp	r4, r3
 800161c:	dc01      	bgt.n	8001622 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800161e:	4620      	mov	r0, r4
 8001620:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8001622:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001626:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	e7f5      	b.n	8001618 <_write+0x8>

0800162c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	4770      	bx	lr

08001632 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001632:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001636:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001638:	2000      	movs	r0, #0
 800163a:	4770      	bx	lr

0800163c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800163c:	2001      	movs	r0, #1
 800163e:	4770      	bx	lr

08001640 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001640:	2000      	movs	r0, #0
 8001642:	4770      	bx	lr

08001644 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001644:	4a0b      	ldr	r2, [pc, #44]	; (8001674 <_sbrk+0x30>)
 8001646:	6811      	ldr	r1, [r2, #0]
{
 8001648:	b510      	push	{r4, lr}
 800164a:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 800164c:	b909      	cbnz	r1, 8001652 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800164e:	490a      	ldr	r1, [pc, #40]	; (8001678 <_sbrk+0x34>)
 8001650:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001652:	6810      	ldr	r0, [r2, #0]
 8001654:	4909      	ldr	r1, [pc, #36]	; (800167c <_sbrk+0x38>)
 8001656:	4c0a      	ldr	r4, [pc, #40]	; (8001680 <_sbrk+0x3c>)
 8001658:	4403      	add	r3, r0
 800165a:	1b09      	subs	r1, r1, r4
 800165c:	428b      	cmp	r3, r1
 800165e:	d906      	bls.n	800166e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001660:	f003 fc62 	bl	8004f28 <__errno>
 8001664:	230c      	movs	r3, #12
 8001666:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001668:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800166c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800166e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001670:	e7fc      	b.n	800166c <_sbrk+0x28>
 8001672:	bf00      	nop
 8001674:	200003a4 	.word	0x200003a4
 8001678:	200006d8 	.word	0x200006d8
 800167c:	20020000 	.word	0x20020000
 8001680:	00000400 	.word	0x00000400

08001684 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001684:	4a03      	ldr	r2, [pc, #12]	; (8001694 <SystemInit+0x10>)
 8001686:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800168a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800168e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001692:	4770      	bx	lr
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001698:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800169a:	2210      	movs	r2, #16
 800169c:	2100      	movs	r1, #0
 800169e:	a802      	add	r0, sp, #8
 80016a0:	f003 fbf0 	bl	8004e84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016a4:	4816      	ldr	r0, [pc, #88]	; (8001700 <MX_TIM1_Init+0x68>)
  htim1.Init.Prescaler = 10000;
 80016a6:	4917      	ldr	r1, [pc, #92]	; (8001704 <MX_TIM1_Init+0x6c>)
 80016a8:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ac:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 10000;
 80016ae:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80016b2:	f64f 7cff 	movw	ip, #65535	; 0xffff
 80016b6:	f44f 7280 	mov.w	r2, #256	; 0x100
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ba:	e9cd 3300 	strd	r3, r3, [sp]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80016be:	e9c0 c203 	strd	ip, r2, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c2:	e9c0 3305 	strd	r3, r3, [r0, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c6:	6083      	str	r3, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016c8:	f001 fba8 	bl	8002e1c <HAL_TIM_Base_Init>
 80016cc:	b108      	cbz	r0, 80016d2 <MX_TIM1_Init+0x3a>
  {
    Error_Handler();
 80016ce:	f7ff fe1b 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016d6:	480a      	ldr	r0, [pc, #40]	; (8001700 <MX_TIM1_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d8:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016da:	a902      	add	r1, sp, #8
 80016dc:	f001 fbd4 	bl	8002e88 <HAL_TIM_ConfigClockSource>
 80016e0:	b108      	cbz	r0, 80016e6 <MX_TIM1_Init+0x4e>
  {
    Error_Handler();
 80016e2:	f7ff fe11 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e6:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016e8:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_TIM1_Init+0x68>)
 80016ea:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ec:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016f0:	f001 fc64 	bl	8002fbc <HAL_TIMEx_MasterConfigSynchronization>
 80016f4:	b108      	cbz	r0, 80016fa <MX_TIM1_Init+0x62>
  {
    Error_Handler();
 80016f6:	f7ff fe07 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016fa:	b007      	add	sp, #28
 80016fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001700:	200003a8 	.word	0x200003a8
 8001704:	40010000 	.word	0x40010000

08001708 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8001708:	6802      	ldr	r2, [r0, #0]
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_TIM_Base_MspInit+0x28>)
 800170c:	429a      	cmp	r2, r3
{
 800170e:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 8001710:	d10b      	bne.n	800172a <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	9301      	str	r3, [sp, #4]
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <HAL_TIM_Base_MspInit+0x2c>)
 8001718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800171a:	f042 0201 	orr.w	r2, r2, #1
 800171e:	645a      	str	r2, [r3, #68]	; 0x44
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800172a:	b002      	add	sp, #8
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	40010000 	.word	0x40010000
 8001734:	40023800 	.word	0x40023800

08001738 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001738:	480b      	ldr	r0, [pc, #44]	; (8001768 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 800173a:	4a0c      	ldr	r2, [pc, #48]	; (800176c <MX_USART1_UART_Init+0x34>)
{
 800173c:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 800173e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001742:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001746:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001748:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 800174a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174e:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001752:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001754:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001756:	f001 fcf3 	bl	8003140 <HAL_UART_Init>
 800175a:	b118      	cbz	r0, 8001764 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800175c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001760:	f7ff bdd2 	b.w	8001308 <Error_Handler>
}
 8001764:	bd08      	pop	{r3, pc}
 8001766:	bf00      	nop
 8001768:	20000518 	.word	0x20000518
 800176c:	40011000 	.word	0x40011000

08001770 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001770:	b570      	push	{r4, r5, r6, lr}
 8001772:	4606      	mov	r6, r0
 8001774:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001776:	2214      	movs	r2, #20
 8001778:	2100      	movs	r1, #0
 800177a:	a803      	add	r0, sp, #12
 800177c:	f003 fb82 	bl	8004e84 <memset>
  if(uartHandle->Instance==USART1)
 8001780:	6832      	ldr	r2, [r6, #0]
 8001782:	4b25      	ldr	r3, [pc, #148]	; (8001818 <HAL_UART_MspInit+0xa8>)
 8001784:	429a      	cmp	r2, r3
 8001786:	d144      	bne.n	8001812 <HAL_UART_MspInit+0xa2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001788:	2500      	movs	r5, #0
 800178a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800178e:	9501      	str	r5, [sp, #4]
 8001790:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001792:	4822      	ldr	r0, [pc, #136]	; (800181c <HAL_UART_MspInit+0xac>)

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001794:	4c22      	ldr	r4, [pc, #136]	; (8001820 <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001796:	f042 0210 	orr.w	r2, r2, #16
 800179a:	645a      	str	r2, [r3, #68]	; 0x44
 800179c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800179e:	f002 0210 	and.w	r2, r2, #16
 80017a2:	9201      	str	r2, [sp, #4]
 80017a4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	9502      	str	r5, [sp, #8]
 80017a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017aa:	f042 0201 	orr.w	r2, r2, #1
 80017ae:	631a      	str	r2, [r3, #48]	; 0x30
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80017be:	2302      	movs	r3, #2
 80017c0:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017c4:	2103      	movs	r1, #3
 80017c6:	2307      	movs	r3, #7
 80017c8:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	a903      	add	r1, sp, #12
 80017ce:	f000 fc6b 	bl	80020a8 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80017d2:	4814      	ldr	r0, [pc, #80]	; (8001824 <HAL_UART_MspInit+0xb4>)
 80017d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80017d8:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017dc:	2340      	movs	r3, #64	; 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017de:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017e2:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017e8:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80017ec:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017f0:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017f4:	f000 fa90 	bl	8001d18 <HAL_DMA_Init>
 80017f8:	b108      	cbz	r0, 80017fe <HAL_UART_MspInit+0x8e>
    {
      Error_Handler();
 80017fa:	f7ff fd85 	bl	8001308 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017fe:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001800:	6374      	str	r4, [r6, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001802:	2025      	movs	r0, #37	; 0x25
 8001804:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001806:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001808:	f000 fa1c 	bl	8001c44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800180c:	2025      	movs	r0, #37	; 0x25
 800180e:	f000 fa4b 	bl	8001ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001812:	b008      	add	sp, #32
 8001814:	bd70      	pop	{r4, r5, r6, pc}
 8001816:	bf00      	nop
 8001818:	40011000 	.word	0x40011000
 800181c:	40020000 	.word	0x40020000
 8001820:	200004b8 	.word	0x200004b8
 8001824:	400264b8 	.word	0x400264b8

08001828 <USART1_Printf>:
 * @param ... 
 *
 * @return 
 */
int USART1_Printf(const char *format, ...)
{
 8001828:	b40f      	push	{r0, r1, r2, r3}
 800182a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  va_list arg;
  static char SendBuff[200] = {0};
  int rv;
  while (!usart_dma_tx_over); // DMA??
 800182c:	4d0c      	ldr	r5, [pc, #48]	; (8001860 <USART1_Printf+0x38>)
 800182e:	782b      	ldrb	r3, [r5, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0fc      	beq.n	800182e <USART1_Printf+0x6>
  //for (volatile uint16_t i = 0; i < 5000 && (!usart_dma_tx_over); i++);  // DMA??

  // ?
  va_start(arg, format);
 8001834:	ab07      	add	r3, sp, #28
  rv = vsnprintf((char *)SendBuff, sizeof(SendBuff), (char *)format, arg);
 8001836:	9a06      	ldr	r2, [sp, #24]
 8001838:	480a      	ldr	r0, [pc, #40]	; (8001864 <USART1_Printf+0x3c>)
  va_start(arg, format);
 800183a:	9301      	str	r3, [sp, #4]
  rv = vsnprintf((char *)SendBuff, sizeof(SendBuff), (char *)format, arg);
 800183c:	21c8      	movs	r1, #200	; 0xc8
 800183e:	f003 fb13 	bl	8004e68 <vsniprintf>
  va_end(arg);

  usart_dma_tx_over = 0;                                   // ?0?1
 8001842:	2300      	movs	r3, #0
  rv = vsnprintf((char *)SendBuff, sizeof(SendBuff), (char *)format, arg);
 8001844:	4604      	mov	r4, r0
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)SendBuff, rv); // DMA??
 8001846:	b282      	uxth	r2, r0
 8001848:	4906      	ldr	r1, [pc, #24]	; (8001864 <USART1_Printf+0x3c>)
 800184a:	4807      	ldr	r0, [pc, #28]	; (8001868 <USART1_Printf+0x40>)
  usart_dma_tx_over = 0;                                   // ?0?1
 800184c:	702b      	strb	r3, [r5, #0]
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)SendBuff, rv); // DMA??
 800184e:	f001 fca5 	bl	800319c <HAL_UART_Transmit_DMA>

  return rv;
}
 8001852:	4620      	mov	r0, r4
 8001854:	b003      	add	sp, #12
 8001856:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800185a:	b004      	add	sp, #16
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000004 	.word	0x20000004
 8001864:	200003f0 	.word	0x200003f0
 8001868:	20000518 	.word	0x20000518

0800186c <HAL_UART_TxCpltCallback>:
 * @param huart UART
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  // ?UART
  if (huart->Instance == USART1)
 800186c:	6802      	ldr	r2, [r0, #0]
 800186e:	4b03      	ldr	r3, [pc, #12]	; (800187c <HAL_UART_TxCpltCallback+0x10>)
 8001870:	429a      	cmp	r2, r3
  {
    usart_dma_tx_over = 1;
 8001872:	bf02      	ittt	eq
 8001874:	4b02      	ldreq	r3, [pc, #8]	; (8001880 <HAL_UART_TxCpltCallback+0x14>)
 8001876:	2201      	moveq	r2, #1
 8001878:	701a      	strbeq	r2, [r3, #0]
  }
}
 800187a:	4770      	bx	lr
 800187c:	40011000 	.word	0x40011000
 8001880:	20000004 	.word	0x20000004

08001884 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001884:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001888:	480d      	ldr	r0, [pc, #52]	; (80018c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800188a:	490e      	ldr	r1, [pc, #56]	; (80018c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800188c:	4a0e      	ldr	r2, [pc, #56]	; (80018c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800188e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001890:	e002      	b.n	8001898 <LoopCopyDataInit>

08001892 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001892:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001894:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001896:	3304      	adds	r3, #4

08001898 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001898:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800189a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800189c:	d3f9      	bcc.n	8001892 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189e:	4a0b      	ldr	r2, [pc, #44]	; (80018cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018a0:	4c0b      	ldr	r4, [pc, #44]	; (80018d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a4:	e001      	b.n	80018aa <LoopFillZerobss>

080018a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a8:	3204      	adds	r2, #4

080018aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ac:	d3fb      	bcc.n	80018a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018ae:	f7ff fee9 	bl	8001684 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018b2:	f003 fb3f 	bl	8004f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018b6:	f7ff fce3 	bl	8001280 <main>
  bx  lr    
 80018ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018c4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80018c8:	08008de8 	.word	0x08008de8
  ldr r2, =_sbss
 80018cc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80018d0:	200006d4 	.word	0x200006d4

080018d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018d4:	e7fe      	b.n	80018d4 <ADC_IRQHandler>
	...

080018d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <HAL_InitTick+0x3c>)
 80018dc:	781a      	ldrb	r2, [r3, #0]
 80018de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80018e6:	4a0c      	ldr	r2, [pc, #48]	; (8001918 <HAL_InitTick+0x40>)
{
 80018e8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018ea:	6810      	ldr	r0, [r2, #0]
 80018ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80018f0:	f000 f9e8 	bl	8001cc4 <HAL_SYSTICK_Config>
 80018f4:	4604      	mov	r4, r0
 80018f6:	b958      	cbnz	r0, 8001910 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f8:	2d0f      	cmp	r5, #15
 80018fa:	d809      	bhi.n	8001910 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018fc:	4602      	mov	r2, r0
 80018fe:	4629      	mov	r1, r5
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f000 f99e 	bl	8001c44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <HAL_InitTick+0x44>)
 800190a:	4620      	mov	r0, r4
 800190c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800190e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001910:	2001      	movs	r0, #1
 8001912:	e7fc      	b.n	800190e <HAL_InitTick+0x36>
 8001914:	20000005 	.word	0x20000005
 8001918:	20000000 	.word	0x20000000
 800191c:	20000008 	.word	0x20000008

08001920 <HAL_Init>:
{
 8001920:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001922:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <HAL_Init+0x30>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800192a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001932:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800193a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800193c:	2003      	movs	r0, #3
 800193e:	f000 f96f 	bl	8001c20 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001942:	200f      	movs	r0, #15
 8001944:	f7ff ffc8 	bl	80018d8 <HAL_InitTick>
  HAL_MspInit();
 8001948:	f7ff fe06 	bl	8001558 <HAL_MspInit>
}
 800194c:	2000      	movs	r0, #0
 800194e:	bd08      	pop	{r3, pc}
 8001950:	40023c00 	.word	0x40023c00

08001954 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001954:	4a03      	ldr	r2, [pc, #12]	; (8001964 <HAL_IncTick+0x10>)
 8001956:	4b04      	ldr	r3, [pc, #16]	; (8001968 <HAL_IncTick+0x14>)
 8001958:	6811      	ldr	r1, [r2, #0]
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	440b      	add	r3, r1
 800195e:	6013      	str	r3, [r2, #0]
}
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	2000055c 	.word	0x2000055c
 8001968:	20000005 	.word	0x20000005

0800196c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800196c:	4b01      	ldr	r3, [pc, #4]	; (8001974 <HAL_GetTick+0x8>)
 800196e:	6818      	ldr	r0, [r3, #0]
}
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	2000055c 	.word	0x2000055c

08001978 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001978:	b538      	push	{r3, r4, r5, lr}
 800197a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800197c:	f7ff fff6 	bl	800196c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001980:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001982:	bf1c      	itt	ne
 8001984:	4b05      	ldrne	r3, [pc, #20]	; (800199c <HAL_Delay+0x24>)
 8001986:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001988:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800198a:	bf18      	it	ne
 800198c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800198e:	f7ff ffed 	bl	800196c <HAL_GetTick>
 8001992:	1b43      	subs	r3, r0, r5
 8001994:	42a3      	cmp	r3, r4
 8001996:	d3fa      	bcc.n	800198e <HAL_Delay+0x16>
  {
  }
}
 8001998:	bd38      	pop	{r3, r4, r5, pc}
 800199a:	bf00      	nop
 800199c:	20000005 	.word	0x20000005

080019a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019a0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019a2:	4604      	mov	r4, r0
 80019a4:	2800      	cmp	r0, #0
 80019a6:	f000 809b 	beq.w	8001ae0 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80019aa:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80019ac:	b925      	cbnz	r5, 80019b8 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019ae:	f7ff fb5b 	bl	8001068 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019b2:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019b4:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019ba:	06db      	lsls	r3, r3, #27
 80019bc:	f100 808e 	bmi.w	8001adc <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019c6:	f023 0302 	bic.w	r3, r3, #2
 80019ca:	f043 0302 	orr.w	r3, r3, #2
 80019ce:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019d0:	4b44      	ldr	r3, [pc, #272]	; (8001ae4 <HAL_ADC_Init+0x144>)
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80019d8:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	6861      	ldr	r1, [r4, #4]
 80019de:	430a      	orrs	r2, r1
 80019e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019e2:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019e4:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80019f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019f6:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019f8:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019fa:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80019fe:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a06:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a08:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a10:	689a      	ldr	r2, [r3, #8]
 8001a12:	430a      	orrs	r2, r1
 8001a14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a16:	4934      	ldr	r1, [pc, #208]	; (8001ae8 <HAL_ADC_Init+0x148>)
 8001a18:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a1a:	428a      	cmp	r2, r1
 8001a1c:	d052      	beq.n	8001ac4 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a1e:	6899      	ldr	r1, [r3, #8]
 8001a20:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001a24:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a26:	6899      	ldr	r1, [r3, #8]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a2c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a2e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a3a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	f022 0202 	bic.w	r2, r2, #2
 8001a42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	7e21      	ldrb	r1, [r4, #24]
 8001a48:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001a4c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a4e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001a52:	2a00      	cmp	r2, #0
 8001a54:	d03e      	beq.n	8001ad4 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a56:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a58:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a5e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001a66:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	3901      	subs	r1, #1
 8001a6c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a70:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a74:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001a7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a7e:	3901      	subs	r1, #1
 8001a80:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001a84:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8001a94:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001a98:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a9a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a9c:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001aa4:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001aa6:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001aa8:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001aac:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001aae:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001ab0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ab2:	f023 0303 	bic.w	r3, r3, #3
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001abc:	2300      	movs	r3, #0
 8001abe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001ac2:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001aca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001acc:	689a      	ldr	r2, [r3, #8]
 8001ace:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ad2:	e7b2      	b.n	8001a3a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ad4:	685a      	ldr	r2, [r3, #4]
 8001ad6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ada:	e7c9      	b.n	8001a70 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001adc:	2001      	movs	r0, #1
 8001ade:	e7ed      	b.n	8001abc <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	e7ee      	b.n	8001ac2 <HAL_ADC_Init+0x122>
 8001ae4:	40012300 	.word	0x40012300
 8001ae8:	0f000001 	.word	0x0f000001

08001aec <HAL_ADC_ConfigChannel>:
{
 8001aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001af2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d067      	beq.n	8001bca <HAL_ADC_ConfigChannel+0xde>
 8001afa:	2301      	movs	r3, #1
 8001afc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b00:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b02:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b04:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b06:	2d09      	cmp	r5, #9
 8001b08:	b2ac      	uxth	r4, r5
 8001b0a:	d934      	bls.n	8001b76 <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b0c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001b10:	68df      	ldr	r7, [r3, #12]
 8001b12:	3a1e      	subs	r2, #30
 8001b14:	f04f 0c07 	mov.w	ip, #7
 8001b18:	fa0c fc02 	lsl.w	ip, ip, r2
 8001b1c:	ea27 070c 	bic.w	r7, r7, ip
 8001b20:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b22:	68df      	ldr	r7, [r3, #12]
 8001b24:	fa06 f202 	lsl.w	r2, r6, r2
 8001b28:	433a      	orrs	r2, r7
 8001b2a:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8001b2c:	6849      	ldr	r1, [r1, #4]
 8001b2e:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b30:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8001b34:	d82e      	bhi.n	8001b94 <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b36:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b38:	3a05      	subs	r2, #5
 8001b3a:	261f      	movs	r6, #31
 8001b3c:	4096      	lsls	r6, r2
 8001b3e:	ea21 0106 	bic.w	r1, r1, r6
 8001b42:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b46:	fa04 f202 	lsl.w	r2, r4, r2
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b4e:	4a2f      	ldr	r2, [pc, #188]	; (8001c0c <HAL_ADC_ConfigChannel+0x120>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d10a      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x7e>
 8001b54:	2d12      	cmp	r5, #18
 8001b56:	d13a      	bne.n	8001bce <HAL_ADC_ConfigChannel+0xe2>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001b58:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <HAL_ADC_ConfigChannel+0x124>)
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001b60:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001b68:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001b70:	4618      	mov	r0, r3
}
 8001b72:	b003      	add	sp, #12
 8001b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b76:	691a      	ldr	r2, [r3, #16]
 8001b78:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001b7c:	2707      	movs	r7, #7
 8001b7e:	fa07 f70c 	lsl.w	r7, r7, ip
 8001b82:	ea22 0207 	bic.w	r2, r2, r7
 8001b86:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b88:	691a      	ldr	r2, [r3, #16]
 8001b8a:	fa06 f60c 	lsl.w	r6, r6, ip
 8001b8e:	4316      	orrs	r6, r2
 8001b90:	611e      	str	r6, [r3, #16]
 8001b92:	e7cb      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8001b94:	290c      	cmp	r1, #12
 8001b96:	f04f 011f 	mov.w	r1, #31
 8001b9a:	d80b      	bhi.n	8001bb4 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b9c:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8001b9e:	3a23      	subs	r2, #35	; 0x23
 8001ba0:	4091      	lsls	r1, r2
 8001ba2:	ea26 0101 	bic.w	r1, r6, r1
 8001ba6:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ba8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001baa:	fa04 f202 	lsl.w	r2, r4, r2
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	631a      	str	r2, [r3, #48]	; 0x30
 8001bb2:	e7cc      	b.n	8001b4e <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bb4:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8001bb6:	3a41      	subs	r2, #65	; 0x41
 8001bb8:	4091      	lsls	r1, r2
 8001bba:	ea26 0101 	bic.w	r1, r6, r1
 8001bbe:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bc0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bc2:	4094      	lsls	r4, r2
 8001bc4:	430c      	orrs	r4, r1
 8001bc6:	62dc      	str	r4, [r3, #44]	; 0x2c
 8001bc8:	e7c1      	b.n	8001b4e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001bca:	2002      	movs	r0, #2
 8001bcc:	e7d1      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001bce:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <HAL_ADC_ConfigChannel+0x128>)
 8001bd0:	429d      	cmp	r5, r3
 8001bd2:	d001      	beq.n	8001bd8 <HAL_ADC_ConfigChannel+0xec>
 8001bd4:	2d11      	cmp	r5, #17
 8001bd6:	d1c8      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x7e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001bd8:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <HAL_ADC_ConfigChannel+0x124>)
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001be0:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001be8:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bea:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <HAL_ADC_ConfigChannel+0x128>)
 8001bec:	429d      	cmp	r5, r3
 8001bee:	d1bc      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x7e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bf0:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <HAL_ADC_ConfigChannel+0x12c>)
 8001bf2:	4a0a      	ldr	r2, [pc, #40]	; (8001c1c <HAL_ADC_ConfigChannel+0x130>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	fbb3 f3f2 	udiv	r3, r3, r2
 8001bfa:	220a      	movs	r2, #10
 8001bfc:	4353      	muls	r3, r2
        counter--;
 8001bfe:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001c00:	9b01      	ldr	r3, [sp, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0b1      	beq.n	8001b6a <HAL_ADC_ConfigChannel+0x7e>
        counter--;
 8001c06:	9b01      	ldr	r3, [sp, #4]
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	e7f8      	b.n	8001bfe <HAL_ADC_ConfigChannel+0x112>
 8001c0c:	40012000 	.word	0x40012000
 8001c10:	40012300 	.word	0x40012300
 8001c14:	10000012 	.word	0x10000012
 8001c18:	20000000 	.word	0x20000000
 8001c1c:	000f4240 	.word	0x000f4240

08001c20 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c20:	4907      	ldr	r1, [pc, #28]	; (8001c40 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001c22:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c24:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c28:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c30:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001c3c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c3e:	4770      	bx	lr
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c46:	b530      	push	{r4, r5, lr}
 8001c48:	68dc      	ldr	r4, [r3, #12]
 8001c4a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c52:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	bf28      	it	cs
 8001c58:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c60:	bf8c      	ite	hi
 8001c62:	3c03      	subhi	r4, #3
 8001c64:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c66:	fa05 f303 	lsl.w	r3, r5, r3
 8001c6a:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c6e:	40a5      	lsls	r5, r4
 8001c70:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c74:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8001c76:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7c:	bfac      	ite	ge
 8001c7e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c82:	4a08      	ldrlt	r2, [pc, #32]	; (8001ca4 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c84:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c88:	bfb8      	it	lt
 8001c8a:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	bfaa      	itet	ge
 8001c92:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c96:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c98:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c9c:	bd30      	pop	{r4, r5, pc}
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00
 8001ca4:	e000ed14 	.word	0xe000ed14

08001ca8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001ca8:	2800      	cmp	r0, #0
 8001caa:	db07      	blt.n	8001cbc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cac:	0941      	lsrs	r1, r0, #5
 8001cae:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <HAL_NVIC_EnableIRQ+0x18>)
 8001cb0:	f000 001f 	and.w	r0, r0, #31
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	4083      	lsls	r3, r0
 8001cb8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000e100 	.word	0xe000e100

08001cc4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc4:	3801      	subs	r0, #1
 8001cc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001cca:	d20b      	bcs.n	8001ce4 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ccc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd0:	4a05      	ldr	r2, [pc, #20]	; (8001ce8 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cd2:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd4:	21f0      	movs	r1, #240	; 0xf0
 8001cd6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cda:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cdc:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cde:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ce0:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001ce4:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001ce6:	4770      	bx	lr
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001cec:	6803      	ldr	r3, [r0, #0]
{
 8001cee:	b510      	push	{r4, lr}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001cf4:	4c07      	ldr	r4, [pc, #28]	; (8001d14 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001cf6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001cfa:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8001cfe:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d00:	bf88      	it	hi
 8001d02:	3304      	addhi	r3, #4
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d04:	2118      	movs	r1, #24
 8001d06:	fbb2 f1f1 	udiv	r1, r2, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d0a:	5c61      	ldrb	r1, [r4, r1]
 8001d0c:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d0e:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	bd10      	pop	{r4, pc}
 8001d14:	08008739 	.word	0x08008739

08001d18 <HAL_DMA_Init>:
{
 8001d18:	b570      	push	{r4, r5, r6, lr}
 8001d1a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001d1c:	f7ff fe26 	bl	800196c <HAL_GetTick>
 8001d20:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001d22:	2c00      	cmp	r4, #0
 8001d24:	d071      	beq.n	8001e0a <HAL_DMA_Init+0xf2>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d26:	2302      	movs	r3, #2
 8001d28:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001d2c:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001d34:	6813      	ldr	r3, [r2, #0]
 8001d36:	f023 0301 	bic.w	r3, r3, #1
 8001d3a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d3c:	6822      	ldr	r2, [r4, #0]
 8001d3e:	6813      	ldr	r3, [r2, #0]
 8001d40:	07d8      	lsls	r0, r3, #31
 8001d42:	d42e      	bmi.n	8001da2 <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 8001d44:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d46:	4832      	ldr	r0, [pc, #200]	; (8001e10 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d48:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d4a:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d4c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8001d50:	432b      	orrs	r3, r5
 8001d52:	68e5      	ldr	r5, [r4, #12]
 8001d54:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d56:	6925      	ldr	r5, [r4, #16]
 8001d58:	432b      	orrs	r3, r5
 8001d5a:	6965      	ldr	r5, [r4, #20]
 8001d5c:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d5e:	69e5      	ldr	r5, [r4, #28]
 8001d60:	430b      	orrs	r3, r1
 8001d62:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d64:	6a25      	ldr	r5, [r4, #32]
 8001d66:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d68:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001d6c:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d6e:	bf02      	ittt	eq
 8001d70:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8001d74:	4335      	orreq	r5, r6
 8001d76:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001d78:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8001d7a:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d7c:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d7e:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001d82:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d86:	d132      	bne.n	8001dee <HAL_DMA_Init+0xd6>
    tmp |= hdma->Init.FIFOThreshold;
 8001d88:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d8a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001d8c:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d8e:	b375      	cbz	r5, 8001dee <HAL_DMA_Init+0xd6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d90:	b991      	cbnz	r1, 8001db8 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 8001d92:	2801      	cmp	r0, #1
 8001d94:	d020      	beq.n	8001dd8 <HAL_DMA_Init+0xc0>
 8001d96:	f030 0102 	bics.w	r1, r0, #2
 8001d9a:	d128      	bne.n	8001dee <HAL_DMA_Init+0xd6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d9c:	01e9      	lsls	r1, r5, #7
 8001d9e:	d526      	bpl.n	8001dee <HAL_DMA_Init+0xd6>
 8001da0:	e01d      	b.n	8001dde <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001da2:	f7ff fde3 	bl	800196c <HAL_GetTick>
 8001da6:	1b40      	subs	r0, r0, r5
 8001da8:	2805      	cmp	r0, #5
 8001daa:	d9c7      	bls.n	8001d3c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dac:	2320      	movs	r3, #32
 8001dae:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001db0:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001db2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001db6:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001db8:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8001dbc:	d113      	bne.n	8001de6 <HAL_DMA_Init+0xce>
    switch (tmp)
 8001dbe:	2803      	cmp	r0, #3
 8001dc0:	d815      	bhi.n	8001dee <HAL_DMA_Init+0xd6>
 8001dc2:	a101      	add	r1, pc, #4	; (adr r1, 8001dc8 <HAL_DMA_Init+0xb0>)
 8001dc4:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8001dc8:	08001ddf 	.word	0x08001ddf
 8001dcc:	08001d9d 	.word	0x08001d9d
 8001dd0:	08001ddf 	.word	0x08001ddf
 8001dd4:	08001dd9 	.word	0x08001dd9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001dd8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001ddc:	d107      	bne.n	8001dee <HAL_DMA_Init+0xd6>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001dde:	2340      	movs	r3, #64	; 0x40
 8001de0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001de2:	2001      	movs	r0, #1
 8001de4:	e7e5      	b.n	8001db2 <HAL_DMA_Init+0x9a>
    switch (tmp)
 8001de6:	2802      	cmp	r0, #2
 8001de8:	d9f9      	bls.n	8001dde <HAL_DMA_Init+0xc6>
 8001dea:	2803      	cmp	r0, #3
 8001dec:	d0d6      	beq.n	8001d9c <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 8001dee:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001df0:	4620      	mov	r0, r4
 8001df2:	f7ff ff7b 	bl	8001cec <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001df6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001df8:	233f      	movs	r3, #63	; 0x3f
 8001dfa:	4093      	lsls	r3, r2
 8001dfc:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dfe:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001e00:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e02:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001e04:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001e08:	e7d5      	b.n	8001db6 <HAL_DMA_Init+0x9e>
    return HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	e7d3      	b.n	8001db6 <HAL_DMA_Init+0x9e>
 8001e0e:	bf00      	nop
 8001e10:	f010803f 	.word	0xf010803f

08001e14 <HAL_DMA_Start_IT>:
{
 8001e14:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001e16:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e1a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8001e1c:	2c01      	cmp	r4, #1
 8001e1e:	d031      	beq.n	8001e84 <HAL_DMA_Start_IT+0x70>
 8001e20:	2401      	movs	r4, #1
 8001e22:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e26:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8001e2a:	2c01      	cmp	r4, #1
 8001e2c:	f04f 0500 	mov.w	r5, #0
 8001e30:	f04f 0402 	mov.w	r4, #2
 8001e34:	d124      	bne.n	8001e80 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e36:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e3a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e3c:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e3e:	6825      	ldr	r5, [r4, #0]
 8001e40:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001e44:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001e46:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e48:	6883      	ldr	r3, [r0, #8]
 8001e4a:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001e4c:	bf0e      	itee	eq
 8001e4e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001e50:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e52:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e54:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001e56:	bf08      	it	eq
 8001e58:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e5a:	233f      	movs	r3, #63	; 0x3f
 8001e5c:	4093      	lsls	r3, r2
 8001e5e:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e60:	6823      	ldr	r3, [r4, #0]
 8001e62:	f043 0316 	orr.w	r3, r3, #22
 8001e66:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001e68:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001e6a:	b11b      	cbz	r3, 8001e74 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e6c:	6823      	ldr	r3, [r4, #0]
 8001e6e:	f043 0308 	orr.w	r3, r3, #8
 8001e72:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e7c:	2000      	movs	r0, #0
}
 8001e7e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001e80:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001e84:	2002      	movs	r0, #2
 8001e86:	e7fa      	b.n	8001e7e <HAL_DMA_Start_IT+0x6a>

08001e88 <HAL_DMA_Abort>:
{
 8001e88:	b570      	push	{r4, r5, r6, lr}
 8001e8a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e8c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001e8e:	f7ff fd6d 	bl	800196c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e92:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001e96:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8001e98:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e9a:	d006      	beq.n	8001eaa <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001ea0:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001ea8:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001eaa:	6823      	ldr	r3, [r4, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	f022 0216 	bic.w	r2, r2, #22
 8001eb2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001eb4:	695a      	ldr	r2, [r3, #20]
 8001eb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eba:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ebc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ebe:	b90a      	cbnz	r2, 8001ec4 <HAL_DMA_Abort+0x3c>
 8001ec0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001ec2:	b11a      	cbz	r2, 8001ecc <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	f022 0208 	bic.w	r2, r2, #8
 8001eca:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	f022 0201 	bic.w	r2, r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ed4:	6823      	ldr	r3, [r4, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f013 0301 	ands.w	r3, r3, #1
 8001edc:	d108      	bne.n	8001ef0 <HAL_DMA_Abort+0x68>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ede:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001ee0:	223f      	movs	r2, #63	; 0x3f
 8001ee2:	408a      	lsls	r2, r1
 8001ee4:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  return HAL_OK;
 8001eec:	4618      	mov	r0, r3
 8001eee:	e7d8      	b.n	8001ea2 <HAL_DMA_Abort+0x1a>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ef0:	f7ff fd3c 	bl	800196c <HAL_GetTick>
 8001ef4:	1b40      	subs	r0, r0, r5
 8001ef6:	2805      	cmp	r0, #5
 8001ef8:	d9ec      	bls.n	8001ed4 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001efa:	2320      	movs	r3, #32
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001efc:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001efe:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f00:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001f04:	e7cd      	b.n	8001ea2 <HAL_DMA_Abort+0x1a>

08001f06 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f06:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d003      	beq.n	8001f16 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001f12:	2001      	movs	r0, #1
 8001f14:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001f16:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f18:	2305      	movs	r3, #5
 8001f1a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001f1e:	6813      	ldr	r3, [r2, #0]
 8001f20:	f023 0301 	bic.w	r3, r3, #1
 8001f24:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001f26:	2000      	movs	r0, #0
}
 8001f28:	4770      	bx	lr
	...

08001f2c <HAL_DMA_IRQHandler>:
{
 8001f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f32:	4b5c      	ldr	r3, [pc, #368]	; (80020a4 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f34:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f36:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f38:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001f3a:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	409a      	lsls	r2, r3
 8001f40:	4232      	tst	r2, r6
{
 8001f42:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f44:	d00c      	beq.n	8001f60 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f46:	6801      	ldr	r1, [r0, #0]
 8001f48:	6808      	ldr	r0, [r1, #0]
 8001f4a:	0740      	lsls	r0, r0, #29
 8001f4c:	d508      	bpl.n	8001f60 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f4e:	6808      	ldr	r0, [r1, #0]
 8001f50:	f020 0004 	bic.w	r0, r0, #4
 8001f54:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f56:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f58:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001f5a:	f042 0201 	orr.w	r2, r2, #1
 8001f5e:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f60:	2201      	movs	r2, #1
 8001f62:	409a      	lsls	r2, r3
 8001f64:	4232      	tst	r2, r6
 8001f66:	d008      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f68:	6821      	ldr	r1, [r4, #0]
 8001f6a:	6949      	ldr	r1, [r1, #20]
 8001f6c:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f6e:	bf41      	itttt	mi
 8001f70:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f72:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001f74:	f042 0202 	orrmi.w	r2, r2, #2
 8001f78:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	409a      	lsls	r2, r3
 8001f7e:	4232      	tst	r2, r6
 8001f80:	d008      	beq.n	8001f94 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f82:	6821      	ldr	r1, [r4, #0]
 8001f84:	6809      	ldr	r1, [r1, #0]
 8001f86:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f88:	bf41      	itttt	mi
 8001f8a:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f8c:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001f8e:	f042 0204 	orrmi.w	r2, r2, #4
 8001f92:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f94:	2210      	movs	r2, #16
 8001f96:	409a      	lsls	r2, r3
 8001f98:	4232      	tst	r2, r6
 8001f9a:	d010      	beq.n	8001fbe <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f9c:	6823      	ldr	r3, [r4, #0]
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	0709      	lsls	r1, r1, #28
 8001fa2:	d50c      	bpl.n	8001fbe <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001fa4:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	0350      	lsls	r0, r2, #13
 8001faa:	d537      	bpl.n	800201c <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	0319      	lsls	r1, r3, #12
 8001fb0:	d401      	bmi.n	8001fb6 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001fb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fb4:	e000      	b.n	8001fb8 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fb6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001fb8:	b10b      	cbz	r3, 8001fbe <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001fba:	4620      	mov	r0, r4
 8001fbc:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fbe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001fc0:	2220      	movs	r2, #32
 8001fc2:	408a      	lsls	r2, r1
 8001fc4:	4232      	tst	r2, r6
 8001fc6:	d03a      	beq.n	800203e <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	6818      	ldr	r0, [r3, #0]
 8001fcc:	06c6      	lsls	r6, r0, #27
 8001fce:	d536      	bpl.n	800203e <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fd0:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fd2:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001fd6:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fd8:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fda:	d127      	bne.n	800202c <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fdc:	f022 0216 	bic.w	r2, r2, #22
 8001fe0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fe2:	695a      	ldr	r2, [r3, #20]
 8001fe4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fe8:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001fec:	b90a      	cbnz	r2, 8001ff2 <HAL_DMA_IRQHandler+0xc6>
 8001fee:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001ff0:	b11a      	cbz	r2, 8001ffa <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	f022 0208 	bic.w	r2, r2, #8
 8001ff8:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ffa:	233f      	movs	r3, #63	; 0x3f
 8001ffc:	408b      	lsls	r3, r1
 8001ffe:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002000:	2301      	movs	r3, #1
 8002002:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002006:	2300      	movs	r3, #0
 8002008:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800200c:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800200e:	2b00      	cmp	r3, #0
 8002010:	d045      	beq.n	800209e <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8002012:	4620      	mov	r0, r4
}
 8002014:	b003      	add	sp, #12
 8002016:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800201a:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002020:	bf5e      	ittt	pl
 8002022:	681a      	ldrpl	r2, [r3, #0]
 8002024:	f022 0208 	bicpl.w	r2, r2, #8
 8002028:	601a      	strpl	r2, [r3, #0]
 800202a:	e7c2      	b.n	8001fb2 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800202c:	0350      	lsls	r0, r2, #13
 800202e:	d527      	bpl.n	8002080 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	0319      	lsls	r1, r3, #12
 8002034:	d431      	bmi.n	800209a <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8002036:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8002038:	b10b      	cbz	r3, 800203e <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 800203a:	4620      	mov	r0, r4
 800203c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800203e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002040:	b36b      	cbz	r3, 800209e <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002042:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002044:	07da      	lsls	r2, r3, #31
 8002046:	d519      	bpl.n	800207c <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8002048:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800204a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800204e:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8002052:	2305      	movs	r3, #5
 8002054:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002058:	6813      	ldr	r3, [r2, #0]
 800205a:	f023 0301 	bic.w	r3, r3, #1
 800205e:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002060:	9b01      	ldr	r3, [sp, #4]
 8002062:	3301      	adds	r3, #1
 8002064:	42bb      	cmp	r3, r7
 8002066:	9301      	str	r3, [sp, #4]
 8002068:	d802      	bhi.n	8002070 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800206a:	6813      	ldr	r3, [r2, #0]
 800206c:	07db      	lsls	r3, r3, #31
 800206e:	d4f7      	bmi.n	8002060 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 8002070:	2301      	movs	r3, #1
 8002072:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002076:	2300      	movs	r3, #0
 8002078:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 800207c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800207e:	e7c6      	b.n	800200e <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002086:	d108      	bne.n	800209a <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002088:	6819      	ldr	r1, [r3, #0]
 800208a:	f021 0110 	bic.w	r1, r1, #16
 800208e:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002090:	2301      	movs	r3, #1
 8002092:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002096:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 800209a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800209c:	e7cc      	b.n	8002038 <HAL_DMA_IRQHandler+0x10c>
}
 800209e:	b003      	add	sp, #12
 80020a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000000 	.word	0x20000000

080020a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ac:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8002234 <HAL_GPIO_Init+0x18c>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b0:	4a5e      	ldr	r2, [pc, #376]	; (800222c <HAL_GPIO_Init+0x184>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020b2:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b4:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 80020b6:	2401      	movs	r4, #1
 80020b8:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ba:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 80020be:	43ac      	bics	r4, r5
 80020c0:	f040 80a5 	bne.w	800220e <HAL_GPIO_Init+0x166>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020c4:	684d      	ldr	r5, [r1, #4]
 80020c6:	f005 0403 	and.w	r4, r5, #3
 80020ca:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020ce:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020d0:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020d2:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020d6:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020d8:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020dc:	d834      	bhi.n	8002148 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 80020de:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020e0:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020e4:	68cf      	ldr	r7, [r1, #12]
 80020e6:	fa07 f708 	lsl.w	r7, r7, r8
 80020ea:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80020ee:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80020f0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020f2:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020f6:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80020fa:	409f      	lsls	r7, r3
 80020fc:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002100:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002102:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002104:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002108:	688f      	ldr	r7, [r1, #8]
 800210a:	fa07 f708 	lsl.w	r7, r7, r8
 800210e:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002112:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8002114:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002116:	d119      	bne.n	800214c <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8002118:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800211c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002120:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002124:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002128:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800212c:	f04f 0e0f 	mov.w	lr, #15
 8002130:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002134:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002138:	690f      	ldr	r7, [r1, #16]
 800213a:	fa07 f70b 	lsl.w	r7, r7, fp
 800213e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002142:	f8ca 7020 	str.w	r7, [sl, #32]
 8002146:	e001      	b.n	800214c <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002148:	2c03      	cmp	r4, #3
 800214a:	d1da      	bne.n	8002102 <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 800214c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800214e:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002152:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002154:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002156:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 800215a:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800215c:	d057      	beq.n	800220e <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800215e:	f04f 0a00 	mov.w	sl, #0
 8002162:	f8cd a004 	str.w	sl, [sp, #4]
 8002166:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800216a:	4c31      	ldr	r4, [pc, #196]	; (8002230 <HAL_GPIO_Init+0x188>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216c:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8002170:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8002174:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8002178:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 800217c:	9601      	str	r6, [sp, #4]
 800217e:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002180:	f023 0603 	bic.w	r6, r3, #3
 8002184:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002188:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800218c:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002190:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002194:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002198:	270f      	movs	r7, #15
 800219a:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800219e:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021a0:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021a4:	d03a      	beq.n	800221c <HAL_GPIO_Init+0x174>
 80021a6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021aa:	42a0      	cmp	r0, r4
 80021ac:	d038      	beq.n	8002220 <HAL_GPIO_Init+0x178>
 80021ae:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021b2:	42a0      	cmp	r0, r4
 80021b4:	d036      	beq.n	8002224 <HAL_GPIO_Init+0x17c>
 80021b6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021ba:	42a0      	cmp	r0, r4
 80021bc:	d034      	beq.n	8002228 <HAL_GPIO_Init+0x180>
 80021be:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021c2:	42a0      	cmp	r0, r4
 80021c4:	bf0c      	ite	eq
 80021c6:	2404      	moveq	r4, #4
 80021c8:	2407      	movne	r4, #7
 80021ca:	fa04 f40e 	lsl.w	r4, r4, lr
 80021ce:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021d0:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 80021d2:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80021d4:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021d8:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 80021da:	bf54      	ite	pl
 80021dc:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021de:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 80021e2:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 80021e4:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021e6:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 80021e8:	bf54      	ite	pl
 80021ea:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021ec:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 80021f0:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 80021f2:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021f4:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 80021f6:	bf54      	ite	pl
 80021f8:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80021fa:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 80021fe:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002200:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002202:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8002204:	bf54      	ite	pl
 8002206:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8002208:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 800220c:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220e:	3301      	adds	r3, #1
 8002210:	2b10      	cmp	r3, #16
 8002212:	f47f af4f 	bne.w	80020b4 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8002216:	b003      	add	sp, #12
 8002218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800221c:	4654      	mov	r4, sl
 800221e:	e7d4      	b.n	80021ca <HAL_GPIO_Init+0x122>
 8002220:	2401      	movs	r4, #1
 8002222:	e7d2      	b.n	80021ca <HAL_GPIO_Init+0x122>
 8002224:	2402      	movs	r4, #2
 8002226:	e7d0      	b.n	80021ca <HAL_GPIO_Init+0x122>
 8002228:	2403      	movs	r4, #3
 800222a:	e7ce      	b.n	80021ca <HAL_GPIO_Init+0x122>
 800222c:	40013c00 	.word	0x40013c00
 8002230:	40020000 	.word	0x40020000
 8002234:	40023800 	.word	0x40023800

08002238 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002238:	b10a      	cbz	r2, 800223e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800223a:	6181      	str	r1, [r0, #24]
  }
}
 800223c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800223e:	0409      	lsls	r1, r1, #16
 8002240:	e7fb      	b.n	800223a <HAL_GPIO_WritePin+0x2>

08002242 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002242:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002244:	ea01 0203 	and.w	r2, r1, r3
 8002248:	ea21 0103 	bic.w	r1, r1, r3
 800224c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002250:	6181      	str	r1, [r0, #24]
}
 8002252:	4770      	bx	lr

08002254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002254:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002258:	4604      	mov	r4, r0
 800225a:	b340      	cbz	r0, 80022ae <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800225c:	6803      	ldr	r3, [r0, #0]
 800225e:	07dd      	lsls	r5, r3, #31
 8002260:	d410      	bmi.n	8002284 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002262:	6823      	ldr	r3, [r4, #0]
 8002264:	0798      	lsls	r0, r3, #30
 8002266:	d45b      	bmi.n	8002320 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002268:	6823      	ldr	r3, [r4, #0]
 800226a:	071a      	lsls	r2, r3, #28
 800226c:	f100 809d 	bmi.w	80023aa <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002270:	6823      	ldr	r3, [r4, #0]
 8002272:	075b      	lsls	r3, r3, #29
 8002274:	f100 80bd 	bmi.w	80023f2 <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002278:	69a0      	ldr	r0, [r4, #24]
 800227a:	2800      	cmp	r0, #0
 800227c:	f040 8124 	bne.w	80024c8 <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002280:	2000      	movs	r0, #0
 8002282:	e02c      	b.n	80022de <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002284:	4b8d      	ldr	r3, [pc, #564]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	f002 020c 	and.w	r2, r2, #12
 800228c:	2a04      	cmp	r2, #4
 800228e:	d007      	beq.n	80022a0 <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002296:	2a08      	cmp	r2, #8
 8002298:	d10b      	bne.n	80022b2 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	0259      	lsls	r1, r3, #9
 800229e:	d508      	bpl.n	80022b2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a0:	4b86      	ldr	r3, [pc, #536]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	039a      	lsls	r2, r3, #14
 80022a6:	d5dc      	bpl.n	8002262 <HAL_RCC_OscConfig+0xe>
 80022a8:	6863      	ldr	r3, [r4, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1d9      	bne.n	8002262 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 80022ae:	2001      	movs	r0, #1
 80022b0:	e015      	b.n	80022de <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022b2:	6863      	ldr	r3, [r4, #4]
 80022b4:	4d81      	ldr	r5, [pc, #516]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 80022b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ba:	d113      	bne.n	80022e4 <HAL_RCC_OscConfig+0x90>
 80022bc:	682b      	ldr	r3, [r5, #0]
 80022be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80022c4:	f7ff fb52 	bl	800196c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c8:	4e7c      	ldr	r6, [pc, #496]	; (80024bc <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80022ca:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022cc:	6833      	ldr	r3, [r6, #0]
 80022ce:	039b      	lsls	r3, r3, #14
 80022d0:	d4c7      	bmi.n	8002262 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022d2:	f7ff fb4b 	bl	800196c <HAL_GetTick>
 80022d6:	1b40      	subs	r0, r0, r5
 80022d8:	2864      	cmp	r0, #100	; 0x64
 80022da:	d9f7      	bls.n	80022cc <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 80022dc:	2003      	movs	r0, #3
}
 80022de:	b002      	add	sp, #8
 80022e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022e8:	d104      	bne.n	80022f4 <HAL_RCC_OscConfig+0xa0>
 80022ea:	682b      	ldr	r3, [r5, #0]
 80022ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022f0:	602b      	str	r3, [r5, #0]
 80022f2:	e7e3      	b.n	80022bc <HAL_RCC_OscConfig+0x68>
 80022f4:	682a      	ldr	r2, [r5, #0]
 80022f6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022fa:	602a      	str	r2, [r5, #0]
 80022fc:	682a      	ldr	r2, [r5, #0]
 80022fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002302:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1dd      	bne.n	80022c4 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 8002308:	f7ff fb30 	bl	800196c <HAL_GetTick>
 800230c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	682b      	ldr	r3, [r5, #0]
 8002310:	039f      	lsls	r7, r3, #14
 8002312:	d5a6      	bpl.n	8002262 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002314:	f7ff fb2a 	bl	800196c <HAL_GetTick>
 8002318:	1b80      	subs	r0, r0, r6
 800231a:	2864      	cmp	r0, #100	; 0x64
 800231c:	d9f7      	bls.n	800230e <HAL_RCC_OscConfig+0xba>
 800231e:	e7dd      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002320:	4b66      	ldr	r3, [pc, #408]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	f012 0f0c 	tst.w	r2, #12
 8002328:	d007      	beq.n	800233a <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002330:	2a08      	cmp	r2, #8
 8002332:	d111      	bne.n	8002358 <HAL_RCC_OscConfig+0x104>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	025e      	lsls	r6, r3, #9
 8002338:	d40e      	bmi.n	8002358 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233a:	4a60      	ldr	r2, [pc, #384]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 800233c:	6813      	ldr	r3, [r2, #0]
 800233e:	079d      	lsls	r5, r3, #30
 8002340:	d502      	bpl.n	8002348 <HAL_RCC_OscConfig+0xf4>
 8002342:	68e3      	ldr	r3, [r4, #12]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d1b2      	bne.n	80022ae <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002348:	6813      	ldr	r3, [r2, #0]
 800234a:	6921      	ldr	r1, [r4, #16]
 800234c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002350:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002354:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002356:	e787      	b.n	8002268 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002358:	68e2      	ldr	r2, [r4, #12]
 800235a:	4b59      	ldr	r3, [pc, #356]	; (80024c0 <HAL_RCC_OscConfig+0x26c>)
 800235c:	b1b2      	cbz	r2, 800238c <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 800235e:	2201      	movs	r2, #1
 8002360:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002362:	f7ff fb03 	bl	800196c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002366:	4d55      	ldr	r5, [pc, #340]	; (80024bc <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002368:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236a:	682b      	ldr	r3, [r5, #0]
 800236c:	0798      	lsls	r0, r3, #30
 800236e:	d507      	bpl.n	8002380 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002370:	682b      	ldr	r3, [r5, #0]
 8002372:	6922      	ldr	r2, [r4, #16]
 8002374:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002378:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800237c:	602b      	str	r3, [r5, #0]
 800237e:	e773      	b.n	8002268 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002380:	f7ff faf4 	bl	800196c <HAL_GetTick>
 8002384:	1b80      	subs	r0, r0, r6
 8002386:	2802      	cmp	r0, #2
 8002388:	d9ef      	bls.n	800236a <HAL_RCC_OscConfig+0x116>
 800238a:	e7a7      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 800238c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800238e:	f7ff faed 	bl	800196c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002392:	4e4a      	ldr	r6, [pc, #296]	; (80024bc <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002394:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002396:	6833      	ldr	r3, [r6, #0]
 8002398:	0799      	lsls	r1, r3, #30
 800239a:	f57f af65 	bpl.w	8002268 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800239e:	f7ff fae5 	bl	800196c <HAL_GetTick>
 80023a2:	1b40      	subs	r0, r0, r5
 80023a4:	2802      	cmp	r0, #2
 80023a6:	d9f6      	bls.n	8002396 <HAL_RCC_OscConfig+0x142>
 80023a8:	e798      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023aa:	6962      	ldr	r2, [r4, #20]
 80023ac:	4b44      	ldr	r3, [pc, #272]	; (80024c0 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	b182      	cbz	r2, 80023d2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80023b0:	2201      	movs	r2, #1
 80023b2:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80023b6:	f7ff fad9 	bl	800196c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ba:	4e40      	ldr	r6, [pc, #256]	; (80024bc <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80023bc:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023be:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80023c0:	079f      	lsls	r7, r3, #30
 80023c2:	f53f af55 	bmi.w	8002270 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c6:	f7ff fad1 	bl	800196c <HAL_GetTick>
 80023ca:	1b40      	subs	r0, r0, r5
 80023cc:	2802      	cmp	r0, #2
 80023ce:	d9f6      	bls.n	80023be <HAL_RCC_OscConfig+0x16a>
 80023d0:	e784      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80023d2:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80023d6:	f7ff fac9 	bl	800196c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023da:	4e38      	ldr	r6, [pc, #224]	; (80024bc <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80023dc:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023de:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80023e0:	0798      	lsls	r0, r3, #30
 80023e2:	f57f af45 	bpl.w	8002270 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023e6:	f7ff fac1 	bl	800196c <HAL_GetTick>
 80023ea:	1b40      	subs	r0, r0, r5
 80023ec:	2802      	cmp	r0, #2
 80023ee:	d9f6      	bls.n	80023de <HAL_RCC_OscConfig+0x18a>
 80023f0:	e774      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023f2:	4b32      	ldr	r3, [pc, #200]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 80023f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023f6:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80023fa:	d128      	bne.n	800244e <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fc:	9201      	str	r2, [sp, #4]
 80023fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002400:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002404:	641a      	str	r2, [r3, #64]	; 0x40
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240c:	9301      	str	r3, [sp, #4]
 800240e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002410:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002412:	4d2c      	ldr	r5, [pc, #176]	; (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002414:	682b      	ldr	r3, [r5, #0]
 8002416:	05d9      	lsls	r1, r3, #23
 8002418:	d51b      	bpl.n	8002452 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800241a:	68a3      	ldr	r3, [r4, #8]
 800241c:	4d27      	ldr	r5, [pc, #156]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 800241e:	2b01      	cmp	r3, #1
 8002420:	d127      	bne.n	8002472 <HAL_RCC_OscConfig+0x21e>
 8002422:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800242a:	f7ff fa9f 	bl	800196c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800242e:	4e23      	ldr	r6, [pc, #140]	; (80024bc <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8002430:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002432:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002436:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8002438:	079b      	lsls	r3, r3, #30
 800243a:	d539      	bpl.n	80024b0 <HAL_RCC_OscConfig+0x25c>
    if(pwrclkchanged == SET)
 800243c:	2f00      	cmp	r7, #0
 800243e:	f43f af1b 	beq.w	8002278 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002442:	4a1e      	ldr	r2, [pc, #120]	; (80024bc <HAL_RCC_OscConfig+0x268>)
 8002444:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002446:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800244a:	6413      	str	r3, [r2, #64]	; 0x40
 800244c:	e714      	b.n	8002278 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800244e:	2700      	movs	r7, #0
 8002450:	e7df      	b.n	8002412 <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002452:	682b      	ldr	r3, [r5, #0]
 8002454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002458:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800245a:	f7ff fa87 	bl	800196c <HAL_GetTick>
 800245e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	682b      	ldr	r3, [r5, #0]
 8002462:	05da      	lsls	r2, r3, #23
 8002464:	d4d9      	bmi.n	800241a <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002466:	f7ff fa81 	bl	800196c <HAL_GetTick>
 800246a:	1b80      	subs	r0, r0, r6
 800246c:	2802      	cmp	r0, #2
 800246e:	d9f7      	bls.n	8002460 <HAL_RCC_OscConfig+0x20c>
 8002470:	e734      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002472:	2b05      	cmp	r3, #5
 8002474:	d104      	bne.n	8002480 <HAL_RCC_OscConfig+0x22c>
 8002476:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002478:	f043 0304 	orr.w	r3, r3, #4
 800247c:	672b      	str	r3, [r5, #112]	; 0x70
 800247e:	e7d0      	b.n	8002422 <HAL_RCC_OscConfig+0x1ce>
 8002480:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002482:	f022 0201 	bic.w	r2, r2, #1
 8002486:	672a      	str	r2, [r5, #112]	; 0x70
 8002488:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800248a:	f022 0204 	bic.w	r2, r2, #4
 800248e:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1ca      	bne.n	800242a <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 8002494:	f7ff fa6a 	bl	800196c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002498:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800249c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800249e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80024a0:	0798      	lsls	r0, r3, #30
 80024a2:	d5cb      	bpl.n	800243c <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a4:	f7ff fa62 	bl	800196c <HAL_GetTick>
 80024a8:	1b80      	subs	r0, r0, r6
 80024aa:	4540      	cmp	r0, r8
 80024ac:	d9f7      	bls.n	800249e <HAL_RCC_OscConfig+0x24a>
 80024ae:	e715      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024b0:	f7ff fa5c 	bl	800196c <HAL_GetTick>
 80024b4:	1b40      	subs	r0, r0, r5
 80024b6:	4540      	cmp	r0, r8
 80024b8:	d9bd      	bls.n	8002436 <HAL_RCC_OscConfig+0x1e2>
 80024ba:	e70f      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
 80024bc:	40023800 	.word	0x40023800
 80024c0:	42470000 	.word	0x42470000
 80024c4:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024c8:	4d36      	ldr	r5, [pc, #216]	; (80025a4 <HAL_RCC_OscConfig+0x350>)
 80024ca:	68ab      	ldr	r3, [r5, #8]
 80024cc:	f003 030c 	and.w	r3, r3, #12
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d03d      	beq.n	8002550 <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024d4:	4b34      	ldr	r3, [pc, #208]	; (80025a8 <HAL_RCC_OscConfig+0x354>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80024da:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024dc:	d12b      	bne.n	8002536 <HAL_RCC_OscConfig+0x2e2>
        tickstart = HAL_GetTick();
 80024de:	f7ff fa45 	bl	800196c <HAL_GetTick>
 80024e2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e4:	682b      	ldr	r3, [r5, #0]
 80024e6:	0199      	lsls	r1, r3, #6
 80024e8:	d41f      	bmi.n	800252a <HAL_RCC_OscConfig+0x2d6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024ea:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80024f2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80024f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80024f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80024fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80024fe:	0852      	lsrs	r2, r2, #1
 8002500:	3a01      	subs	r2, #1
 8002502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002506:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002508:	4b27      	ldr	r3, [pc, #156]	; (80025a8 <HAL_RCC_OscConfig+0x354>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800250a:	4d26      	ldr	r5, [pc, #152]	; (80025a4 <HAL_RCC_OscConfig+0x350>)
        __HAL_RCC_PLL_ENABLE();
 800250c:	2201      	movs	r2, #1
 800250e:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002510:	f7ff fa2c 	bl	800196c <HAL_GetTick>
 8002514:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002516:	682b      	ldr	r3, [r5, #0]
 8002518:	019a      	lsls	r2, r3, #6
 800251a:	f53f aeb1 	bmi.w	8002280 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800251e:	f7ff fa25 	bl	800196c <HAL_GetTick>
 8002522:	1b00      	subs	r0, r0, r4
 8002524:	2802      	cmp	r0, #2
 8002526:	d9f6      	bls.n	8002516 <HAL_RCC_OscConfig+0x2c2>
 8002528:	e6d8      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800252a:	f7ff fa1f 	bl	800196c <HAL_GetTick>
 800252e:	1b80      	subs	r0, r0, r6
 8002530:	2802      	cmp	r0, #2
 8002532:	d9d7      	bls.n	80024e4 <HAL_RCC_OscConfig+0x290>
 8002534:	e6d2      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8002536:	f7ff fa19 	bl	800196c <HAL_GetTick>
 800253a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800253c:	682b      	ldr	r3, [r5, #0]
 800253e:	019b      	lsls	r3, r3, #6
 8002540:	f57f ae9e 	bpl.w	8002280 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002544:	f7ff fa12 	bl	800196c <HAL_GetTick>
 8002548:	1b00      	subs	r0, r0, r4
 800254a:	2802      	cmp	r0, #2
 800254c:	d9f6      	bls.n	800253c <HAL_RCC_OscConfig+0x2e8>
 800254e:	e6c5      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002550:	2801      	cmp	r0, #1
 8002552:	f43f aec4 	beq.w	80022de <HAL_RCC_OscConfig+0x8a>
        pll_config = RCC->PLLCFGR;
 8002556:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002558:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255a:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800255e:	4291      	cmp	r1, r2
 8002560:	f47f aea5 	bne.w	80022ae <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002564:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002566:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800256a:	428a      	cmp	r2, r1
 800256c:	f47f ae9f 	bne.w	80022ae <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002570:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002572:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002576:	401a      	ands	r2, r3
 8002578:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800257c:	f47f ae97 	bne.w	80022ae <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002580:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002582:	0852      	lsrs	r2, r2, #1
 8002584:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002588:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800258a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800258e:	f47f ae8e 	bne.w	80022ae <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002592:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002594:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002598:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800259c:	f43f ae70 	beq.w	8002280 <HAL_RCC_OscConfig+0x2c>
 80025a0:	e685      	b.n	80022ae <HAL_RCC_OscConfig+0x5a>
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800
 80025a8:	42470000 	.word	0x42470000

080025ac <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025ac:	4913      	ldr	r1, [pc, #76]	; (80025fc <HAL_RCC_GetSysClockFreq+0x50>)
{
 80025ae:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025b0:	688b      	ldr	r3, [r1, #8]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	d01c      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x48>
 80025ba:	2b08      	cmp	r3, #8
 80025bc:	d11c      	bne.n	80025f8 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025be:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025c0:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025c4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c8:	bf14      	ite	ne
 80025ca:	480d      	ldrne	r0, [pc, #52]	; (8002600 <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025cc:	480d      	ldreq	r0, [pc, #52]	; (8002604 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ce:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80025d2:	bf18      	it	ne
 80025d4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025da:	fba1 0100 	umull	r0, r1, r1, r0
 80025de:	f7fe fb5b 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_RCC_GetSysClockFreq+0x50>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80025ea:	3301      	adds	r3, #1
 80025ec:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80025ee:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80025f2:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025f4:	4802      	ldr	r0, [pc, #8]	; (8002600 <HAL_RCC_GetSysClockFreq+0x54>)
 80025f6:	e7fc      	b.n	80025f2 <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 80025fa:	e7fa      	b.n	80025f2 <HAL_RCC_GetSysClockFreq+0x46>
 80025fc:	40023800 	.word	0x40023800
 8002600:	01312d00 	.word	0x01312d00
 8002604:	00f42400 	.word	0x00f42400

08002608 <HAL_RCC_ClockConfig>:
{
 8002608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800260c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800260e:	4604      	mov	r4, r0
 8002610:	b910      	cbnz	r0, 8002618 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002612:	2001      	movs	r0, #1
}
 8002614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002618:	4b43      	ldr	r3, [pc, #268]	; (8002728 <HAL_RCC_ClockConfig+0x120>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	f002 0207 	and.w	r2, r2, #7
 8002620:	428a      	cmp	r2, r1
 8002622:	d328      	bcc.n	8002676 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002624:	6821      	ldr	r1, [r4, #0]
 8002626:	078f      	lsls	r7, r1, #30
 8002628:	d42d      	bmi.n	8002686 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800262a:	07c8      	lsls	r0, r1, #31
 800262c:	d440      	bmi.n	80026b0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800262e:	4b3e      	ldr	r3, [pc, #248]	; (8002728 <HAL_RCC_ClockConfig+0x120>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	f002 0207 	and.w	r2, r2, #7
 8002636:	42aa      	cmp	r2, r5
 8002638:	d865      	bhi.n	8002706 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800263a:	6822      	ldr	r2, [r4, #0]
 800263c:	0751      	lsls	r1, r2, #29
 800263e:	d46b      	bmi.n	8002718 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002640:	0713      	lsls	r3, r2, #28
 8002642:	d507      	bpl.n	8002654 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002644:	4a39      	ldr	r2, [pc, #228]	; (800272c <HAL_RCC_ClockConfig+0x124>)
 8002646:	6921      	ldr	r1, [r4, #16]
 8002648:	6893      	ldr	r3, [r2, #8]
 800264a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800264e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002652:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002654:	f7ff ffaa 	bl	80025ac <HAL_RCC_GetSysClockFreq>
 8002658:	4b34      	ldr	r3, [pc, #208]	; (800272c <HAL_RCC_ClockConfig+0x124>)
 800265a:	4a35      	ldr	r2, [pc, #212]	; (8002730 <HAL_RCC_ClockConfig+0x128>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002662:	5cd3      	ldrb	r3, [r2, r3]
 8002664:	40d8      	lsrs	r0, r3
 8002666:	4b33      	ldr	r3, [pc, #204]	; (8002734 <HAL_RCC_ClockConfig+0x12c>)
 8002668:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 800266a:	4b33      	ldr	r3, [pc, #204]	; (8002738 <HAL_RCC_ClockConfig+0x130>)
 800266c:	6818      	ldr	r0, [r3, #0]
 800266e:	f7ff f933 	bl	80018d8 <HAL_InitTick>
  return HAL_OK;
 8002672:	2000      	movs	r0, #0
 8002674:	e7ce      	b.n	8002614 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002676:	b2ca      	uxtb	r2, r1
 8002678:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	428b      	cmp	r3, r1
 8002682:	d1c6      	bne.n	8002612 <HAL_RCC_ClockConfig+0xa>
 8002684:	e7ce      	b.n	8002624 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002686:	4b29      	ldr	r3, [pc, #164]	; (800272c <HAL_RCC_ClockConfig+0x124>)
 8002688:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800268c:	bf1e      	ittt	ne
 800268e:	689a      	ldrne	r2, [r3, #8]
 8002690:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002694:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002696:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002698:	bf42      	ittt	mi
 800269a:	689a      	ldrmi	r2, [r3, #8]
 800269c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80026a0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	68a0      	ldr	r0, [r4, #8]
 80026a6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80026aa:	4302      	orrs	r2, r0
 80026ac:	609a      	str	r2, [r3, #8]
 80026ae:	e7bc      	b.n	800262a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026b0:	6862      	ldr	r2, [r4, #4]
 80026b2:	4b1e      	ldr	r3, [pc, #120]	; (800272c <HAL_RCC_ClockConfig+0x124>)
 80026b4:	2a01      	cmp	r2, #1
 80026b6:	d11c      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026be:	d0a8      	beq.n	8002612 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026c0:	4e1a      	ldr	r6, [pc, #104]	; (800272c <HAL_RCC_ClockConfig+0x124>)
 80026c2:	68b3      	ldr	r3, [r6, #8]
 80026c4:	f023 0303 	bic.w	r3, r3, #3
 80026c8:	4313      	orrs	r3, r2
 80026ca:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80026cc:	f7ff f94e 	bl	800196c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80026d4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d6:	68b3      	ldr	r3, [r6, #8]
 80026d8:	6862      	ldr	r2, [r4, #4]
 80026da:	f003 030c 	and.w	r3, r3, #12
 80026de:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80026e2:	d0a4      	beq.n	800262e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026e4:	f7ff f942 	bl	800196c <HAL_GetTick>
 80026e8:	1bc0      	subs	r0, r0, r7
 80026ea:	4540      	cmp	r0, r8
 80026ec:	d9f3      	bls.n	80026d6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80026ee:	2003      	movs	r0, #3
 80026f0:	e790      	b.n	8002614 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026f2:	1e91      	subs	r1, r2, #2
 80026f4:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f6:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026f8:	d802      	bhi.n	8002700 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80026fe:	e7de      	b.n	80026be <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002700:	f013 0f02 	tst.w	r3, #2
 8002704:	e7db      	b.n	80026be <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002706:	b2ea      	uxtb	r2, r5
 8002708:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	42ab      	cmp	r3, r5
 8002712:	f47f af7e 	bne.w	8002612 <HAL_RCC_ClockConfig+0xa>
 8002716:	e790      	b.n	800263a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002718:	4904      	ldr	r1, [pc, #16]	; (800272c <HAL_RCC_ClockConfig+0x124>)
 800271a:	68e0      	ldr	r0, [r4, #12]
 800271c:	688b      	ldr	r3, [r1, #8]
 800271e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002722:	4303      	orrs	r3, r0
 8002724:	608b      	str	r3, [r1, #8]
 8002726:	e78b      	b.n	8002640 <HAL_RCC_ClockConfig+0x38>
 8002728:	40023c00 	.word	0x40023c00
 800272c:	40023800 	.word	0x40023800
 8002730:	08008721 	.word	0x08008721
 8002734:	20000000 	.word	0x20000000
 8002738:	20000008 	.word	0x20000008

0800273c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <HAL_RCC_GetPCLK1Freq+0x14>)
 800273e:	4a05      	ldr	r2, [pc, #20]	; (8002754 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002746:	5cd3      	ldrb	r3, [r2, r3]
 8002748:	4a03      	ldr	r2, [pc, #12]	; (8002758 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800274a:	6810      	ldr	r0, [r2, #0]
}
 800274c:	40d8      	lsrs	r0, r3
 800274e:	4770      	bx	lr
 8002750:	40023800 	.word	0x40023800
 8002754:	08008731 	.word	0x08008731
 8002758:	20000000 	.word	0x20000000

0800275c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800275c:	4b04      	ldr	r3, [pc, #16]	; (8002770 <HAL_RCC_GetPCLK2Freq+0x14>)
 800275e:	4a05      	ldr	r2, [pc, #20]	; (8002774 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002766:	5cd3      	ldrb	r3, [r2, r3]
 8002768:	4a03      	ldr	r2, [pc, #12]	; (8002778 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800276a:	6810      	ldr	r0, [r2, #0]
}
 800276c:	40d8      	lsrs	r0, r3
 800276e:	4770      	bx	lr
 8002770:	40023800 	.word	0x40023800
 8002774:	08008731 	.word	0x08008731
 8002778:	20000000 	.word	0x20000000

0800277c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800277c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002780:	461c      	mov	r4, r3
 8002782:	4616      	mov	r6, r2
 8002784:	460f      	mov	r7, r1
 8002786:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002788:	f7ff f8f0 	bl	800196c <HAL_GetTick>
 800278c:	4434      	add	r4, r6
 800278e:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8002790:	f7ff f8ec 	bl	800196c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002794:	4b23      	ldr	r3, [pc, #140]	; (8002824 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f3c3 33cb 	ubfx	r3, r3, #15, #12
  tmp_tickstart = HAL_GetTick();
 800279c:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800279e:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80027a0:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80027a2:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80027a4:	6893      	ldr	r3, [r2, #8]
 80027a6:	ea37 0303 	bics.w	r3, r7, r3
 80027aa:	d001      	beq.n	80027b0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80027ac:	2000      	movs	r0, #0
 80027ae:	e02e      	b.n	800280e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 80027b0:	1c73      	adds	r3, r6, #1
 80027b2:	d0f7      	beq.n	80027a4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80027b4:	f7ff f8da 	bl	800196c <HAL_GetTick>
 80027b8:	eba0 0008 	sub.w	r0, r0, r8
 80027bc:	42a0      	cmp	r0, r4
 80027be:	d329      	bcc.n	8002814 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027c0:	682b      	ldr	r3, [r5, #0]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80027c8:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027ca:	686a      	ldr	r2, [r5, #4]
 80027cc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80027d0:	d10a      	bne.n	80027e8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 80027d2:	68aa      	ldr	r2, [r5, #8]
 80027d4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80027d8:	d002      	beq.n	80027e0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027da:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80027de:	d103      	bne.n	80027e8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027e6:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027e8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80027ea:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80027ee:	d107      	bne.n	8002800 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027fe:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002800:	2301      	movs	r3, #1
 8002802:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002806:	2300      	movs	r3, #0
 8002808:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 800280c:	2003      	movs	r0, #3
}
 800280e:	b002      	add	sp, #8
 8002810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (count == 0U)
 8002814:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8002816:	2b00      	cmp	r3, #0
      count--;
 8002818:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800281a:	bf08      	it	eq
 800281c:	2400      	moveq	r4, #0
      count--;
 800281e:	3b01      	subs	r3, #1
 8002820:	e7be      	b.n	80027a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8002822:	bf00      	nop
 8002824:	20000000 	.word	0x20000000

08002828 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002828:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800282a:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800282c:	4a12      	ldr	r2, [pc, #72]	; (8002878 <SPI_EndRxTxTransaction+0x50>)
 800282e:	6815      	ldr	r5, [r2, #0]
 8002830:	4a12      	ldr	r2, [pc, #72]	; (800287c <SPI_EndRxTxTransaction+0x54>)
 8002832:	fbb5 f5f2 	udiv	r5, r5, r2
 8002836:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800283a:	4355      	muls	r5, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800283c:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800283e:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002840:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8002844:	4604      	mov	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002846:	d10b      	bne.n	8002860 <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002848:	460a      	mov	r2, r1
 800284a:	2180      	movs	r1, #128	; 0x80
 800284c:	f7ff ff96 	bl	800277c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002850:	b178      	cbz	r0, 8002872 <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002852:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002854:	f043 0320 	orr.w	r3, r3, #32
 8002858:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800285a:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 800285c:	b003      	add	sp, #12
 800285e:	bd30      	pop	{r4, r5, pc}
      if (count == 0U)
 8002860:	9b01      	ldr	r3, [sp, #4]
 8002862:	b133      	cbz	r3, 8002872 <SPI_EndRxTxTransaction+0x4a>
      count--;
 8002864:	9b01      	ldr	r3, [sp, #4]
 8002866:	3b01      	subs	r3, #1
 8002868:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800286a:	6823      	ldr	r3, [r4, #0]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	061b      	lsls	r3, r3, #24
 8002870:	d4f6      	bmi.n	8002860 <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 8002872:	2000      	movs	r0, #0
 8002874:	e7f2      	b.n	800285c <SPI_EndRxTxTransaction+0x34>
 8002876:	bf00      	nop
 8002878:	20000000 	.word	0x20000000
 800287c:	016e3600 	.word	0x016e3600

08002880 <HAL_SPI_Init>:
{
 8002880:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8002882:	4604      	mov	r4, r0
 8002884:	2800      	cmp	r0, #0
 8002886:	d055      	beq.n	8002934 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002888:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800288a:	2b00      	cmp	r3, #0
 800288c:	d14e      	bne.n	800292c <HAL_SPI_Init+0xac>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800288e:	6842      	ldr	r2, [r0, #4]
 8002890:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002894:	d000      	beq.n	8002898 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002896:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002898:	2300      	movs	r3, #0
 800289a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800289c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80028a0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028a4:	b923      	cbnz	r3, 80028b0 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 80028a6:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80028aa:	4620      	mov	r0, r4
 80028ac:	f7fe fd94 	bl	80013d8 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80028b0:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028b2:	68a0      	ldr	r0, [r4, #8]
 80028b4:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80028b6:	2302      	movs	r3, #2
 80028b8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80028bc:	680b      	ldr	r3, [r1, #0]
 80028be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028c2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028c4:	6863      	ldr	r3, [r4, #4]
 80028c6:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80028ca:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80028ce:	4303      	orrs	r3, r0
 80028d0:	68e0      	ldr	r0, [r4, #12]
 80028d2:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80028d6:	4303      	orrs	r3, r0
 80028d8:	6920      	ldr	r0, [r4, #16]
 80028da:	f000 0002 	and.w	r0, r0, #2
 80028de:	4303      	orrs	r3, r0
 80028e0:	6960      	ldr	r0, [r4, #20]
 80028e2:	f000 0001 	and.w	r0, r0, #1
 80028e6:	4303      	orrs	r3, r0
 80028e8:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80028ec:	4303      	orrs	r3, r0
 80028ee:	69e0      	ldr	r0, [r4, #28]
 80028f0:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80028f4:	4303      	orrs	r3, r0
 80028f6:	6a20      	ldr	r0, [r4, #32]
 80028f8:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80028fc:	4303      	orrs	r3, r0
 80028fe:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002900:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8002904:	4303      	orrs	r3, r0
 8002906:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002908:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800290a:	0c12      	lsrs	r2, r2, #16
 800290c:	f003 0310 	and.w	r3, r3, #16
 8002910:	f002 0204 	and.w	r2, r2, #4
 8002914:	431a      	orrs	r2, r3
 8002916:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002918:	69cb      	ldr	r3, [r1, #28]
 800291a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800291e:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002920:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002922:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002924:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002926:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 800292a:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800292c:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800292e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002932:	e7b1      	b.n	8002898 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002934:	2001      	movs	r0, #1
 8002936:	e7f8      	b.n	800292a <HAL_SPI_Init+0xaa>

08002938 <HAL_SPI_Transmit>:
{
 8002938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800293c:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 800293e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002942:	2b01      	cmp	r3, #1
{
 8002944:	4604      	mov	r4, r0
 8002946:	460d      	mov	r5, r1
 8002948:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800294a:	f000 80a0 	beq.w	8002a8e <HAL_SPI_Transmit+0x156>
 800294e:	2301      	movs	r3, #1
 8002950:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002954:	f7ff f80a 	bl	800196c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002958:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800295c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800295e:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002960:	b2d8      	uxtb	r0, r3
 8002962:	f040 8092 	bne.w	8002a8a <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8002966:	2d00      	cmp	r5, #0
 8002968:	d061      	beq.n	8002a2e <HAL_SPI_Transmit+0xf6>
 800296a:	f1b8 0f00 	cmp.w	r8, #0
 800296e:	d05e      	beq.n	8002a2e <HAL_SPI_Transmit+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002970:	2303      	movs	r3, #3
 8002972:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002976:	2300      	movs	r3, #0
 8002978:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800297a:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800297e:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002982:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002984:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002986:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002988:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800298a:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800298c:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800298e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  hspi->TxXferSize  = Size;
 8002992:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002996:	d107      	bne.n	80029a8 <HAL_SPI_Transmit+0x70>
    __HAL_SPI_DISABLE(hspi);
 8002998:	6833      	ldr	r3, [r6, #0]
 800299a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800299e:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 80029a0:	6833      	ldr	r3, [r6, #0]
 80029a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a6:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029a8:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029aa:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029ac:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80029ae:	bf5e      	ittt	pl
 80029b0:	6833      	ldrpl	r3, [r6, #0]
 80029b2:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80029b6:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029b8:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029bc:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029be:	d13f      	bne.n	8002a40 <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029c0:	b113      	cbz	r3, 80029c8 <HAL_SPI_Transmit+0x90>
 80029c2:	f1b8 0f01 	cmp.w	r8, #1
 80029c6:	d107      	bne.n	80029d8 <HAL_SPI_Transmit+0xa0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029c8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80029cc:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ce:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80029d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029d2:	3b01      	subs	r3, #1
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80029d8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029da:	b29b      	uxth	r3, r3
 80029dc:	b9a3      	cbnz	r3, 8002a08 <HAL_SPI_Transmit+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80029de:	464a      	mov	r2, r9
 80029e0:	4639      	mov	r1, r7
 80029e2:	4620      	mov	r0, r4
 80029e4:	f7ff ff20 	bl	8002828 <SPI_EndRxTxTransaction>
 80029e8:	2800      	cmp	r0, #0
 80029ea:	d14b      	bne.n	8002a84 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029ec:	68a3      	ldr	r3, [r4, #8]
 80029ee:	b933      	cbnz	r3, 80029fe <HAL_SPI_Transmit+0xc6>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	9201      	str	r2, [sp, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	9301      	str	r3, [sp, #4]
 80029fc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002a00:	3800      	subs	r0, #0
 8002a02:	bf18      	it	ne
 8002a04:	2001      	movne	r0, #1
error:
 8002a06:	e012      	b.n	8002a2e <HAL_SPI_Transmit+0xf6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a08:	6822      	ldr	r2, [r4, #0]
 8002a0a:	6893      	ldr	r3, [r2, #8]
 8002a0c:	0798      	lsls	r0, r3, #30
 8002a0e:	d505      	bpl.n	8002a1c <HAL_SPI_Transmit+0xe4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a10:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a12:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002a16:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a18:	6323      	str	r3, [r4, #48]	; 0x30
 8002a1a:	e7d9      	b.n	80029d0 <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a1c:	f7fe ffa6 	bl	800196c <HAL_GetTick>
 8002a20:	eba0 0009 	sub.w	r0, r0, r9
 8002a24:	42b8      	cmp	r0, r7
 8002a26:	d3d7      	bcc.n	80029d8 <HAL_SPI_Transmit+0xa0>
 8002a28:	1c79      	adds	r1, r7, #1
 8002a2a:	d0d5      	beq.n	80029d8 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 8002a2c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002a34:	2300      	movs	r3, #0
 8002a36:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002a3a:	b003      	add	sp, #12
 8002a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a40:	b113      	cbz	r3, 8002a48 <HAL_SPI_Transmit+0x110>
 8002a42:	f1b8 0f01 	cmp.w	r8, #1
 8002a46:	d108      	bne.n	8002a5a <HAL_SPI_Transmit+0x122>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a48:	782b      	ldrb	r3, [r5, #0]
 8002a4a:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a4e:	3301      	adds	r3, #1
 8002a50:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002a52:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a54:	3b01      	subs	r3, #1
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002a5a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0bd      	beq.n	80029de <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a62:	6823      	ldr	r3, [r4, #0]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	0792      	lsls	r2, r2, #30
 8002a68:	d503      	bpl.n	8002a72 <HAL_SPI_Transmit+0x13a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a6a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002a6c:	7812      	ldrb	r2, [r2, #0]
 8002a6e:	731a      	strb	r2, [r3, #12]
 8002a70:	e7ec      	b.n	8002a4c <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a72:	f7fe ff7b 	bl	800196c <HAL_GetTick>
 8002a76:	eba0 0009 	sub.w	r0, r0, r9
 8002a7a:	42b8      	cmp	r0, r7
 8002a7c:	d3ed      	bcc.n	8002a5a <HAL_SPI_Transmit+0x122>
 8002a7e:	1c7b      	adds	r3, r7, #1
 8002a80:	d0eb      	beq.n	8002a5a <HAL_SPI_Transmit+0x122>
 8002a82:	e7d3      	b.n	8002a2c <HAL_SPI_Transmit+0xf4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a84:	2320      	movs	r3, #32
 8002a86:	6563      	str	r3, [r4, #84]	; 0x54
 8002a88:	e7b0      	b.n	80029ec <HAL_SPI_Transmit+0xb4>
    errorcode = HAL_BUSY;
 8002a8a:	2002      	movs	r0, #2
 8002a8c:	e7cf      	b.n	8002a2e <HAL_SPI_Transmit+0xf6>
  __HAL_LOCK(hspi);
 8002a8e:	2002      	movs	r0, #2
 8002a90:	e7d3      	b.n	8002a3a <HAL_SPI_Transmit+0x102>

08002a92 <HAL_SPI_TransmitReceive>:
{
 8002a92:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002a96:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002a98:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002a9c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8002aa0:	2b01      	cmp	r3, #1
{
 8002aa2:	4604      	mov	r4, r0
 8002aa4:	460d      	mov	r5, r1
 8002aa6:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8002aa8:	f000 80e0 	beq.w	8002c6c <HAL_SPI_TransmitReceive+0x1da>
 8002aac:	2301      	movs	r3, #1
 8002aae:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002ab2:	f7fe ff5b 	bl	800196c <HAL_GetTick>
  tmp_state           = hspi->State;
 8002ab6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8002aba:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002abc:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002abe:	4607      	mov	r7, r0
  tmp_state           = hspi->State;
 8002ac0:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ac2:	d00a      	beq.n	8002ada <HAL_SPI_TransmitReceive+0x48>
 8002ac4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002ac8:	f040 80ce 	bne.w	8002c68 <HAL_SPI_TransmitReceive+0x1d6>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002acc:	68a3      	ldr	r3, [r4, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f040 80ca 	bne.w	8002c68 <HAL_SPI_TransmitReceive+0x1d6>
 8002ad4:	2904      	cmp	r1, #4
 8002ad6:	f040 80c7 	bne.w	8002c68 <HAL_SPI_TransmitReceive+0x1d6>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ada:	2d00      	cmp	r5, #0
 8002adc:	d03f      	beq.n	8002b5e <HAL_SPI_TransmitReceive+0xcc>
 8002ade:	f1b9 0f00 	cmp.w	r9, #0
 8002ae2:	d03c      	beq.n	8002b5e <HAL_SPI_TransmitReceive+0xcc>
 8002ae4:	2e00      	cmp	r6, #0
 8002ae6:	d03a      	beq.n	8002b5e <HAL_SPI_TransmitReceive+0xcc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ae8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002aec:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002af0:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002af2:	bf1c      	itt	ne
 8002af4:	2305      	movne	r3, #5
 8002af6:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002afa:	2300      	movs	r3, #0
 8002afc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8002afe:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b02:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8002b04:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002b06:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b08:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 8002b0a:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b0c:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 8002b0e:	bf58      	it	pl
 8002b10:	6819      	ldrpl	r1, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b12:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8002b14:	bf58      	it	pl
 8002b16:	f041 0140 	orrpl.w	r1, r1, #64	; 0x40
  hspi->TxXferSize  = Size;
 8002b1a:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8002b1c:	bf58      	it	pl
 8002b1e:	6019      	strpl	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b20:	68e1      	ldr	r1, [r4, #12]
 8002b22:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8002b26:	d151      	bne.n	8002bcc <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b28:	b10a      	cbz	r2, 8002b2e <HAL_SPI_TransmitReceive+0x9c>
 8002b2a:	2e01      	cmp	r6, #1
 8002b2c:	d107      	bne.n	8002b3e <HAL_SPI_TransmitReceive+0xac>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b2e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002b32:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002b34:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b36:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002b3e:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b40:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	b96b      	cbnz	r3, 8002b62 <HAL_SPI_TransmitReceive+0xd0>
 8002b46:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	b953      	cbnz	r3, 8002b62 <HAL_SPI_TransmitReceive+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b4c:	463a      	mov	r2, r7
 8002b4e:	4641      	mov	r1, r8
 8002b50:	4620      	mov	r0, r4
 8002b52:	f7ff fe69 	bl	8002828 <SPI_EndRxTxTransaction>
 8002b56:	2800      	cmp	r0, #0
 8002b58:	d07b      	beq.n	8002c52 <HAL_SPI_TransmitReceive+0x1c0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b5a:	2320      	movs	r3, #32
 8002b5c:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002b5e:	2001      	movs	r0, #1
 8002b60:	e02b      	b.n	8002bba <HAL_SPI_TransmitReceive+0x128>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b62:	6821      	ldr	r1, [r4, #0]
 8002b64:	688b      	ldr	r3, [r1, #8]
 8002b66:	079a      	lsls	r2, r3, #30
 8002b68:	d50d      	bpl.n	8002b86 <HAL_SPI_TransmitReceive+0xf4>
 8002b6a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	b153      	cbz	r3, 8002b86 <HAL_SPI_TransmitReceive+0xf4>
 8002b70:	b14d      	cbz	r5, 8002b86 <HAL_SPI_TransmitReceive+0xf4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b74:	f833 2b02 	ldrh.w	r2, [r3], #2
 8002b78:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b7a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002b7c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8002b84:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b86:	688a      	ldr	r2, [r1, #8]
 8002b88:	f012 0201 	ands.w	r2, r2, #1
 8002b8c:	d00c      	beq.n	8002ba8 <HAL_SPI_TransmitReceive+0x116>
 8002b8e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	b14b      	cbz	r3, 8002ba8 <HAL_SPI_TransmitReceive+0x116>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b96:	68c9      	ldr	r1, [r1, #12]
 8002b98:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b9c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002b9e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002ba6:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002ba8:	f7fe fee0 	bl	800196c <HAL_GetTick>
 8002bac:	1bc0      	subs	r0, r0, r7
 8002bae:	4540      	cmp	r0, r8
 8002bb0:	d3c6      	bcc.n	8002b40 <HAL_SPI_TransmitReceive+0xae>
 8002bb2:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002bb6:	d0c3      	beq.n	8002b40 <HAL_SPI_TransmitReceive+0xae>
        errorcode = HAL_TIMEOUT;
 8002bb8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002bc6:	b003      	add	sp, #12
 8002bc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bcc:	b10a      	cbz	r2, 8002bd2 <HAL_SPI_TransmitReceive+0x140>
 8002bce:	2e01      	cmp	r6, #1
 8002bd0:	d108      	bne.n	8002be4 <HAL_SPI_TransmitReceive+0x152>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002bd2:	782a      	ldrb	r2, [r5, #0]
 8002bd4:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002bd8:	3301      	adds	r3, #1
 8002bda:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002bdc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002bde:	3b01      	subs	r3, #1
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002be4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002be6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	b91b      	cbnz	r3, 8002bf4 <HAL_SPI_TransmitReceive+0x162>
 8002bec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0ab      	beq.n	8002b4c <HAL_SPI_TransmitReceive+0xba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002bf4:	6822      	ldr	r2, [r4, #0]
 8002bf6:	6893      	ldr	r3, [r2, #8]
 8002bf8:	079b      	lsls	r3, r3, #30
 8002bfa:	d50e      	bpl.n	8002c1a <HAL_SPI_TransmitReceive+0x188>
 8002bfc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	b15b      	cbz	r3, 8002c1a <HAL_SPI_TransmitReceive+0x188>
 8002c02:	b155      	cbz	r5, 8002c1a <HAL_SPI_TransmitReceive+0x188>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002c04:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002c0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002c10:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8002c18:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c1a:	6822      	ldr	r2, [r4, #0]
 8002c1c:	6891      	ldr	r1, [r2, #8]
 8002c1e:	f011 0101 	ands.w	r1, r1, #1
 8002c22:	d00d      	beq.n	8002c40 <HAL_SPI_TransmitReceive+0x1ae>
 8002c24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	b153      	cbz	r3, 8002c40 <HAL_SPI_TransmitReceive+0x1ae>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002c2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c2c:	68d2      	ldr	r2, [r2, #12]
 8002c2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002c30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c32:	3301      	adds	r3, #1
 8002c34:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002c36:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002c3e:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c40:	f7fe fe94 	bl	800196c <HAL_GetTick>
 8002c44:	1bc0      	subs	r0, r0, r7
 8002c46:	4540      	cmp	r0, r8
 8002c48:	d3cd      	bcc.n	8002be6 <HAL_SPI_TransmitReceive+0x154>
 8002c4a:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002c4e:	d0ca      	beq.n	8002be6 <HAL_SPI_TransmitReceive+0x154>
 8002c50:	e7b2      	b.n	8002bb8 <HAL_SPI_TransmitReceive+0x126>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c52:	68a3      	ldr	r3, [r4, #8]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1b0      	bne.n	8002bba <HAL_SPI_TransmitReceive+0x128>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c58:	6823      	ldr	r3, [r4, #0]
 8002c5a:	9001      	str	r0, [sp, #4]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	9201      	str	r2, [sp, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	9301      	str	r3, [sp, #4]
 8002c64:	9b01      	ldr	r3, [sp, #4]
 8002c66:	e7a8      	b.n	8002bba <HAL_SPI_TransmitReceive+0x128>
    errorcode = HAL_BUSY;
 8002c68:	2002      	movs	r0, #2
 8002c6a:	e7a6      	b.n	8002bba <HAL_SPI_TransmitReceive+0x128>
  __HAL_LOCK(hspi);
 8002c6c:	2002      	movs	r0, #2
 8002c6e:	e7aa      	b.n	8002bc6 <HAL_SPI_TransmitReceive+0x134>

08002c70 <HAL_SPI_ErrorCallback>:
 8002c70:	4770      	bx	lr
	...

08002c74 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8002c74:	6803      	ldr	r3, [r0, #0]
{
 8002c76:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8002c78:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002c7a:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002c7c:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8002c80:	2d01      	cmp	r5, #1
{
 8002c82:	b085      	sub	sp, #20
 8002c84:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002c86:	d106      	bne.n	8002c96 <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002c88:	064d      	lsls	r5, r1, #25
 8002c8a:	d504      	bpl.n	8002c96 <HAL_SPI_IRQHandler+0x22>
    hspi->RxISR(hspi);
 8002c8c:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 8002c8e:	b005      	add	sp, #20
 8002c90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 8002c94:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002c96:	0795      	lsls	r5, r2, #30
 8002c98:	d504      	bpl.n	8002ca4 <HAL_SPI_IRQHandler+0x30>
 8002c9a:	0608      	lsls	r0, r1, #24
 8002c9c:	d502      	bpl.n	8002ca4 <HAL_SPI_IRQHandler+0x30>
    hspi->TxISR(hspi);
 8002c9e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	e7f4      	b.n	8002c8e <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002ca4:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8002ca8:	d059      	beq.n	8002d5e <HAL_SPI_IRQHandler+0xea>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002caa:	068d      	lsls	r5, r1, #26
 8002cac:	d557      	bpl.n	8002d5e <HAL_SPI_IRQHandler+0xea>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002cae:	0650      	lsls	r0, r2, #25
 8002cb0:	d50f      	bpl.n	8002cd2 <HAL_SPI_IRQHandler+0x5e>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002cb2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002cb6:	2803      	cmp	r0, #3
 8002cb8:	f04f 0500 	mov.w	r5, #0
 8002cbc:	d049      	beq.n	8002d52 <HAL_SPI_IRQHandler+0xde>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002cbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002cc0:	f040 0004 	orr.w	r0, r0, #4
 8002cc4:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002cc6:	9500      	str	r5, [sp, #0]
 8002cc8:	68d8      	ldr	r0, [r3, #12]
 8002cca:	9000      	str	r0, [sp, #0]
 8002ccc:	6898      	ldr	r0, [r3, #8]
 8002cce:	9000      	str	r0, [sp, #0]
 8002cd0:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002cd2:	0695      	lsls	r5, r2, #26
 8002cd4:	d50c      	bpl.n	8002cf0 <HAL_SPI_IRQHandler+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002cd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002cd8:	f040 0001 	orr.w	r0, r0, #1
 8002cdc:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002cde:	2000      	movs	r0, #0
 8002ce0:	9002      	str	r0, [sp, #8]
 8002ce2:	6898      	ldr	r0, [r3, #8]
 8002ce4:	9002      	str	r0, [sp, #8]
 8002ce6:	6818      	ldr	r0, [r3, #0]
 8002ce8:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002cec:	6018      	str	r0, [r3, #0]
 8002cee:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002cf0:	05d0      	lsls	r0, r2, #23
 8002cf2:	d508      	bpl.n	8002d06 <HAL_SPI_IRQHandler+0x92>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002cf4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002cf6:	f042 0208 	orr.w	r2, r2, #8
 8002cfa:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	9203      	str	r2, [sp, #12]
 8002d00:	689a      	ldr	r2, [r3, #8]
 8002d02:	9203      	str	r2, [sp, #12]
 8002d04:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d06:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d08:	b34a      	cbz	r2, 8002d5e <HAL_SPI_IRQHandler+0xea>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d10:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002d12:	2201      	movs	r2, #1
 8002d14:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002d18:	078a      	lsls	r2, r1, #30
 8002d1a:	d022      	beq.n	8002d62 <HAL_SPI_IRQHandler+0xee>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002d1c:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002d1e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002d20:	f022 0203 	bic.w	r2, r2, #3
 8002d24:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002d26:	b140      	cbz	r0, 8002d3a <HAL_SPI_IRQHandler+0xc6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <HAL_SPI_IRQHandler+0xf8>)
 8002d2a:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002d2c:	f7ff f8eb 	bl	8001f06 <HAL_DMA_Abort_IT>
 8002d30:	b118      	cbz	r0, 8002d3a <HAL_SPI_IRQHandler+0xc6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d32:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d38:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002d3a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002d3c:	b178      	cbz	r0, 8002d5e <HAL_SPI_IRQHandler+0xea>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d3e:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <HAL_SPI_IRQHandler+0xf8>)
 8002d40:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002d42:	f7ff f8e0 	bl	8001f06 <HAL_DMA_Abort_IT>
 8002d46:	b150      	cbz	r0, 8002d5e <HAL_SPI_IRQHandler+0xea>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d48:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d4e:	6563      	str	r3, [r4, #84]	; 0x54
 8002d50:	e005      	b.n	8002d5e <HAL_SPI_IRQHandler+0xea>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d52:	9501      	str	r5, [sp, #4]
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	9201      	str	r2, [sp, #4]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	9301      	str	r3, [sp, #4]
 8002d5c:	9b01      	ldr	r3, [sp, #4]
}
 8002d5e:	b005      	add	sp, #20
 8002d60:	bd30      	pop	{r4, r5, pc}
        HAL_SPI_ErrorCallback(hspi);
 8002d62:	4620      	mov	r0, r4
 8002d64:	f7ff ff84 	bl	8002c70 <HAL_SPI_ErrorCallback>
 8002d68:	e7f9      	b.n	8002d5e <HAL_SPI_IRQHandler+0xea>
 8002d6a:	bf00      	nop
 8002d6c:	08002d71 	.word	0x08002d71

08002d70 <SPI_DMAAbortOnError>:
{
 8002d70:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002d72:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002d78:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8002d7a:	f7ff ff79 	bl	8002c70 <HAL_SPI_ErrorCallback>
}
 8002d7e:	bd08      	pop	{r3, pc}

08002d80 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d80:	4a24      	ldr	r2, [pc, #144]	; (8002e14 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8002d82:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d84:	4290      	cmp	r0, r2
 8002d86:	d00e      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d88:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d8c:	d00b      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d8e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002d92:	4290      	cmp	r0, r2
 8002d94:	d007      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d9a:	4290      	cmp	r0, r2
 8002d9c:	d003      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002da2:	4290      	cmp	r0, r2
 8002da4:	d115      	bne.n	8002dd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002da6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002dac:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dae:	4a19      	ldr	r2, [pc, #100]	; (8002e14 <TIM_Base_SetConfig+0x94>)
 8002db0:	4290      	cmp	r0, r2
 8002db2:	d019      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002db4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002db8:	d016      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dba:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002dbe:	4290      	cmp	r0, r2
 8002dc0:	d012      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dc6:	4290      	cmp	r0, r2
 8002dc8:	d00e      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	d00a      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dd2:	4a11      	ldr	r2, [pc, #68]	; (8002e18 <TIM_Base_SetConfig+0x98>)
 8002dd4:	4290      	cmp	r0, r2
 8002dd6:	d007      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dd8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ddc:	4290      	cmp	r0, r2
 8002dde:	d003      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002de0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002de4:	4290      	cmp	r0, r2
 8002de6:	d103      	bne.n	8002df0 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002de8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dee:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df0:	694a      	ldr	r2, [r1, #20]
 8002df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002df6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002df8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dfa:	688b      	ldr	r3, [r1, #8]
 8002dfc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dfe:	680b      	ldr	r3, [r1, #0]
 8002e00:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e02:	4b04      	ldr	r3, [pc, #16]	; (8002e14 <TIM_Base_SetConfig+0x94>)
 8002e04:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e06:	bf04      	itt	eq
 8002e08:	690b      	ldreq	r3, [r1, #16]
 8002e0a:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	6143      	str	r3, [r0, #20]
}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40010000 	.word	0x40010000
 8002e18:	40014000 	.word	0x40014000

08002e1c <HAL_TIM_Base_Init>:
{
 8002e1c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002e1e:	4604      	mov	r4, r0
 8002e20:	b330      	cbz	r0, 8002e70 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e22:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e2a:	b91b      	cbnz	r3, 8002e34 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e2c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e30:	f7fe fc6a 	bl	8001708 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e34:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e36:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e38:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e3c:	1d21      	adds	r1, r4, #4
 8002e3e:	f7ff ff9f 	bl	8002d80 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e42:	2301      	movs	r3, #1
 8002e44:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8002e48:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e4a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002e4e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002e52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002e56:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e62:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002e66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002e6a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002e6e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e70:	2001      	movs	r0, #1
 8002e72:	e7fc      	b.n	8002e6e <HAL_TIM_Base_Init+0x52>

08002e74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e74:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e76:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e78:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e7a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e7e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002e82:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e84:	6083      	str	r3, [r0, #8]
}
 8002e86:	bd10      	pop	{r4, pc}

08002e88 <HAL_TIM_ConfigClockSource>:
{
 8002e88:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002e8a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002e8e:	2b01      	cmp	r3, #1
{
 8002e90:	4604      	mov	r4, r0
 8002e92:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002e96:	f000 808e 	beq.w	8002fb6 <HAL_TIM_ConfigClockSource+0x12e>
 8002e9a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002e9c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002ea0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002ea4:	6800      	ldr	r0, [r0, #0]
 8002ea6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002eac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002eb0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002eb2:	680b      	ldr	r3, [r1, #0]
 8002eb4:	2b60      	cmp	r3, #96	; 0x60
 8002eb6:	d04f      	beq.n	8002f58 <HAL_TIM_ConfigClockSource+0xd0>
 8002eb8:	d832      	bhi.n	8002f20 <HAL_TIM_ConfigClockSource+0x98>
 8002eba:	2b40      	cmp	r3, #64	; 0x40
 8002ebc:	d064      	beq.n	8002f88 <HAL_TIM_ConfigClockSource+0x100>
 8002ebe:	d816      	bhi.n	8002eee <HAL_TIM_ConfigClockSource+0x66>
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d00d      	beq.n	8002ee0 <HAL_TIM_ConfigClockSource+0x58>
 8002ec4:	d80a      	bhi.n	8002edc <HAL_TIM_ConfigClockSource+0x54>
 8002ec6:	f033 0110 	bics.w	r1, r3, #16
 8002eca:	d009      	beq.n	8002ee0 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002ed8:	4610      	mov	r0, r2
 8002eda:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8002edc:	2b30      	cmp	r3, #48	; 0x30
 8002ede:	d1f5      	bne.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8002ee0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ee2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f043 0307 	orr.w	r3, r3, #7
 8002eec:	e028      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002eee:	2b50      	cmp	r3, #80	; 0x50
 8002ef0:	d1ec      	bne.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ef2:	684a      	ldr	r2, [r1, #4]
 8002ef4:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002ef6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef8:	6a03      	ldr	r3, [r0, #32]
 8002efa:	f023 0301 	bic.w	r3, r3, #1
 8002efe:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f00:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f02:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f0a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002f0e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002f10:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f12:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002f14:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f1a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002f1e:	e00f      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002f20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f24:	d00d      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0xba>
 8002f26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f2a:	d00c      	beq.n	8002f46 <HAL_TIM_ConfigClockSource+0xbe>
 8002f2c:	2b70      	cmp	r3, #112	; 0x70
 8002f2e:	d1cd      	bne.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002f30:	68cb      	ldr	r3, [r1, #12]
 8002f32:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002f36:	f7ff ff9d 	bl	8002e74 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f3a:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 8002f40:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f42:	2200      	movs	r2, #0
 8002f44:	e7c2      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002f46:	68cb      	ldr	r3, [r1, #12]
 8002f48:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002f4c:	f7ff ff92 	bl	8002e74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f50:	6883      	ldr	r3, [r0, #8]
 8002f52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f56:	e7f3      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f58:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f5a:	684d      	ldr	r5, [r1, #4]
 8002f5c:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f5e:	f023 0310 	bic.w	r3, r3, #16
 8002f62:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f64:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002f66:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f68:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f70:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f74:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002f78:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f7a:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002f7c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f82:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002f86:	e7db      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f88:	684a      	ldr	r2, [r1, #4]
 8002f8a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002f8c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f8e:	6a03      	ldr	r3, [r0, #32]
 8002f90:	f023 0301 	bic.w	r3, r3, #1
 8002f94:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f96:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f98:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fa0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002fa4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002fa6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fa8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002faa:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fb0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002fb4:	e7c4      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	e78e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x50>
	...

08002fbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fbc:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fbe:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	f04f 0302 	mov.w	r3, #2
 8002fc8:	d02a      	beq.n	8003020 <HAL_TIMEx_MasterConfigSynchronization+0x64>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fce:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fd0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8002fd2:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002fd4:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fd6:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fda:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fdc:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fde:	4c11      	ldr	r4, [pc, #68]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002fe0:	42a3      	cmp	r3, r4
 8002fe2:	d012      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe8:	d00f      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002fea:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8002fee:	42a3      	cmp	r3, r4
 8002ff0:	d00b      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002ff2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ff6:	42a3      	cmp	r3, r4
 8002ff8:	d007      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002ffa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ffe:	42a3      	cmp	r3, r4
 8003000:	d003      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003002:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8003006:	42a3      	cmp	r3, r4
 8003008:	d104      	bne.n	8003014 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800300a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800300c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003010:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003012:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003014:	2301      	movs	r3, #1
 8003016:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800301a:	2300      	movs	r3, #0
 800301c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003020:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003022:	bd30      	pop	{r4, r5, pc}
 8003024:	40010000 	.word	0x40010000

08003028 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003028:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800302a:	f102 030c 	add.w	r3, r2, #12
 800302e:	e853 3f00 	ldrex	r3, [r3]
 8003032:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003036:	320c      	adds	r2, #12
 8003038:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800303c:	6802      	ldr	r2, [r0, #0]
 800303e:	2900      	cmp	r1, #0
 8003040:	d1f2      	bne.n	8003028 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003042:	f102 0314 	add.w	r3, r2, #20
 8003046:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304e:	f102 0c14 	add.w	ip, r2, #20
 8003052:	e84c 3100 	strex	r1, r3, [ip]
 8003056:	2900      	cmp	r1, #0
 8003058:	d1f3      	bne.n	8003042 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800305a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800305c:	2b01      	cmp	r3, #1
 800305e:	d10b      	bne.n	8003078 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003060:	f102 030c 	add.w	r3, r2, #12
 8003064:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003068:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306c:	f102 0c0c 	add.w	ip, r2, #12
 8003070:	e84c 3100 	strex	r1, r3, [ip]
 8003074:	2900      	cmp	r1, #0
 8003076:	d1f3      	bne.n	8003060 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003078:	2320      	movs	r3, #32
 800307a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800307e:	2300      	movs	r3, #0
 8003080:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003082:	4770      	bx	lr

08003084 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003084:	6802      	ldr	r2, [r0, #0]
 8003086:	68c1      	ldr	r1, [r0, #12]
 8003088:	6913      	ldr	r3, [r2, #16]
 800308a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800308e:	430b      	orrs	r3, r1
{
 8003090:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003092:	6113      	str	r3, [r2, #16]
{
 8003094:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003096:	6883      	ldr	r3, [r0, #8]
 8003098:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800309a:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800309c:	4303      	orrs	r3, r0
 800309e:	6968      	ldr	r0, [r5, #20]
 80030a0:	4303      	orrs	r3, r0
 80030a2:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 80030a4:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 80030a8:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030ac:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80030ae:	430b      	orrs	r3, r1
 80030b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030b2:	6953      	ldr	r3, [r2, #20]
 80030b4:	69a9      	ldr	r1, [r5, #24]
 80030b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030ba:	430b      	orrs	r3, r1
 80030bc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030be:	4b1f      	ldr	r3, [pc, #124]	; (800313c <UART_SetConfig+0xb8>)
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d003      	beq.n	80030cc <UART_SetConfig+0x48>
 80030c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d123      	bne.n	8003114 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030cc:	f7ff fb46 	bl	800275c <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030d0:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030d2:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030d8:	e9d5 4600 	ldrd	r4, r6, [r5]
 80030dc:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030e0:	d11b      	bne.n	800311a <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030e2:	19b2      	adds	r2, r6, r6
 80030e4:	f04f 0300 	mov.w	r3, #0
 80030e8:	415b      	adcs	r3, r3
 80030ea:	f7fd fdd5 	bl	8000c98 <__aeabi_uldivmod>
 80030ee:	2264      	movs	r2, #100	; 0x64
 80030f0:	fbb0 f1f2 	udiv	r1, r0, r2
 80030f4:	fb02 0311 	mls	r3, r2, r1, r0
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	3332      	adds	r3, #50	; 0x32
 80030fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8003100:	f003 0207 	and.w	r2, r3, #7
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800310a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800310e:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003110:	60a3      	str	r3, [r4, #8]
  }
}
 8003112:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8003114:	f7ff fb12 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003118:	e7da      	b.n	80030d0 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800311a:	00b2      	lsls	r2, r6, #2
 800311c:	0fb3      	lsrs	r3, r6, #30
 800311e:	f7fd fdbb 	bl	8000c98 <__aeabi_uldivmod>
 8003122:	2264      	movs	r2, #100	; 0x64
 8003124:	fbb0 f1f2 	udiv	r1, r0, r2
 8003128:	fb02 0311 	mls	r3, r2, r1, r0
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	3332      	adds	r3, #50	; 0x32
 8003130:	fbb3 f3f2 	udiv	r3, r3, r2
 8003134:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003138:	e7ea      	b.n	8003110 <UART_SetConfig+0x8c>
 800313a:	bf00      	nop
 800313c:	40011000 	.word	0x40011000

08003140 <HAL_UART_Init>:
{
 8003140:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003142:	4604      	mov	r4, r0
 8003144:	b340      	cbz	r0, 8003198 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003146:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800314a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800314e:	b91b      	cbnz	r3, 8003158 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003150:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003154:	f7fe fb0c 	bl	8001770 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003158:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800315a:	2324      	movs	r3, #36	; 0x24
 800315c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8003160:	68d3      	ldr	r3, [r2, #12]
 8003162:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003166:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003168:	4620      	mov	r0, r4
 800316a:	f7ff ff8b 	bl	8003084 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800316e:	6823      	ldr	r3, [r4, #0]
 8003170:	691a      	ldr	r2, [r3, #16]
 8003172:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003176:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800317e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003186:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003188:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800318a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318c:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800318e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003192:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8003196:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003198:	2001      	movs	r0, #1
 800319a:	e7fc      	b.n	8003196 <HAL_UART_Init+0x56>

0800319c <HAL_UART_Transmit_DMA>:
{
 800319c:	b538      	push	{r3, r4, r5, lr}
 800319e:	4604      	mov	r4, r0
 80031a0:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80031a2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80031a6:	2a20      	cmp	r2, #32
 80031a8:	d132      	bne.n	8003210 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 80031aa:	b379      	cbz	r1, 800320c <HAL_UART_Transmit_DMA+0x70>
 80031ac:	b373      	cbz	r3, 800320c <HAL_UART_Transmit_DMA+0x70>
    __HAL_LOCK(huart);
 80031ae:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80031b2:	2a01      	cmp	r2, #1
 80031b4:	d02c      	beq.n	8003210 <HAL_UART_Transmit_DMA+0x74>
 80031b6:	2201      	movs	r2, #1
 80031b8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031bc:	6b60      	ldr	r0, [r4, #52]	; 0x34
    huart->TxXferCount = Size;
 80031be:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c0:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031c2:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c4:	6425      	str	r5, [r4, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031c6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031ca:	4a12      	ldr	r2, [pc, #72]	; (8003214 <HAL_UART_Transmit_DMA+0x78>)
    huart->TxXferSize = Size;
 80031cc:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 80031ce:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031d0:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80031d2:	4a11      	ldr	r2, [pc, #68]	; (8003218 <HAL_UART_Transmit_DMA+0x7c>)
 80031d4:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80031d6:	4a11      	ldr	r2, [pc, #68]	; (800321c <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 80031d8:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80031dc:	6822      	ldr	r2, [r4, #0]
 80031de:	3204      	adds	r2, #4
 80031e0:	f7fe fe18 	bl	8001e14 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80031e4:	6823      	ldr	r3, [r4, #0]
 80031e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031ea:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80031ec:	6822      	ldr	r2, [r4, #0]
 80031ee:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f2:	f102 0314 	add.w	r3, r2, #20
 80031f6:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031fe:	f102 0114 	add.w	r1, r2, #20
 8003202:	e841 3000 	strex	r0, r3, [r1]
 8003206:	2800      	cmp	r0, #0
 8003208:	d1f3      	bne.n	80031f2 <HAL_UART_Transmit_DMA+0x56>
}
 800320a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800320c:	2001      	movs	r0, #1
 800320e:	e7fc      	b.n	800320a <HAL_UART_Transmit_DMA+0x6e>
    return HAL_BUSY;
 8003210:	2002      	movs	r0, #2
 8003212:	e7fa      	b.n	800320a <HAL_UART_Transmit_DMA+0x6e>
 8003214:	08003221 	.word	0x08003221
 8003218:	0800326f 	.word	0x0800326f
 800321c:	0800327d 	.word	0x0800327d

08003220 <UART_DMATransmitCplt>:
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003220:	6802      	ldr	r2, [r0, #0]
 8003222:	6812      	ldr	r2, [r2, #0]
 8003224:	f412 7280 	ands.w	r2, r2, #256	; 0x100
{
 8003228:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800322a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800322c:	d11a      	bne.n	8003264 <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 800322e:	84da      	strh	r2, [r3, #38]	; 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003230:	6819      	ldr	r1, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003232:	f101 0214 	add.w	r2, r1, #20
 8003236:	e852 2f00 	ldrex	r2, [r2]
 800323a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323e:	3114      	adds	r1, #20
 8003240:	e841 2000 	strex	r0, r2, [r1]
   return(result);
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	2800      	cmp	r0, #0
 8003248:	d1f2      	bne.n	8003230 <UART_DMATransmitCplt+0x10>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324a:	f102 030c 	add.w	r3, r2, #12
 800324e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003256:	f102 000c 	add.w	r0, r2, #12
 800325a:	e840 3100 	strex	r1, r3, [r0]
 800325e:	2900      	cmp	r1, #0
 8003260:	d1f3      	bne.n	800324a <UART_DMATransmitCplt+0x2a>
}
 8003262:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8003264:	4618      	mov	r0, r3
 8003266:	f7fe fb01 	bl	800186c <HAL_UART_TxCpltCallback>
}
 800326a:	e7fa      	b.n	8003262 <UART_DMATransmitCplt+0x42>

0800326c <HAL_UART_TxHalfCpltCallback>:
 800326c:	4770      	bx	lr

0800326e <UART_DMATxHalfCplt>:
{
 800326e:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8003270:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003272:	f7ff fffb 	bl	800326c <HAL_UART_TxHalfCpltCallback>
}
 8003276:	bd08      	pop	{r3, pc}

08003278 <HAL_UART_RxCpltCallback>:
 8003278:	4770      	bx	lr

0800327a <HAL_UART_ErrorCallback>:
 800327a:	4770      	bx	lr

0800327c <UART_DMAError>:
{
 800327c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800327e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003280:	6803      	ldr	r3, [r0, #0]
 8003282:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003284:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8003288:	2921      	cmp	r1, #33	; 0x21
 800328a:	d112      	bne.n	80032b2 <UART_DMAError+0x36>
 800328c:	0612      	lsls	r2, r2, #24
 800328e:	d510      	bpl.n	80032b2 <UART_DMAError+0x36>
    huart->TxXferCount = 0x00U;
 8003290:	2200      	movs	r2, #0
 8003292:	84c2      	strh	r2, [r0, #38]	; 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003294:	f103 020c 	add.w	r2, r3, #12
 8003298:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800329c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a0:	f103 0c0c 	add.w	ip, r3, #12
 80032a4:	e84c 2100 	strex	r1, r2, [ip]
 80032a8:	2900      	cmp	r1, #0
 80032aa:	d1f3      	bne.n	8003294 <UART_DMAError+0x18>
  huart->gState = HAL_UART_STATE_READY;
 80032ac:	2220      	movs	r2, #32
 80032ae:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032b2:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80032b4:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80032b8:	2a22      	cmp	r2, #34	; 0x22
 80032ba:	d105      	bne.n	80032c8 <UART_DMAError+0x4c>
 80032bc:	065b      	lsls	r3, r3, #25
 80032be:	d503      	bpl.n	80032c8 <UART_DMAError+0x4c>
    huart->RxXferCount = 0x00U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	85c3      	strh	r3, [r0, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80032c4:	f7ff feb0 	bl	8003028 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80032c8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80032ca:	f043 0310 	orr.w	r3, r3, #16
 80032ce:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 80032d0:	f7ff ffd3 	bl	800327a <HAL_UART_ErrorCallback>
}
 80032d4:	bd08      	pop	{r3, pc}

080032d6 <UART_DMAAbortOnError>:
{
 80032d6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80032da:	2300      	movs	r3, #0
 80032dc:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80032de:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80032e0:	f7ff ffcb 	bl	800327a <HAL_UART_ErrorCallback>
}
 80032e4:	bd08      	pop	{r3, pc}

080032e6 <HAL_UARTEx_RxEventCallback>:
}
 80032e6:	4770      	bx	lr

080032e8 <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032e8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80032ec:	2b22      	cmp	r3, #34	; 0x22
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80032ee:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032f0:	d141      	bne.n	8003376 <UART_Receive_IT.isra.0+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f2:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80032f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80032f6:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80032fc:	d13e      	bne.n	800337c <UART_Receive_IT.isra.0+0x94>
 80032fe:	6901      	ldr	r1, [r0, #16]
 8003300:	2900      	cmp	r1, #0
 8003302:	d13e      	bne.n	8003382 <UART_Receive_IT.isra.0+0x9a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003304:	6852      	ldr	r2, [r2, #4]
 8003306:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800330a:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 800330e:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003310:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003312:	3b01      	subs	r3, #1
 8003314:	b29b      	uxth	r3, r3
 8003316:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003318:	2b00      	cmp	r3, #0
 800331a:	d12c      	bne.n	8003376 <UART_Receive_IT.isra.0+0x8e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800331c:	6802      	ldr	r2, [r0, #0]
 800331e:	68d1      	ldr	r1, [r2, #12]
 8003320:	f021 0120 	bic.w	r1, r1, #32
 8003324:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003326:	68d1      	ldr	r1, [r2, #12]
 8003328:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800332c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800332e:	6951      	ldr	r1, [r2, #20]
 8003330:	f021 0101 	bic.w	r1, r1, #1
 8003334:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003336:	2220      	movs	r2, #32
 8003338:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800333c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800333e:	2a01      	cmp	r2, #1
 8003340:	6802      	ldr	r2, [r0, #0]
 8003342:	d128      	bne.n	8003396 <UART_Receive_IT.isra.0+0xae>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003344:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003346:	f102 030c 	add.w	r3, r2, #12
 800334a:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800334e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003352:	f102 0c0c 	add.w	ip, r2, #12
 8003356:	e84c 3100 	strex	r1, r3, [ip]
 800335a:	2900      	cmp	r1, #0
 800335c:	d1f3      	bne.n	8003346 <UART_Receive_IT.isra.0+0x5e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800335e:	6813      	ldr	r3, [r2, #0]
 8003360:	06db      	lsls	r3, r3, #27
 8003362:	d505      	bpl.n	8003370 <UART_Receive_IT.isra.0+0x88>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003364:	9101      	str	r1, [sp, #4]
 8003366:	6813      	ldr	r3, [r2, #0]
 8003368:	9301      	str	r3, [sp, #4]
 800336a:	6853      	ldr	r3, [r2, #4]
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003370:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003372:	f7ff ffb8 	bl	80032e6 <HAL_UARTEx_RxEventCallback>
}
 8003376:	b003      	add	sp, #12
 8003378:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800337c:	b939      	cbnz	r1, 800338e <UART_Receive_IT.isra.0+0xa6>
 800337e:	6901      	ldr	r1, [r0, #16]
 8003380:	b929      	cbnz	r1, 800338e <UART_Receive_IT.isra.0+0xa6>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003382:	6852      	ldr	r2, [r2, #4]
 8003384:	b2d2      	uxtb	r2, r2
 8003386:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8003388:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800338a:	3301      	adds	r3, #1
 800338c:	e7bf      	b.n	800330e <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800338e:	6852      	ldr	r2, [r2, #4]
 8003390:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003394:	e7f7      	b.n	8003386 <UART_Receive_IT.isra.0+0x9e>
        HAL_UART_RxCpltCallback(huart);
 8003396:	f7ff ff6f 	bl	8003278 <HAL_UART_RxCpltCallback>
 800339a:	e7ec      	b.n	8003376 <UART_Receive_IT.isra.0+0x8e>

0800339c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800339c:	6803      	ldr	r3, [r0, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
{
 80033a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (errorflags == RESET)
 80033a2:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033a4:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033a6:	695d      	ldr	r5, [r3, #20]
{
 80033a8:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80033aa:	d108      	bne.n	80033be <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033ac:	0696      	lsls	r6, r2, #26
 80033ae:	d568      	bpl.n	8003482 <HAL_UART_IRQHandler+0xe6>
 80033b0:	068d      	lsls	r5, r1, #26
 80033b2:	d566      	bpl.n	8003482 <HAL_UART_IRQHandler+0xe6>
}
 80033b4:	b002      	add	sp, #8
 80033b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80033ba:	f7ff bf95 	b.w	80032e8 <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033be:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033c2:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80033c6:	4305      	orrs	r5, r0
 80033c8:	d05b      	beq.n	8003482 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033ca:	07d6      	lsls	r6, r2, #31
 80033cc:	d505      	bpl.n	80033da <HAL_UART_IRQHandler+0x3e>
 80033ce:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033d0:	bf42      	ittt	mi
 80033d2:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 80033d4:	f043 0301 	orrmi.w	r3, r3, #1
 80033d8:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033da:	0753      	lsls	r3, r2, #29
 80033dc:	d504      	bpl.n	80033e8 <HAL_UART_IRQHandler+0x4c>
 80033de:	b118      	cbz	r0, 80033e8 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033e2:	f043 0302 	orr.w	r3, r3, #2
 80033e6:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033e8:	0796      	lsls	r6, r2, #30
 80033ea:	d504      	bpl.n	80033f6 <HAL_UART_IRQHandler+0x5a>
 80033ec:	b118      	cbz	r0, 80033f6 <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033f0:	f043 0304 	orr.w	r3, r3, #4
 80033f4:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80033f6:	0715      	lsls	r5, r2, #28
 80033f8:	d507      	bpl.n	800340a <HAL_UART_IRQHandler+0x6e>
 80033fa:	f001 0320 	and.w	r3, r1, #32
 80033fe:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003400:	bf1e      	ittt	ne
 8003402:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 8003404:	f043 0308 	orrne.w	r3, r3, #8
 8003408:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800340a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800340c:	2b00      	cmp	r3, #0
 800340e:	d032      	beq.n	8003476 <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003410:	0692      	lsls	r2, r2, #26
 8003412:	d504      	bpl.n	800341e <HAL_UART_IRQHandler+0x82>
 8003414:	068b      	lsls	r3, r1, #26
 8003416:	d502      	bpl.n	800341e <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 8003418:	4620      	mov	r0, r4
 800341a:	f7ff ff65 	bl	80032e8 <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800341e:	6826      	ldr	r6, [r4, #0]
 8003420:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003422:	6c22      	ldr	r2, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003424:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003428:	f002 0208 	and.w	r2, r2, #8
 800342c:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8003430:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003432:	d022      	beq.n	800347a <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8003434:	f7ff fdf8 	bl	8003028 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003438:	6973      	ldr	r3, [r6, #20]
 800343a:	065e      	lsls	r6, r3, #25
 800343c:	d518      	bpl.n	8003470 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800343e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003440:	f102 0314 	add.w	r3, r2, #20
 8003444:	e853 3f00 	ldrex	r3, [r3]
 8003448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800344c:	3214      	adds	r2, #20
 800344e:	e842 3100 	strex	r1, r3, [r2]
 8003452:	2900      	cmp	r1, #0
 8003454:	d1f3      	bne.n	800343e <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 8003456:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003458:	b150      	cbz	r0, 8003470 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800345a:	4b72      	ldr	r3, [pc, #456]	; (8003624 <HAL_UART_IRQHandler+0x288>)
 800345c:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800345e:	f7fe fd52 	bl	8001f06 <HAL_DMA_Abort_IT>
 8003462:	b140      	cbz	r0, 8003476 <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003464:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003466:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8003468:	b002      	add	sp, #8
 800346a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800346e:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003470:	4620      	mov	r0, r4
 8003472:	f7ff ff02 	bl	800327a <HAL_UART_ErrorCallback>
}
 8003476:	b002      	add	sp, #8
 8003478:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800347a:	f7ff fefe 	bl	800327a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800347e:	6425      	str	r5, [r4, #64]	; 0x40
 8003480:	e7f9      	b.n	8003476 <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003482:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003484:	2801      	cmp	r0, #1
 8003486:	f040 8091 	bne.w	80035ac <HAL_UART_IRQHandler+0x210>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800348a:	06d5      	lsls	r5, r2, #27
 800348c:	f140 808e 	bpl.w	80035ac <HAL_UART_IRQHandler+0x210>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003490:	06c8      	lsls	r0, r1, #27
 8003492:	f140 808b 	bpl.w	80035ac <HAL_UART_IRQHandler+0x210>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003496:	2200      	movs	r2, #0
 8003498:	9201      	str	r2, [sp, #4]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	9201      	str	r2, [sp, #4]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	9201      	str	r2, [sp, #4]
 80034a2:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	0652      	lsls	r2, r2, #25
 80034a8:	d54c      	bpl.n	8003544 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80034ac:	680a      	ldr	r2, [r1, #0]
 80034ae:	6852      	ldr	r2, [r2, #4]
 80034b0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80034b2:	2a00      	cmp	r2, #0
 80034b4:	d0df      	beq.n	8003476 <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034b6:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80034b8:	4290      	cmp	r0, r2
 80034ba:	d9dc      	bls.n	8003476 <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 80034bc:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034be:	69ca      	ldr	r2, [r1, #28]
 80034c0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80034c4:	d036      	beq.n	8003534 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c6:	f103 020c 	add.w	r2, r3, #12
 80034ca:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d2:	f103 000c 	add.w	r0, r3, #12
 80034d6:	e840 2100 	strex	r1, r2, [r0]
 80034da:	2900      	cmp	r1, #0
 80034dc:	d1f3      	bne.n	80034c6 <HAL_UART_IRQHandler+0x12a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034de:	f103 0214 	add.w	r2, r3, #20
 80034e2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ea:	f103 0014 	add.w	r0, r3, #20
 80034ee:	e840 2100 	strex	r1, r2, [r0]
 80034f2:	2900      	cmp	r1, #0
 80034f4:	d1f3      	bne.n	80034de <HAL_UART_IRQHandler+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f6:	f103 0214 	add.w	r2, r3, #20
 80034fa:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	f103 0014 	add.w	r0, r3, #20
 8003506:	e840 2100 	strex	r1, r2, [r0]
 800350a:	2900      	cmp	r1, #0
 800350c:	d1f3      	bne.n	80034f6 <HAL_UART_IRQHandler+0x15a>
          huart->RxState = HAL_UART_STATE_READY;
 800350e:	2220      	movs	r2, #32
 8003510:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003514:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003516:	f103 020c 	add.w	r2, r3, #12
 800351a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800351e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003522:	f103 000c 	add.w	r0, r3, #12
 8003526:	e840 2100 	strex	r1, r2, [r0]
 800352a:	2900      	cmp	r1, #0
 800352c:	d1f3      	bne.n	8003516 <HAL_UART_IRQHandler+0x17a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800352e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003530:	f7fe fcaa 	bl	8001e88 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003534:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003536:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003538:	1ac9      	subs	r1, r1, r3
 800353a:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800353c:	4620      	mov	r0, r4
 800353e:	f7ff fed2 	bl	80032e6 <HAL_UARTEx_RxEventCallback>
 8003542:	e798      	b.n	8003476 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003544:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 8003546:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003548:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
      if ((huart->RxXferCount > 0U)
 800354a:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800354c:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 800354e:	2800      	cmp	r0, #0
 8003550:	d091      	beq.n	8003476 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003552:	1a89      	subs	r1, r1, r2
 8003554:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003556:	2900      	cmp	r1, #0
 8003558:	d08d      	beq.n	8003476 <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800355a:	f103 020c 	add.w	r2, r3, #12
 800355e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003562:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003566:	f103 050c 	add.w	r5, r3, #12
 800356a:	e845 2000 	strex	r0, r2, [r5]
 800356e:	2800      	cmp	r0, #0
 8003570:	d1f3      	bne.n	800355a <HAL_UART_IRQHandler+0x1be>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003572:	f103 0214 	add.w	r2, r3, #20
 8003576:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800357a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800357e:	f103 0514 	add.w	r5, r3, #20
 8003582:	e845 2000 	strex	r0, r2, [r5]
 8003586:	2800      	cmp	r0, #0
 8003588:	d1f3      	bne.n	8003572 <HAL_UART_IRQHandler+0x1d6>
        huart->RxState = HAL_UART_STATE_READY;
 800358a:	2220      	movs	r2, #32
 800358c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003590:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003592:	f103 020c 	add.w	r2, r3, #12
 8003596:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800359a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359e:	f103 050c 	add.w	r5, r3, #12
 80035a2:	e845 2000 	strex	r0, r2, [r5]
 80035a6:	2800      	cmp	r0, #0
 80035a8:	d1f3      	bne.n	8003592 <HAL_UART_IRQHandler+0x1f6>
 80035aa:	e7c7      	b.n	800353c <HAL_UART_IRQHandler+0x1a0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035ac:	0616      	lsls	r6, r2, #24
 80035ae:	d528      	bpl.n	8003602 <HAL_UART_IRQHandler+0x266>
 80035b0:	060d      	lsls	r5, r1, #24
 80035b2:	d526      	bpl.n	8003602 <HAL_UART_IRQHandler+0x266>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035b4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80035b8:	2a21      	cmp	r2, #33	; 0x21
 80035ba:	f47f af5c 	bne.w	8003476 <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035be:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80035c0:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035c2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80035c6:	d117      	bne.n	80035f8 <HAL_UART_IRQHandler+0x25c>
 80035c8:	6921      	ldr	r1, [r4, #16]
 80035ca:	b9a9      	cbnz	r1, 80035f8 <HAL_UART_IRQHandler+0x25c>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035cc:	f832 1b02 	ldrh.w	r1, [r2], #2
 80035d0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80035d4:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035d6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80035d8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80035da:	3a01      	subs	r2, #1
 80035dc:	b292      	uxth	r2, r2
 80035de:	84e2      	strh	r2, [r4, #38]	; 0x26
 80035e0:	2a00      	cmp	r2, #0
 80035e2:	f47f af48 	bne.w	8003476 <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035ec:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035f4:	60da      	str	r2, [r3, #12]
 80035f6:	e73e      	b.n	8003476 <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035f8:	1c51      	adds	r1, r2, #1
 80035fa:	6221      	str	r1, [r4, #32]
 80035fc:	7812      	ldrb	r2, [r2, #0]
 80035fe:	605a      	str	r2, [r3, #4]
 8003600:	e7ea      	b.n	80035d8 <HAL_UART_IRQHandler+0x23c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003602:	0650      	lsls	r0, r2, #25
 8003604:	f57f af37 	bpl.w	8003476 <HAL_UART_IRQHandler+0xda>
 8003608:	064a      	lsls	r2, r1, #25
 800360a:	f57f af34 	bpl.w	8003476 <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003614:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003616:	2320      	movs	r3, #32
 8003618:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 800361c:	4620      	mov	r0, r4
 800361e:	f7fe f925 	bl	800186c <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003622:	e728      	b.n	8003476 <HAL_UART_IRQHandler+0xda>
 8003624:	080032d7 	.word	0x080032d7

08003628 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8003628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
		
    if (function_char < ' ') {
 800362c:	281f      	cmp	r0, #31
{
 800362e:	b087      	sub	sp, #28
        Character = 0;
    } else {
        function_char -= 32;
 8003630:	bf84      	itt	hi
 8003632:	3820      	subhi	r0, #32
 8003634:	b2c0      	uxtbhi	r0, r0
{
 8003636:	9303      	str	r3, [sp, #12]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
		{
		temp[k] = font[function_char][k];
 8003638:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800363c:	4b25      	ldr	r3, [pc, #148]	; (80036d4 <ILI9341_Draw_Char+0xac>)
{
 800363e:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
		temp[k] = font[function_char][k];
 8003642:	eb03 0540 	add.w	r5, r3, r0, lsl #1
 8003646:	f853 0010 	ldr.w	r0, [r3, r0, lsl #1]
 800364a:	9004      	str	r0, [sp, #16]
 800364c:	88ab      	ldrh	r3, [r5, #4]
 800364e:	f8ad 3014 	strh.w	r3, [sp, #20]
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8003652:	b296      	uxth	r6, r2
 8003654:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8003658:	b28d      	uxth	r5, r1
 800365a:	00e3      	lsls	r3, r4, #3
 800365c:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 8003660:	9100      	str	r1, [sp, #0]
 8003662:	0052      	lsls	r2, r2, #1
 8003664:	b29b      	uxth	r3, r3
 8003666:	b292      	uxth	r2, r2
 8003668:	4631      	mov	r1, r6
 800366a:	4628      	mov	r0, r5
 800366c:	f000 fb44 	bl	8003cf8 <ILI9341_Draw_Rectangle>
 8003670:	46aa      	mov	sl, r5
 8003672:	2700      	movs	r7, #0
    for (j=0; j<CHAR_WIDTH; j++) {
        for (i=0; i<CHAR_HEIGHT; i++) {
            if (temp[j] & (1<<i)) {			
							if(Size == 1)
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003674:	eb05 0b07 	add.w	fp, r5, r7
{
 8003678:	46b1      	mov	r9, r6
 800367a:	f04f 0800 	mov.w	r8, #0
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800367e:	fa1f fb8b 	uxth.w	fp, fp
            if (temp[j] & (1<<i)) {			
 8003682:	ab04      	add	r3, sp, #16
 8003684:	5ddb      	ldrb	r3, [r3, r7]
 8003686:	fa43 f308 	asr.w	r3, r3, r8
 800368a:	07db      	lsls	r3, r3, #31
 800368c:	d508      	bpl.n	80036a0 <ILI9341_Draw_Char+0x78>
							if(Size == 1)
 800368e:	2c01      	cmp	r4, #1
 8003690:	d117      	bne.n	80036c2 <ILI9341_Draw_Char+0x9a>
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003692:	eb06 0108 	add.w	r1, r6, r8
 8003696:	9a03      	ldr	r2, [sp, #12]
 8003698:	b289      	uxth	r1, r1
 800369a:	4658      	mov	r0, fp
 800369c:	f000 fa7c 	bl	8003b98 <ILI9341_Draw_Pixel>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80036a0:	f108 0801 	add.w	r8, r8, #1
 80036a4:	44a1      	add	r9, r4
 80036a6:	f1b8 0f08 	cmp.w	r8, #8
 80036aa:	fa1f f989 	uxth.w	r9, r9
 80036ae:	d1e8      	bne.n	8003682 <ILI9341_Draw_Char+0x5a>
    for (j=0; j<CHAR_WIDTH; j++) {
 80036b0:	3701      	adds	r7, #1
 80036b2:	44a2      	add	sl, r4
 80036b4:	2f06      	cmp	r7, #6
 80036b6:	fa1f fa8a 	uxth.w	sl, sl
 80036ba:	d1db      	bne.n	8003674 <ILI9341_Draw_Char+0x4c>
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
							}
            }						
        }
    }
}
 80036bc:	b007      	add	sp, #28
 80036be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80036c2:	9b03      	ldr	r3, [sp, #12]
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	4622      	mov	r2, r4
 80036c8:	4623      	mov	r3, r4
 80036ca:	4649      	mov	r1, r9
 80036cc:	4650      	mov	r0, sl
 80036ce:	f000 fb13 	bl	8003cf8 <ILI9341_Draw_Rectangle>
 80036d2:	e7e5      	b.n	80036a0 <ILI9341_Draw_Char+0x78>
 80036d4:	08008741 	.word	0x08008741

080036d8 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80036d8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80036dc:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
 80036e0:	f8bd 902c 	ldrh.w	r9, [sp, #44]	; 0x2c
    while (*Text) {
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
        X += CHAR_WIDTH*Size;
 80036e4:	eb08 0548 	add.w	r5, r8, r8, lsl #1
 80036e8:	006d      	lsls	r5, r5, #1
{
 80036ea:	460c      	mov	r4, r1
 80036ec:	4617      	mov	r7, r2
 80036ee:	469a      	mov	sl, r3
        X += CHAR_WIDTH*Size;
 80036f0:	b2ed      	uxtb	r5, r5
 80036f2:	1e46      	subs	r6, r0, #1
    while (*Text) {
 80036f4:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 80036f8:	b910      	cbnz	r0, 8003700 <ILI9341_Draw_Text+0x28>
    }
}
 80036fa:	b002      	add	sp, #8
 80036fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8003700:	4621      	mov	r1, r4
 8003702:	e9cd 8900 	strd	r8, r9, [sp]
 8003706:	4653      	mov	r3, sl
 8003708:	463a      	mov	r2, r7
        X += CHAR_WIDTH*Size;
 800370a:	442c      	add	r4, r5
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 800370c:	f7ff ff8c 	bl	8003628 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8003710:	b2e4      	uxtb	r4, r4
 8003712:	e7ef      	b.n	80036f4 <ILI9341_Draw_Text+0x1c>

08003714 <ILI9341_SPI_Init>:

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8003714:	4802      	ldr	r0, [pc, #8]	; (8003720 <ILI9341_SPI_Init+0xc>)
 8003716:	2200      	movs	r2, #0
 8003718:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800371c:	f7fe bd8c 	b.w	8002238 <HAL_GPIO_WritePin>
 8003720:	40020400 	.word	0x40020400

08003724 <ILI9341_SPI_Send>:
}

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8003724:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 8003726:	2301      	movs	r3, #1
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8003728:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 800372c:	461a      	mov	r2, r3
 800372e:	f10d 0107 	add.w	r1, sp, #7
 8003732:	4803      	ldr	r0, [pc, #12]	; (8003740 <ILI9341_SPI_Send+0x1c>)
 8003734:	f7ff f900 	bl	8002938 <HAL_SPI_Transmit>
}
 8003738:	b003      	add	sp, #12
 800373a:	f85d fb04 	ldr.w	pc, [sp], #4
 800373e:	bf00      	nop
 8003740:	200002f4 	.word	0x200002f4

08003744 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 8003744:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003746:	4c0c      	ldr	r4, [pc, #48]	; (8003778 <ILI9341_Write_Command+0x34>)
void ILI9341_Write_Command(uint8_t Command) {
 8003748:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800374a:	2200      	movs	r2, #0
 800374c:	4620      	mov	r0, r4
 800374e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003752:	f7fe fd71 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003756:	2200      	movs	r2, #0
 8003758:	2104      	movs	r1, #4
 800375a:	4620      	mov	r0, r4
 800375c:	f7fe fd6c 	bl	8002238 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 8003760:	4628      	mov	r0, r5
 8003762:	f7ff ffdf 	bl	8003724 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003766:	4620      	mov	r0, r4
 8003768:	2201      	movs	r2, #1
}
 800376a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800376e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003772:	f7fe bd61 	b.w	8002238 <HAL_GPIO_WritePin>
 8003776:	bf00      	nop
 8003778:	40020400 	.word	0x40020400

0800377c <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 800377c:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 800377e:	4c0c      	ldr	r4, [pc, #48]	; (80037b0 <ILI9341_Write_Data+0x34>)
void ILI9341_Write_Data(uint8_t Data) {
 8003780:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003782:	2201      	movs	r2, #1
 8003784:	4620      	mov	r0, r4
 8003786:	2104      	movs	r1, #4
 8003788:	f7fe fd56 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800378c:	2200      	movs	r2, #0
 800378e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003792:	4620      	mov	r0, r4
 8003794:	f7fe fd50 	bl	8002238 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 8003798:	4628      	mov	r0, r5
 800379a:	f7ff ffc3 	bl	8003724 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800379e:	4620      	mov	r0, r4
 80037a0:	2201      	movs	r2, #1
}
 80037a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80037a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037aa:	f7fe bd45 	b.w	8002238 <HAL_GPIO_WritePin>
 80037ae:	bf00      	nop
 80037b0:	40020400 	.word	0x40020400

080037b4 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80037b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b6:	4607      	mov	r7, r0
	ILI9341_Write_Command(0x2A);
 80037b8:	202a      	movs	r0, #42	; 0x2a
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80037ba:	460d      	mov	r5, r1
 80037bc:	4616      	mov	r6, r2
 80037be:	461c      	mov	r4, r3
	ILI9341_Write_Command(0x2A);
 80037c0:	f7ff ffc0 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 80037c4:	0a38      	lsrs	r0, r7, #8
 80037c6:	f7ff ffd9 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 80037ca:	b2f8      	uxtb	r0, r7
 80037cc:	f7ff ffd6 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 80037d0:	0a30      	lsrs	r0, r6, #8
 80037d2:	f7ff ffd3 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 80037d6:	b2f0      	uxtb	r0, r6
 80037d8:	f7ff ffd0 	bl	800377c <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 80037dc:	202b      	movs	r0, #43	; 0x2b
 80037de:	f7ff ffb1 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 80037e2:	0a28      	lsrs	r0, r5, #8
 80037e4:	f7ff ffca 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 80037e8:	b2e8      	uxtb	r0, r5
 80037ea:	f7ff ffc7 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 80037ee:	0a20      	lsrs	r0, r4, #8
 80037f0:	f7ff ffc4 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 80037f4:	b2e0      	uxtb	r0, r4
 80037f6:	f7ff ffc1 	bl	800377c <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
}
 80037fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Write_Command(0x2C);
 80037fe:	202c      	movs	r0, #44	; 0x2c
 8003800:	f7ff bfa0 	b.w	8003744 <ILI9341_Write_Command>

08003804 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 8003804:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8003806:	4c0c      	ldr	r4, [pc, #48]	; (8003838 <ILI9341_Reset+0x34>)
 8003808:	2200      	movs	r2, #0
 800380a:	2102      	movs	r1, #2
 800380c:	4620      	mov	r0, r4
 800380e:	f7fe fd13 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003812:	20c8      	movs	r0, #200	; 0xc8
 8003814:	f7fe f8b0 	bl	8001978 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003818:	2200      	movs	r2, #0
 800381a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800381e:	4620      	mov	r0, r4
 8003820:	f7fe fd0a 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003824:	20c8      	movs	r0, #200	; 0xc8
 8003826:	f7fe f8a7 	bl	8001978 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800382a:	4620      	mov	r0, r4
 800382c:	2201      	movs	r2, #1
}
 800382e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003832:	2102      	movs	r1, #2
 8003834:	f7fe bd00 	b.w	8002238 <HAL_GPIO_WritePin>
 8003838:	40020400 	.word	0x40020400

0800383c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 800383c:	b510      	push	{r4, lr}
 800383e:	4604      	mov	r4, r0

	uint8_t screen_rotation = Rotation;

	ILI9341_Write_Command(0x36);
 8003840:	2036      	movs	r0, #54	; 0x36
 8003842:	f7ff ff7f 	bl	8003744 <ILI9341_Write_Command>
	HAL_Delay(1);
 8003846:	2001      	movs	r0, #1
 8003848:	f7fe f896 	bl	8001978 <HAL_Delay>

	switch (screen_rotation) {
 800384c:	2c03      	cmp	r4, #3
 800384e:	d80d      	bhi.n	800386c <ILI9341_Set_Rotation+0x30>
 8003850:	e8df f004 	tbb	[pc, r4]
 8003854:	19170d02 	.word	0x19170d02
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 8003858:	2048      	movs	r0, #72	; 0x48
		ILI9341_Write_Data(0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
		break;
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 800385a:	f7ff ff8f 	bl	800377c <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 800385e:	4b0b      	ldr	r3, [pc, #44]	; (800388c <ILI9341_Set_Rotation+0x50>)
 8003860:	22f0      	movs	r2, #240	; 0xf0
 8003862:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8003864:	4b0a      	ldr	r3, [pc, #40]	; (8003890 <ILI9341_Set_Rotation+0x54>)
 8003866:	f44f 72a0 	mov.w	r2, #320	; 0x140
		break;
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
 800386a:	801a      	strh	r2, [r3, #0]
		break;
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
	}
}
 800386c:	bd10      	pop	{r4, pc}
		ILI9341_Write_Data(0x20 | 0x08);
 800386e:	2028      	movs	r0, #40	; 0x28
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8003870:	f7ff ff84 	bl	800377c <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <ILI9341_Set_Rotation+0x50>)
 8003876:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800387a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800387c:	4b04      	ldr	r3, [pc, #16]	; (8003890 <ILI9341_Set_Rotation+0x54>)
 800387e:	22f0      	movs	r2, #240	; 0xf0
 8003880:	e7f3      	b.n	800386a <ILI9341_Set_Rotation+0x2e>
		ILI9341_Write_Data(0x80 | 0x08);
 8003882:	2088      	movs	r0, #136	; 0x88
 8003884:	e7e9      	b.n	800385a <ILI9341_Set_Rotation+0x1e>
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8003886:	20e8      	movs	r0, #232	; 0xe8
 8003888:	e7f2      	b.n	8003870 <ILI9341_Set_Rotation+0x34>
 800388a:	bf00      	nop
 800388c:	2000000e 	.word	0x2000000e
 8003890:	2000000c 	.word	0x2000000c

08003894 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003894:	4802      	ldr	r0, [pc, #8]	; (80038a0 <ILI9341_Enable+0xc>)
 8003896:	2201      	movs	r2, #1
 8003898:	2102      	movs	r1, #2
 800389a:	f7fe bccd 	b.w	8002238 <HAL_GPIO_WritePin>
 800389e:	bf00      	nop
 80038a0:	40020400 	.word	0x40020400

080038a4 <ILI9341_Init>:
}

/*Initialize LCD display*/
void ILI9341_Init(void) {
 80038a4:	b508      	push	{r3, lr}

	ILI9341_Enable();
 80038a6:	f7ff fff5 	bl	8003894 <ILI9341_Enable>
	ILI9341_SPI_Init();
 80038aa:	f7ff ff33 	bl	8003714 <ILI9341_SPI_Init>
	ILI9341_Reset();
 80038ae:	f7ff ffa9 	bl	8003804 <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 80038b2:	2001      	movs	r0, #1
 80038b4:	f7ff ff46 	bl	8003744 <ILI9341_Write_Command>
	HAL_Delay(1000);
 80038b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038bc:	f7fe f85c 	bl	8001978 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 80038c0:	20cb      	movs	r0, #203	; 0xcb
 80038c2:	f7ff ff3f 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 80038c6:	2039      	movs	r0, #57	; 0x39
 80038c8:	f7ff ff58 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 80038cc:	202c      	movs	r0, #44	; 0x2c
 80038ce:	f7ff ff55 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80038d2:	2000      	movs	r0, #0
 80038d4:	f7ff ff52 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 80038d8:	2034      	movs	r0, #52	; 0x34
 80038da:	f7ff ff4f 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 80038de:	2002      	movs	r0, #2
 80038e0:	f7ff ff4c 	bl	800377c <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 80038e4:	20cf      	movs	r0, #207	; 0xcf
 80038e6:	f7ff ff2d 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80038ea:	2000      	movs	r0, #0
 80038ec:	f7ff ff46 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 80038f0:	20c1      	movs	r0, #193	; 0xc1
 80038f2:	f7ff ff43 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 80038f6:	2030      	movs	r0, #48	; 0x30
 80038f8:	f7ff ff40 	bl	800377c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 80038fc:	20e8      	movs	r0, #232	; 0xe8
 80038fe:	f7ff ff21 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8003902:	2085      	movs	r0, #133	; 0x85
 8003904:	f7ff ff3a 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003908:	2000      	movs	r0, #0
 800390a:	f7ff ff37 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 800390e:	2078      	movs	r0, #120	; 0x78
 8003910:	f7ff ff34 	bl	800377c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8003914:	20ea      	movs	r0, #234	; 0xea
 8003916:	f7ff ff15 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800391a:	2000      	movs	r0, #0
 800391c:	f7ff ff2e 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003920:	2000      	movs	r0, #0
 8003922:	f7ff ff2b 	bl	800377c <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8003926:	20ed      	movs	r0, #237	; 0xed
 8003928:	f7ff ff0c 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 800392c:	2064      	movs	r0, #100	; 0x64
 800392e:	f7ff ff25 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003932:	2003      	movs	r0, #3
 8003934:	f7ff ff22 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8003938:	2012      	movs	r0, #18
 800393a:	f7ff ff1f 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 800393e:	2081      	movs	r0, #129	; 0x81
 8003940:	f7ff ff1c 	bl	800377c <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8003944:	20f7      	movs	r0, #247	; 0xf7
 8003946:	f7ff fefd 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 800394a:	2020      	movs	r0, #32
 800394c:	f7ff ff16 	bl	800377c <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8003950:	20c0      	movs	r0, #192	; 0xc0
 8003952:	f7ff fef7 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8003956:	2023      	movs	r0, #35	; 0x23
 8003958:	f7ff ff10 	bl	800377c <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 800395c:	20c1      	movs	r0, #193	; 0xc1
 800395e:	f7ff fef1 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8003962:	2010      	movs	r0, #16
 8003964:	f7ff ff0a 	bl	800377c <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8003968:	20c5      	movs	r0, #197	; 0xc5
 800396a:	f7ff feeb 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 800396e:	203e      	movs	r0, #62	; 0x3e
 8003970:	f7ff ff04 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8003974:	2028      	movs	r0, #40	; 0x28
 8003976:	f7ff ff01 	bl	800377c <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 800397a:	20c7      	movs	r0, #199	; 0xc7
 800397c:	f7ff fee2 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8003980:	2086      	movs	r0, #134	; 0x86
 8003982:	f7ff fefb 	bl	800377c <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8003986:	2036      	movs	r0, #54	; 0x36
 8003988:	f7ff fedc 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 800398c:	2048      	movs	r0, #72	; 0x48
 800398e:	f7ff fef5 	bl	800377c <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8003992:	203a      	movs	r0, #58	; 0x3a
 8003994:	f7ff fed6 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8003998:	2055      	movs	r0, #85	; 0x55
 800399a:	f7ff feef 	bl	800377c <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 800399e:	20b1      	movs	r0, #177	; 0xb1
 80039a0:	f7ff fed0 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80039a4:	2000      	movs	r0, #0
 80039a6:	f7ff fee9 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 80039aa:	2018      	movs	r0, #24
 80039ac:	f7ff fee6 	bl	800377c <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 80039b0:	20b6      	movs	r0, #182	; 0xb6
 80039b2:	f7ff fec7 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 80039b6:	2008      	movs	r0, #8
 80039b8:	f7ff fee0 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 80039bc:	2082      	movs	r0, #130	; 0x82
 80039be:	f7ff fedd 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 80039c2:	2027      	movs	r0, #39	; 0x27
 80039c4:	f7ff feda 	bl	800377c <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 80039c8:	20f2      	movs	r0, #242	; 0xf2
 80039ca:	f7ff febb 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80039ce:	2000      	movs	r0, #0
 80039d0:	f7ff fed4 	bl	800377c <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 80039d4:	2026      	movs	r0, #38	; 0x26
 80039d6:	f7ff feb5 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 80039da:	2001      	movs	r0, #1
 80039dc:	f7ff fece 	bl	800377c <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 80039e0:	20e0      	movs	r0, #224	; 0xe0
 80039e2:	f7ff feaf 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 80039e6:	200f      	movs	r0, #15
 80039e8:	f7ff fec8 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80039ec:	2031      	movs	r0, #49	; 0x31
 80039ee:	f7ff fec5 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 80039f2:	202b      	movs	r0, #43	; 0x2b
 80039f4:	f7ff fec2 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 80039f8:	200c      	movs	r0, #12
 80039fa:	f7ff febf 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80039fe:	200e      	movs	r0, #14
 8003a00:	f7ff febc 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8003a04:	2008      	movs	r0, #8
 8003a06:	f7ff feb9 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8003a0a:	204e      	movs	r0, #78	; 0x4e
 8003a0c:	f7ff feb6 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8003a10:	20f1      	movs	r0, #241	; 0xf1
 8003a12:	f7ff feb3 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8003a16:	2037      	movs	r0, #55	; 0x37
 8003a18:	f7ff feb0 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8003a1c:	2007      	movs	r0, #7
 8003a1e:	f7ff fead 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8003a22:	2010      	movs	r0, #16
 8003a24:	f7ff feaa 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003a28:	2003      	movs	r0, #3
 8003a2a:	f7ff fea7 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003a2e:	200e      	movs	r0, #14
 8003a30:	f7ff fea4 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8003a34:	2009      	movs	r0, #9
 8003a36:	f7ff fea1 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f7ff fe9e 	bl	800377c <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8003a40:	20e1      	movs	r0, #225	; 0xe1
 8003a42:	f7ff fe7f 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003a46:	2000      	movs	r0, #0
 8003a48:	f7ff fe98 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003a4c:	200e      	movs	r0, #14
 8003a4e:	f7ff fe95 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8003a52:	2014      	movs	r0, #20
 8003a54:	f7ff fe92 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003a58:	2003      	movs	r0, #3
 8003a5a:	f7ff fe8f 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8003a5e:	2011      	movs	r0, #17
 8003a60:	f7ff fe8c 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8003a64:	2007      	movs	r0, #7
 8003a66:	f7ff fe89 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003a6a:	2031      	movs	r0, #49	; 0x31
 8003a6c:	f7ff fe86 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8003a70:	20c1      	movs	r0, #193	; 0xc1
 8003a72:	f7ff fe83 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8003a76:	2048      	movs	r0, #72	; 0x48
 8003a78:	f7ff fe80 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8003a7c:	2008      	movs	r0, #8
 8003a7e:	f7ff fe7d 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8003a82:	200f      	movs	r0, #15
 8003a84:	f7ff fe7a 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8003a88:	200c      	movs	r0, #12
 8003a8a:	f7ff fe77 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003a8e:	2031      	movs	r0, #49	; 0x31
 8003a90:	f7ff fe74 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8003a94:	2036      	movs	r0, #54	; 0x36
 8003a96:	f7ff fe71 	bl	800377c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8003a9a:	200f      	movs	r0, #15
 8003a9c:	f7ff fe6e 	bl	800377c <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8003aa0:	2011      	movs	r0, #17
 8003aa2:	f7ff fe4f 	bl	8003744 <ILI9341_Write_Command>
	HAL_Delay(120);
 8003aa6:	2078      	movs	r0, #120	; 0x78
 8003aa8:	f7fd ff66 	bl	8001978 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8003aac:	2029      	movs	r0, #41	; 0x29
 8003aae:	f7ff fe49 	bl	8003744 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
}
 8003ab2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	f7ff bec0 	b.w	800383c <ILI9341_Set_Rotation>

08003abc <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003abc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
	if ((Size * 2) < BURST_MAX_SIZE) {
 8003ac0:	004d      	lsls	r5, r1, #1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003ac2:	b083      	sub	sp, #12
		Buffer_Size = Size;
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 8003ac4:	f5b5 7ffa 	cmp.w	r5, #500	; 0x1f4
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003ac8:	460c      	mov	r4, r1
		Buffer_Size = BURST_MAX_SIZE;
 8003aca:	bf38      	it	cc
 8003acc:	460c      	movcc	r4, r1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	4606      	mov	r6, r0
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003ad2:	f04f 0201 	mov.w	r2, #1
 8003ad6:	4821      	ldr	r0, [pc, #132]	; (8003b5c <ILI9341_Draw_Colour_Burst+0xa0>)
 8003ad8:	f04f 0104 	mov.w	r1, #4
		Buffer_Size = BURST_MAX_SIZE;
 8003adc:	bf28      	it	cs
 8003ade:	f44f 74fa 	movcs.w	r4, #500	; 0x1f4
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003ae2:	f7fe fba9 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003ae6:	481d      	ldr	r0, [pc, #116]	; (8003b5c <ILI9341_Draw_Colour_Burst+0xa0>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003aee:	f7fe fba3 	bl	8002238 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
	;
	unsigned char burst_buffer[Buffer_Size];
 8003af2:	1de3      	adds	r3, r4, #7
 8003af4:	f023 0307 	bic.w	r3, r3, #7
 8003af8:	ebad 0d03 	sub.w	sp, sp, r3
	unsigned char chifted = Colour >> 8;
 8003afc:	0a32      	lsrs	r2, r6, #8
	unsigned char burst_buffer[Buffer_Size];
 8003afe:	4669      	mov	r1, sp
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003b00:	2300      	movs	r3, #0
		burst_buffer[j] = chifted;
		burst_buffer[j + 1] = Colour;
 8003b02:	f10d 0001 	add.w	r0, sp, #1
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003b06:	429c      	cmp	r4, r3
 8003b08:	d815      	bhi.n	8003b36 <ILI9341_Draw_Colour_Burst+0x7a>
	}

	uint32_t Sending_Size = Size * 2;
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8003b0a:	fbb5 f6f4 	udiv	r6, r5, r4

	if (Sending_in_Block != 0) {
 8003b0e:	42a5      	cmp	r5, r4
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8003b10:	fb04 5816 	mls	r8, r4, r6, r5
	if (Sending_in_Block != 0) {
 8003b14:	d213      	bcs.n	8003b3e <ILI9341_Draw_Colour_Burst+0x82>
					Buffer_Size, 10);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b16:	230a      	movs	r3, #10
 8003b18:	fa1f f288 	uxth.w	r2, r8
 8003b1c:	4810      	ldr	r0, [pc, #64]	; (8003b60 <ILI9341_Draw_Colour_Burst+0xa4>)
 8003b1e:	f7fe ff0b 	bl	8002938 <HAL_SPI_Transmit>
			Remainder_from_block, 10);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003b22:	480e      	ldr	r0, [pc, #56]	; (8003b5c <ILI9341_Draw_Colour_Burst+0xa0>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b2a:	f7fe fb85 	bl	8002238 <HAL_GPIO_WritePin>
}
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		burst_buffer[j] = chifted;
 8003b36:	54ca      	strb	r2, [r1, r3]
		burst_buffer[j + 1] = Colour;
 8003b38:	54c6      	strb	r6, [r0, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003b3a:	3302      	adds	r3, #2
 8003b3c:	e7e3      	b.n	8003b06 <ILI9341_Draw_Colour_Burst+0x4a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b3e:	f8df 9020 	ldr.w	r9, [pc, #32]	; 8003b60 <ILI9341_Draw_Colour_Burst+0xa4>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b42:	2500      	movs	r5, #0
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b44:	b2a4      	uxth	r4, r4
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b46:	42b5      	cmp	r5, r6
 8003b48:	d0e5      	beq.n	8003b16 <ILI9341_Draw_Colour_Burst+0x5a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b4a:	230a      	movs	r3, #10
 8003b4c:	4622      	mov	r2, r4
 8003b4e:	4648      	mov	r0, r9
 8003b50:	6079      	str	r1, [r7, #4]
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b52:	3501      	adds	r5, #1
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b54:	f7fe fef0 	bl	8002938 <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	e7f4      	b.n	8003b46 <ILI9341_Draw_Colour_Burst+0x8a>
 8003b5c:	40020400 	.word	0x40020400
 8003b60:	200002f4 	.word	0x200002f4

08003b64 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003b64:	b570      	push	{r4, r5, r6, lr}
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003b66:	4e0a      	ldr	r6, [pc, #40]	; (8003b90 <ILI9341_Fill_Screen+0x2c>)
 8003b68:	4d0a      	ldr	r5, [pc, #40]	; (8003b94 <ILI9341_Fill_Screen+0x30>)
 8003b6a:	8832      	ldrh	r2, [r6, #0]
 8003b6c:	882b      	ldrh	r3, [r5, #0]
 8003b6e:	2100      	movs	r1, #0
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003b70:	4604      	mov	r4, r0
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4608      	mov	r0, r1
 8003b76:	b292      	uxth	r2, r2
 8003b78:	f7ff fe1c 	bl	80037b4 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003b7c:	8833      	ldrh	r3, [r6, #0]
 8003b7e:	8829      	ldrh	r1, [r5, #0]
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	b289      	uxth	r1, r1
 8003b84:	4620      	mov	r0, r4
 8003b86:	4359      	muls	r1, r3
}
 8003b88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003b8c:	f7ff bf96 	b.w	8003abc <ILI9341_Draw_Colour_Burst>
 8003b90:	2000000e 	.word	0x2000000e
 8003b94:	2000000c 	.word	0x2000000c

08003b98 <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003b98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003b9a:	4b53      	ldr	r3, [pc, #332]	; (8003ce8 <ILI9341_Draw_Pixel+0x150>)
 8003b9c:	881b      	ldrh	r3, [r3, #0]
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	4283      	cmp	r3, r0
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	460c      	mov	r4, r1
 8003ba6:	4616      	mov	r6, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003ba8:	f240 809c 	bls.w	8003ce4 <ILI9341_Draw_Pixel+0x14c>
 8003bac:	4b4f      	ldr	r3, [pc, #316]	; (8003cec <ILI9341_Draw_Pixel+0x154>)
 8003bae:	881b      	ldrh	r3, [r3, #0]
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	428b      	cmp	r3, r1
 8003bb4:	f240 8096 	bls.w	8003ce4 <ILI9341_Draw_Pixel+0x14c>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003bb8:	484d      	ldr	r0, [pc, #308]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2104      	movs	r1, #4
 8003bbe:	f7fe fb3b 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bc8:	4849      	ldr	r0, [pc, #292]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003bca:	f7fe fb35 	bl	8002238 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8003bce:	202a      	movs	r0, #42	; 0x2a
 8003bd0:	f7ff fda8 	bl	8003724 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003bd4:	4846      	ldr	r0, [pc, #280]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	2104      	movs	r1, #4
 8003bda:	f7fe fb2d 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003bde:	4844      	ldr	r0, [pc, #272]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003be6:	f7fe fb27 	bl	8002238 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003bea:	4841      	ldr	r0, [pc, #260]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bf2:	f7fe fb21 	bl	8002238 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8003bf6:	ba6b      	rev16	r3, r5
 8003bf8:	3501      	adds	r5, #1
 8003bfa:	f8ad 3008 	strh.w	r3, [sp, #8]
 8003bfe:	122b      	asrs	r3, r5, #8
 8003c00:	f88d 300a 	strb.w	r3, [sp, #10]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003c04:	2204      	movs	r2, #4
 8003c06:	2301      	movs	r3, #1
 8003c08:	a902      	add	r1, sp, #8
 8003c0a:	483a      	ldr	r0, [pc, #232]	; (8003cf4 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8003c0c:	f88d 500b 	strb.w	r5, [sp, #11]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003c10:	f7fe fe92 	bl	8002938 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c14:	4836      	ldr	r0, [pc, #216]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c16:	2201      	movs	r2, #1
 8003c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c1c:	f7fe fb0c 	bl	8002238 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003c20:	4833      	ldr	r0, [pc, #204]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	2104      	movs	r1, #4
 8003c26:	f7fe fb07 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c30:	482f      	ldr	r0, [pc, #188]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c32:	f7fe fb01 	bl	8002238 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 8003c36:	202b      	movs	r0, #43	; 0x2b
 8003c38:	f7ff fd74 	bl	8003724 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003c3c:	482c      	ldr	r0, [pc, #176]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c3e:	2201      	movs	r2, #1
 8003c40:	2104      	movs	r1, #4
 8003c42:	f7fe faf9 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c46:	482a      	ldr	r0, [pc, #168]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c4e:	f7fe faf3 	bl	8002238 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003c52:	4827      	ldr	r0, [pc, #156]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c5a:	f7fe faed 	bl	8002238 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003c5e:	ba63      	rev16	r3, r4
 8003c60:	3401      	adds	r4, #1
 8003c62:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003c66:	1223      	asrs	r3, r4, #8
 8003c68:	f88d 300e 	strb.w	r3, [sp, #14]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003c6c:	2204      	movs	r2, #4
 8003c6e:	2301      	movs	r3, #1
 8003c70:	a903      	add	r1, sp, #12
 8003c72:	4820      	ldr	r0, [pc, #128]	; (8003cf4 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003c74:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003c78:	f7fe fe5e 	bl	8002938 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c7c:	481c      	ldr	r0, [pc, #112]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c84:	f7fe fad8 	bl	8002238 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003c88:	4819      	ldr	r0, [pc, #100]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2104      	movs	r1, #4
 8003c8e:	f7fe fad3 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003c92:	2200      	movs	r2, #0
 8003c94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c98:	4815      	ldr	r0, [pc, #84]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003c9a:	f7fe facd 	bl	8002238 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8003c9e:	202c      	movs	r0, #44	; 0x2c
 8003ca0:	f7ff fd40 	bl	8003724 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003ca4:	4812      	ldr	r0, [pc, #72]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	2104      	movs	r1, #4
 8003caa:	f7fe fac5 	bl	8002238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003cae:	4810      	ldr	r0, [pc, #64]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cb6:	f7fe fabf 	bl	8002238 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003cba:	480d      	ldr	r0, [pc, #52]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cc2:	f7fe fab9 	bl	8002238 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003cc6:	ba76      	rev16	r6, r6
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003cc8:	2202      	movs	r2, #2
 8003cca:	a901      	add	r1, sp, #4
 8003ccc:	4809      	ldr	r0, [pc, #36]	; (8003cf4 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003cce:	f8ad 6004 	strh.w	r6, [sp, #4]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	f7fe fe30 	bl	8002938 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003cd8:	4805      	ldr	r0, [pc, #20]	; (8003cf0 <ILI9341_Draw_Pixel+0x158>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ce0:	f7fe faaa 	bl	8002238 <HAL_GPIO_WritePin>

}
 8003ce4:	b004      	add	sp, #16
 8003ce6:	bd70      	pop	{r4, r5, r6, pc}
 8003ce8:	2000000e 	.word	0x2000000e
 8003cec:	2000000c 	.word	0x2000000c
 8003cf0:	40020400 	.word	0x40020400
 8003cf4:	200002f4 	.word	0x200002f4

08003cf8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8003cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfa:	4615      	mov	r5, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003cfc:	4a18      	ldr	r2, [pc, #96]	; (8003d60 <ILI9341_Draw_Rectangle+0x68>)
		uint16_t Height, uint16_t Colour) {
 8003cfe:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8003d02:	461c      	mov	r4, r3
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003d04:	8813      	ldrh	r3, [r2, #0]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	4283      	cmp	r3, r0
 8003d0a:	d927      	bls.n	8003d5c <ILI9341_Draw_Rectangle+0x64>
 8003d0c:	4b15      	ldr	r3, [pc, #84]	; (8003d64 <ILI9341_Draw_Rectangle+0x6c>)
 8003d0e:	881f      	ldrh	r7, [r3, #0]
 8003d10:	b2bf      	uxth	r7, r7
 8003d12:	428f      	cmp	r7, r1
 8003d14:	d922      	bls.n	8003d5c <ILI9341_Draw_Rectangle+0x64>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8003d16:	8817      	ldrh	r7, [r2, #0]
 8003d18:	eb00 0c05 	add.w	ip, r0, r5
 8003d1c:	b2bf      	uxth	r7, r7
 8003d1e:	45bc      	cmp	ip, r7
		Width = LCD_WIDTH - X;
 8003d20:	bfc8      	it	gt
 8003d22:	8815      	ldrhgt	r5, [r2, #0]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003d24:	881a      	ldrh	r2, [r3, #0]
		Width = LCD_WIDTH - X;
 8003d26:	bfc8      	it	gt
 8003d28:	1a2d      	subgt	r5, r5, r0
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003d2a:	eb01 0704 	add.w	r7, r1, r4
 8003d2e:	b292      	uxth	r2, r2
		Width = LCD_WIDTH - X;
 8003d30:	bfc8      	it	gt
 8003d32:	b2ad      	uxthgt	r5, r5
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003d34:	4297      	cmp	r7, r2
		Height = LCD_HEIGHT - Y;
 8003d36:	bfc2      	ittt	gt
 8003d38:	881c      	ldrhgt	r4, [r3, #0]
 8003d3a:	1a64      	subgt	r4, r4, r1
 8003d3c:	b2a4      	uxthgt	r4, r4
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8003d3e:	1e4b      	subs	r3, r1, #1
 8003d40:	1e42      	subs	r2, r0, #1
 8003d42:	4423      	add	r3, r4
 8003d44:	442a      	add	r2, r5
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	b292      	uxth	r2, r2
 8003d4a:	f7ff fd33 	bl	80037b4 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8003d4e:	fb05 f104 	mul.w	r1, r5, r4
 8003d52:	4630      	mov	r0, r6
}
 8003d54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8003d58:	f7ff beb0 	b.w	8003abc <ILI9341_Draw_Colour_Burst>
}
 8003d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	2000000e 	.word	0x2000000e
 8003d64:	2000000c 	.word	0x2000000c

08003d68 <ILI9341_RedeID>:
	ILI9341_Draw_Colour_Burst(Colour, Height);
}



uint16_t ILI9341_RedeID() {
 8003d68:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

	uint8_t temp[2] = {0};
 8003d6a:	2400      	movs	r4, #0

	ILI9341_Write_Command(0xD3);
 8003d6c:	20d3      	movs	r0, #211	; 0xd3

	ILI9341_Write_Data(0x00);
	ILI9341_Write_Data(0x00);

	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, temp, 1, 1);
 8003d6e:	4e10      	ldr	r6, [pc, #64]	; (8003db0 <ILI9341_RedeID+0x48>)
	uint8_t temp[2] = {0};
 8003d70:	f8ad 400c 	strh.w	r4, [sp, #12]
	ILI9341_Write_Command(0xD3);
 8003d74:	f7ff fce6 	bl	8003744 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003d78:	4620      	mov	r0, r4
 8003d7a:	f7ff fcff 	bl	800377c <ILI9341_Write_Data>
	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, temp, 1, 1);
 8003d7e:	2501      	movs	r5, #1
	ILI9341_Write_Data(0x00);
 8003d80:	4620      	mov	r0, r4
 8003d82:	f7ff fcfb 	bl	800377c <ILI9341_Write_Data>
	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, temp, 1, 1);
 8003d86:	462b      	mov	r3, r5
 8003d88:	aa03      	add	r2, sp, #12
 8003d8a:	4621      	mov	r1, r4
 8003d8c:	9500      	str	r5, [sp, #0]
 8003d8e:	4630      	mov	r0, r6
 8003d90:	f7fe fe7f 	bl	8002a92 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, &temp[1], 1, 1);
 8003d94:	9500      	str	r5, [sp, #0]
 8003d96:	462b      	mov	r3, r5
 8003d98:	f10d 020d 	add.w	r2, sp, #13
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	4630      	mov	r0, r6
 8003da0:	f7fe fe77 	bl	8002a92 <HAL_SPI_TransmitReceive>


	return temp[0]<<8|temp[1];
 8003da4:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8003da8:	ba40      	rev16	r0, r0
}
 8003daa:	b280      	uxth	r0, r0
 8003dac:	b004      	add	sp, #16
 8003dae:	bd70      	pop	{r4, r5, r6, pc}
 8003db0:	200002f4 	.word	0x200002f4

08003db4 <COUNTING_MULTIPLE_SEGMENTS>:
	HAL_Delay(10000);

}

//----------------------------------------------------------COUNTING MULTIPLE SEGMENTS
void COUNTING_MULTIPLE_SEGMENTS() {
 8003db4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	ILI9341_Fill_Screen(WHITE);
 8003db8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003dbc:	f7ff fed2 	bl	8003b64 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003dc0:	2003      	movs	r0, #3
 8003dc2:	f7ff fd3b 	bl	800383c <ILI9341_Set_Rotation>
	ILI9341_Draw_Text("Counting multiple segments at once", 10, 10, BLACK, 1,
 8003dc6:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003dca:	220a      	movs	r2, #10
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e9cd 3400 	strd	r3, r4, [sp]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	483e      	ldr	r0, [pc, #248]	; (8003ed0 <COUNTING_MULTIPLE_SEGMENTS+0x11c>)
 8003dd8:	f7ff fc7e 	bl	80036d8 <ILI9341_Draw_Text>
	WHITE);
	HAL_Delay(2000);
 8003ddc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003de0:	f7fd fdca 	bl	8001978 <HAL_Delay>
	ILI9341_Fill_Screen(WHITE);
 8003de4:	4620      	mov	r0, r4
 8003de6:	f7ff febd 	bl	8003b64 <ILI9341_Fill_Screen>
 8003dea:	2700      	movs	r7, #0

	for (uint16_t i = 0; i <= 10; i++) {
		sprintf(Temp_Buffer_text, "Counting: %d", i);
 8003dec:	4c39      	ldr	r4, [pc, #228]	; (8003ed4 <COUNTING_MULTIPLE_SEGMENTS+0x120>)
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 10, BLACK, 2, WHITE);
 8003dee:	46b8      	mov	r8, r7
		sprintf(Temp_Buffer_text, "Counting: %d", i);
 8003df0:	463a      	mov	r2, r7
 8003df2:	4939      	ldr	r1, [pc, #228]	; (8003ed8 <COUNTING_MULTIPLE_SEGMENTS+0x124>)
 8003df4:	4620      	mov	r0, r4
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 10, BLACK, 2, WHITE);
 8003df6:	2502      	movs	r5, #2
 8003df8:	f64f 76ff 	movw	r6, #65535	; 0xffff
		sprintf(Temp_Buffer_text, "Counting: %d", i);
 8003dfc:	f000 ffa6 	bl	8004d4c <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 10, BLACK, 2, WHITE);
 8003e00:	220a      	movs	r2, #10
 8003e02:	4611      	mov	r1, r2
 8003e04:	2300      	movs	r3, #0
 8003e06:	4620      	mov	r0, r4
 8003e08:	e9cd 5600 	strd	r5, r6, [sp]
 8003e0c:	f7ff fc64 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 30, BLUE, 2, WHITE);
 8003e10:	231f      	movs	r3, #31
 8003e12:	221e      	movs	r2, #30
 8003e14:	210a      	movs	r1, #10
 8003e16:	4620      	mov	r0, r4
 8003e18:	e9cd 5600 	strd	r5, r6, [sp]
 8003e1c:	f7ff fc5c 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 50, RED, 2, WHITE);
 8003e20:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003e24:	2232      	movs	r2, #50	; 0x32
 8003e26:	210a      	movs	r1, #10
 8003e28:	4620      	mov	r0, r4
 8003e2a:	e9cd 5600 	strd	r5, r6, [sp]
 8003e2e:	f7ff fc53 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 70, GREEN, 2, WHITE);
 8003e32:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003e36:	2246      	movs	r2, #70	; 0x46
 8003e38:	210a      	movs	r1, #10
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	e9cd 5600 	strd	r5, r6, [sp]
 8003e40:	f7ff fc4a 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 90, BLACK, 2, WHITE);
 8003e44:	2300      	movs	r3, #0
 8003e46:	225a      	movs	r2, #90	; 0x5a
 8003e48:	210a      	movs	r1, #10
 8003e4a:	4620      	mov	r0, r4
 8003e4c:	e9cd 5600 	strd	r5, r6, [sp]
 8003e50:	f7ff fc42 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 110, BLUE, 2, WHITE);
 8003e54:	231f      	movs	r3, #31
 8003e56:	226e      	movs	r2, #110	; 0x6e
 8003e58:	210a      	movs	r1, #10
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	e9cd 5600 	strd	r5, r6, [sp]
 8003e60:	f7ff fc3a 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 130, RED, 2, WHITE);
 8003e64:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003e68:	2282      	movs	r2, #130	; 0x82
 8003e6a:	210a      	movs	r1, #10
 8003e6c:	4620      	mov	r0, r4
 8003e6e:	e9cd 5600 	strd	r5, r6, [sp]
 8003e72:	f7ff fc31 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 150, GREEN, 2, WHITE);
 8003e76:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003e7a:	2296      	movs	r2, #150	; 0x96
 8003e7c:	210a      	movs	r1, #10
 8003e7e:	4620      	mov	r0, r4
 8003e80:	e9cd 5600 	strd	r5, r6, [sp]
 8003e84:	f7ff fc28 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 170, WHITE, 2, BLACK);
 8003e88:	4633      	mov	r3, r6
 8003e8a:	22aa      	movs	r2, #170	; 0xaa
 8003e8c:	210a      	movs	r1, #10
 8003e8e:	4620      	mov	r0, r4
 8003e90:	e9cd 5800 	strd	r5, r8, [sp]
 8003e94:	f7ff fc20 	bl	80036d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 190, BLUE, 2, BLACK);
 8003e98:	231f      	movs	r3, #31
 8003e9a:	22be      	movs	r2, #190	; 0xbe
 8003e9c:	210a      	movs	r1, #10
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	e9cd 5800 	strd	r5, r8, [sp]
 8003ea4:	f7ff fc18 	bl	80036d8 <ILI9341_Draw_Text>
	for (uint16_t i = 0; i <= 10; i++) {
 8003ea8:	3701      	adds	r7, #1
		ILI9341_Draw_Text(Temp_Buffer_text, 10, 210, RED, 2, BLACK);
 8003eaa:	e9cd 5800 	strd	r5, r8, [sp]
 8003eae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003eb2:	22d2      	movs	r2, #210	; 0xd2
 8003eb4:	210a      	movs	r1, #10
 8003eb6:	4620      	mov	r0, r4
 8003eb8:	f7ff fc0e 	bl	80036d8 <ILI9341_Draw_Text>
	for (uint16_t i = 0; i <= 10; i++) {
 8003ebc:	2f0b      	cmp	r7, #11
 8003ebe:	d197      	bne.n	8003df0 <COUNTING_MULTIPLE_SEGMENTS+0x3c>
	}

	HAL_Delay(1000);
 8003ec0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 8003ec4:	b002      	add	sp, #8
 8003ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_Delay(1000);
 8003eca:	f7fd bd55 	b.w	8001978 <HAL_Delay>
 8003ece:	bf00      	nop
 8003ed0:	08008981 	.word	0x08008981
 8003ed4:	20000560 	.word	0x20000560
 8003ed8:	080089a4 	.word	0x080089a4

08003edc <__cvt>:
 8003edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ee0:	ec55 4b10 	vmov	r4, r5, d0
 8003ee4:	2d00      	cmp	r5, #0
 8003ee6:	460e      	mov	r6, r1
 8003ee8:	4619      	mov	r1, r3
 8003eea:	462b      	mov	r3, r5
 8003eec:	bfbb      	ittet	lt
 8003eee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003ef2:	461d      	movlt	r5, r3
 8003ef4:	2300      	movge	r3, #0
 8003ef6:	232d      	movlt	r3, #45	; 0x2d
 8003ef8:	700b      	strb	r3, [r1, #0]
 8003efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003efc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003f00:	4691      	mov	r9, r2
 8003f02:	f023 0820 	bic.w	r8, r3, #32
 8003f06:	bfbc      	itt	lt
 8003f08:	4622      	movlt	r2, r4
 8003f0a:	4614      	movlt	r4, r2
 8003f0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f10:	d005      	beq.n	8003f1e <__cvt+0x42>
 8003f12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f16:	d100      	bne.n	8003f1a <__cvt+0x3e>
 8003f18:	3601      	adds	r6, #1
 8003f1a:	2102      	movs	r1, #2
 8003f1c:	e000      	b.n	8003f20 <__cvt+0x44>
 8003f1e:	2103      	movs	r1, #3
 8003f20:	ab03      	add	r3, sp, #12
 8003f22:	9301      	str	r3, [sp, #4]
 8003f24:	ab02      	add	r3, sp, #8
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	ec45 4b10 	vmov	d0, r4, r5
 8003f2c:	4653      	mov	r3, sl
 8003f2e:	4632      	mov	r2, r6
 8003f30:	f001 f8b6 	bl	80050a0 <_dtoa_r>
 8003f34:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f38:	4607      	mov	r7, r0
 8003f3a:	d102      	bne.n	8003f42 <__cvt+0x66>
 8003f3c:	f019 0f01 	tst.w	r9, #1
 8003f40:	d022      	beq.n	8003f88 <__cvt+0xac>
 8003f42:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f46:	eb07 0906 	add.w	r9, r7, r6
 8003f4a:	d110      	bne.n	8003f6e <__cvt+0x92>
 8003f4c:	783b      	ldrb	r3, [r7, #0]
 8003f4e:	2b30      	cmp	r3, #48	; 0x30
 8003f50:	d10a      	bne.n	8003f68 <__cvt+0x8c>
 8003f52:	2200      	movs	r2, #0
 8003f54:	2300      	movs	r3, #0
 8003f56:	4620      	mov	r0, r4
 8003f58:	4629      	mov	r1, r5
 8003f5a:	f7fc fdbd 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f5e:	b918      	cbnz	r0, 8003f68 <__cvt+0x8c>
 8003f60:	f1c6 0601 	rsb	r6, r6, #1
 8003f64:	f8ca 6000 	str.w	r6, [sl]
 8003f68:	f8da 3000 	ldr.w	r3, [sl]
 8003f6c:	4499      	add	r9, r3
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2300      	movs	r3, #0
 8003f72:	4620      	mov	r0, r4
 8003f74:	4629      	mov	r1, r5
 8003f76:	f7fc fdaf 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f7a:	b108      	cbz	r0, 8003f80 <__cvt+0xa4>
 8003f7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003f80:	2230      	movs	r2, #48	; 0x30
 8003f82:	9b03      	ldr	r3, [sp, #12]
 8003f84:	454b      	cmp	r3, r9
 8003f86:	d307      	bcc.n	8003f98 <__cvt+0xbc>
 8003f88:	9b03      	ldr	r3, [sp, #12]
 8003f8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f8c:	1bdb      	subs	r3, r3, r7
 8003f8e:	4638      	mov	r0, r7
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	b004      	add	sp, #16
 8003f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f98:	1c59      	adds	r1, r3, #1
 8003f9a:	9103      	str	r1, [sp, #12]
 8003f9c:	701a      	strb	r2, [r3, #0]
 8003f9e:	e7f0      	b.n	8003f82 <__cvt+0xa6>

08003fa0 <__exponent>:
 8003fa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2900      	cmp	r1, #0
 8003fa6:	bfb8      	it	lt
 8003fa8:	4249      	neglt	r1, r1
 8003faa:	f803 2b02 	strb.w	r2, [r3], #2
 8003fae:	bfb4      	ite	lt
 8003fb0:	222d      	movlt	r2, #45	; 0x2d
 8003fb2:	222b      	movge	r2, #43	; 0x2b
 8003fb4:	2909      	cmp	r1, #9
 8003fb6:	7042      	strb	r2, [r0, #1]
 8003fb8:	dd2a      	ble.n	8004010 <__exponent+0x70>
 8003fba:	f10d 0207 	add.w	r2, sp, #7
 8003fbe:	4617      	mov	r7, r2
 8003fc0:	260a      	movs	r6, #10
 8003fc2:	4694      	mov	ip, r2
 8003fc4:	fb91 f5f6 	sdiv	r5, r1, r6
 8003fc8:	fb06 1415 	mls	r4, r6, r5, r1
 8003fcc:	3430      	adds	r4, #48	; 0x30
 8003fce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003fd2:	460c      	mov	r4, r1
 8003fd4:	2c63      	cmp	r4, #99	; 0x63
 8003fd6:	f102 32ff 	add.w	r2, r2, #4294967295
 8003fda:	4629      	mov	r1, r5
 8003fdc:	dcf1      	bgt.n	8003fc2 <__exponent+0x22>
 8003fde:	3130      	adds	r1, #48	; 0x30
 8003fe0:	f1ac 0402 	sub.w	r4, ip, #2
 8003fe4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003fe8:	1c41      	adds	r1, r0, #1
 8003fea:	4622      	mov	r2, r4
 8003fec:	42ba      	cmp	r2, r7
 8003fee:	d30a      	bcc.n	8004006 <__exponent+0x66>
 8003ff0:	f10d 0209 	add.w	r2, sp, #9
 8003ff4:	eba2 020c 	sub.w	r2, r2, ip
 8003ff8:	42bc      	cmp	r4, r7
 8003ffa:	bf88      	it	hi
 8003ffc:	2200      	movhi	r2, #0
 8003ffe:	4413      	add	r3, r2
 8004000:	1a18      	subs	r0, r3, r0
 8004002:	b003      	add	sp, #12
 8004004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004006:	f812 5b01 	ldrb.w	r5, [r2], #1
 800400a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800400e:	e7ed      	b.n	8003fec <__exponent+0x4c>
 8004010:	2330      	movs	r3, #48	; 0x30
 8004012:	3130      	adds	r1, #48	; 0x30
 8004014:	7083      	strb	r3, [r0, #2]
 8004016:	70c1      	strb	r1, [r0, #3]
 8004018:	1d03      	adds	r3, r0, #4
 800401a:	e7f1      	b.n	8004000 <__exponent+0x60>

0800401c <_printf_float>:
 800401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004020:	ed2d 8b02 	vpush	{d8}
 8004024:	b08d      	sub	sp, #52	; 0x34
 8004026:	460c      	mov	r4, r1
 8004028:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800402c:	4616      	mov	r6, r2
 800402e:	461f      	mov	r7, r3
 8004030:	4605      	mov	r5, r0
 8004032:	f000 ff2f 	bl	8004e94 <_localeconv_r>
 8004036:	f8d0 a000 	ldr.w	sl, [r0]
 800403a:	4650      	mov	r0, sl
 800403c:	f7fc f920 	bl	8000280 <strlen>
 8004040:	2300      	movs	r3, #0
 8004042:	930a      	str	r3, [sp, #40]	; 0x28
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	9305      	str	r3, [sp, #20]
 8004048:	f8d8 3000 	ldr.w	r3, [r8]
 800404c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004050:	3307      	adds	r3, #7
 8004052:	f023 0307 	bic.w	r3, r3, #7
 8004056:	f103 0208 	add.w	r2, r3, #8
 800405a:	f8c8 2000 	str.w	r2, [r8]
 800405e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004062:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004066:	9307      	str	r3, [sp, #28]
 8004068:	f8cd 8018 	str.w	r8, [sp, #24]
 800406c:	ee08 0a10 	vmov	s16, r0
 8004070:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004074:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004078:	4b9e      	ldr	r3, [pc, #632]	; (80042f4 <_printf_float+0x2d8>)
 800407a:	f04f 32ff 	mov.w	r2, #4294967295
 800407e:	f7fc fd5d 	bl	8000b3c <__aeabi_dcmpun>
 8004082:	bb88      	cbnz	r0, 80040e8 <_printf_float+0xcc>
 8004084:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004088:	4b9a      	ldr	r3, [pc, #616]	; (80042f4 <_printf_float+0x2d8>)
 800408a:	f04f 32ff 	mov.w	r2, #4294967295
 800408e:	f7fc fd37 	bl	8000b00 <__aeabi_dcmple>
 8004092:	bb48      	cbnz	r0, 80040e8 <_printf_float+0xcc>
 8004094:	2200      	movs	r2, #0
 8004096:	2300      	movs	r3, #0
 8004098:	4640      	mov	r0, r8
 800409a:	4649      	mov	r1, r9
 800409c:	f7fc fd26 	bl	8000aec <__aeabi_dcmplt>
 80040a0:	b110      	cbz	r0, 80040a8 <_printf_float+0x8c>
 80040a2:	232d      	movs	r3, #45	; 0x2d
 80040a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040a8:	4a93      	ldr	r2, [pc, #588]	; (80042f8 <_printf_float+0x2dc>)
 80040aa:	4b94      	ldr	r3, [pc, #592]	; (80042fc <_printf_float+0x2e0>)
 80040ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80040b0:	bf94      	ite	ls
 80040b2:	4690      	movls	r8, r2
 80040b4:	4698      	movhi	r8, r3
 80040b6:	2303      	movs	r3, #3
 80040b8:	6123      	str	r3, [r4, #16]
 80040ba:	9b05      	ldr	r3, [sp, #20]
 80040bc:	f023 0304 	bic.w	r3, r3, #4
 80040c0:	6023      	str	r3, [r4, #0]
 80040c2:	f04f 0900 	mov.w	r9, #0
 80040c6:	9700      	str	r7, [sp, #0]
 80040c8:	4633      	mov	r3, r6
 80040ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80040cc:	4621      	mov	r1, r4
 80040ce:	4628      	mov	r0, r5
 80040d0:	f000 f9da 	bl	8004488 <_printf_common>
 80040d4:	3001      	adds	r0, #1
 80040d6:	f040 8090 	bne.w	80041fa <_printf_float+0x1de>
 80040da:	f04f 30ff 	mov.w	r0, #4294967295
 80040de:	b00d      	add	sp, #52	; 0x34
 80040e0:	ecbd 8b02 	vpop	{d8}
 80040e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e8:	4642      	mov	r2, r8
 80040ea:	464b      	mov	r3, r9
 80040ec:	4640      	mov	r0, r8
 80040ee:	4649      	mov	r1, r9
 80040f0:	f7fc fd24 	bl	8000b3c <__aeabi_dcmpun>
 80040f4:	b140      	cbz	r0, 8004108 <_printf_float+0xec>
 80040f6:	464b      	mov	r3, r9
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	bfbc      	itt	lt
 80040fc:	232d      	movlt	r3, #45	; 0x2d
 80040fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004102:	4a7f      	ldr	r2, [pc, #508]	; (8004300 <_printf_float+0x2e4>)
 8004104:	4b7f      	ldr	r3, [pc, #508]	; (8004304 <_printf_float+0x2e8>)
 8004106:	e7d1      	b.n	80040ac <_printf_float+0x90>
 8004108:	6863      	ldr	r3, [r4, #4]
 800410a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800410e:	9206      	str	r2, [sp, #24]
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	d13f      	bne.n	8004194 <_printf_float+0x178>
 8004114:	2306      	movs	r3, #6
 8004116:	6063      	str	r3, [r4, #4]
 8004118:	9b05      	ldr	r3, [sp, #20]
 800411a:	6861      	ldr	r1, [r4, #4]
 800411c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004120:	2300      	movs	r3, #0
 8004122:	9303      	str	r3, [sp, #12]
 8004124:	ab0a      	add	r3, sp, #40	; 0x28
 8004126:	e9cd b301 	strd	fp, r3, [sp, #4]
 800412a:	ab09      	add	r3, sp, #36	; 0x24
 800412c:	ec49 8b10 	vmov	d0, r8, r9
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	6022      	str	r2, [r4, #0]
 8004134:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004138:	4628      	mov	r0, r5
 800413a:	f7ff fecf 	bl	8003edc <__cvt>
 800413e:	9b06      	ldr	r3, [sp, #24]
 8004140:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004142:	2b47      	cmp	r3, #71	; 0x47
 8004144:	4680      	mov	r8, r0
 8004146:	d108      	bne.n	800415a <_printf_float+0x13e>
 8004148:	1cc8      	adds	r0, r1, #3
 800414a:	db02      	blt.n	8004152 <_printf_float+0x136>
 800414c:	6863      	ldr	r3, [r4, #4]
 800414e:	4299      	cmp	r1, r3
 8004150:	dd41      	ble.n	80041d6 <_printf_float+0x1ba>
 8004152:	f1ab 0302 	sub.w	r3, fp, #2
 8004156:	fa5f fb83 	uxtb.w	fp, r3
 800415a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800415e:	d820      	bhi.n	80041a2 <_printf_float+0x186>
 8004160:	3901      	subs	r1, #1
 8004162:	465a      	mov	r2, fp
 8004164:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004168:	9109      	str	r1, [sp, #36]	; 0x24
 800416a:	f7ff ff19 	bl	8003fa0 <__exponent>
 800416e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004170:	1813      	adds	r3, r2, r0
 8004172:	2a01      	cmp	r2, #1
 8004174:	4681      	mov	r9, r0
 8004176:	6123      	str	r3, [r4, #16]
 8004178:	dc02      	bgt.n	8004180 <_printf_float+0x164>
 800417a:	6822      	ldr	r2, [r4, #0]
 800417c:	07d2      	lsls	r2, r2, #31
 800417e:	d501      	bpl.n	8004184 <_printf_float+0x168>
 8004180:	3301      	adds	r3, #1
 8004182:	6123      	str	r3, [r4, #16]
 8004184:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004188:	2b00      	cmp	r3, #0
 800418a:	d09c      	beq.n	80040c6 <_printf_float+0xaa>
 800418c:	232d      	movs	r3, #45	; 0x2d
 800418e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004192:	e798      	b.n	80040c6 <_printf_float+0xaa>
 8004194:	9a06      	ldr	r2, [sp, #24]
 8004196:	2a47      	cmp	r2, #71	; 0x47
 8004198:	d1be      	bne.n	8004118 <_printf_float+0xfc>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1bc      	bne.n	8004118 <_printf_float+0xfc>
 800419e:	2301      	movs	r3, #1
 80041a0:	e7b9      	b.n	8004116 <_printf_float+0xfa>
 80041a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80041a6:	d118      	bne.n	80041da <_printf_float+0x1be>
 80041a8:	2900      	cmp	r1, #0
 80041aa:	6863      	ldr	r3, [r4, #4]
 80041ac:	dd0b      	ble.n	80041c6 <_printf_float+0x1aa>
 80041ae:	6121      	str	r1, [r4, #16]
 80041b0:	b913      	cbnz	r3, 80041b8 <_printf_float+0x19c>
 80041b2:	6822      	ldr	r2, [r4, #0]
 80041b4:	07d0      	lsls	r0, r2, #31
 80041b6:	d502      	bpl.n	80041be <_printf_float+0x1a2>
 80041b8:	3301      	adds	r3, #1
 80041ba:	440b      	add	r3, r1
 80041bc:	6123      	str	r3, [r4, #16]
 80041be:	65a1      	str	r1, [r4, #88]	; 0x58
 80041c0:	f04f 0900 	mov.w	r9, #0
 80041c4:	e7de      	b.n	8004184 <_printf_float+0x168>
 80041c6:	b913      	cbnz	r3, 80041ce <_printf_float+0x1b2>
 80041c8:	6822      	ldr	r2, [r4, #0]
 80041ca:	07d2      	lsls	r2, r2, #31
 80041cc:	d501      	bpl.n	80041d2 <_printf_float+0x1b6>
 80041ce:	3302      	adds	r3, #2
 80041d0:	e7f4      	b.n	80041bc <_printf_float+0x1a0>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e7f2      	b.n	80041bc <_printf_float+0x1a0>
 80041d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80041da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041dc:	4299      	cmp	r1, r3
 80041de:	db05      	blt.n	80041ec <_printf_float+0x1d0>
 80041e0:	6823      	ldr	r3, [r4, #0]
 80041e2:	6121      	str	r1, [r4, #16]
 80041e4:	07d8      	lsls	r0, r3, #31
 80041e6:	d5ea      	bpl.n	80041be <_printf_float+0x1a2>
 80041e8:	1c4b      	adds	r3, r1, #1
 80041ea:	e7e7      	b.n	80041bc <_printf_float+0x1a0>
 80041ec:	2900      	cmp	r1, #0
 80041ee:	bfd4      	ite	le
 80041f0:	f1c1 0202 	rsble	r2, r1, #2
 80041f4:	2201      	movgt	r2, #1
 80041f6:	4413      	add	r3, r2
 80041f8:	e7e0      	b.n	80041bc <_printf_float+0x1a0>
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	055a      	lsls	r2, r3, #21
 80041fe:	d407      	bmi.n	8004210 <_printf_float+0x1f4>
 8004200:	6923      	ldr	r3, [r4, #16]
 8004202:	4642      	mov	r2, r8
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	47b8      	blx	r7
 800420a:	3001      	adds	r0, #1
 800420c:	d12c      	bne.n	8004268 <_printf_float+0x24c>
 800420e:	e764      	b.n	80040da <_printf_float+0xbe>
 8004210:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004214:	f240 80e0 	bls.w	80043d8 <_printf_float+0x3bc>
 8004218:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800421c:	2200      	movs	r2, #0
 800421e:	2300      	movs	r3, #0
 8004220:	f7fc fc5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004224:	2800      	cmp	r0, #0
 8004226:	d034      	beq.n	8004292 <_printf_float+0x276>
 8004228:	4a37      	ldr	r2, [pc, #220]	; (8004308 <_printf_float+0x2ec>)
 800422a:	2301      	movs	r3, #1
 800422c:	4631      	mov	r1, r6
 800422e:	4628      	mov	r0, r5
 8004230:	47b8      	blx	r7
 8004232:	3001      	adds	r0, #1
 8004234:	f43f af51 	beq.w	80040da <_printf_float+0xbe>
 8004238:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800423c:	429a      	cmp	r2, r3
 800423e:	db02      	blt.n	8004246 <_printf_float+0x22a>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	07d8      	lsls	r0, r3, #31
 8004244:	d510      	bpl.n	8004268 <_printf_float+0x24c>
 8004246:	ee18 3a10 	vmov	r3, s16
 800424a:	4652      	mov	r2, sl
 800424c:	4631      	mov	r1, r6
 800424e:	4628      	mov	r0, r5
 8004250:	47b8      	blx	r7
 8004252:	3001      	adds	r0, #1
 8004254:	f43f af41 	beq.w	80040da <_printf_float+0xbe>
 8004258:	f04f 0800 	mov.w	r8, #0
 800425c:	f104 091a 	add.w	r9, r4, #26
 8004260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004262:	3b01      	subs	r3, #1
 8004264:	4543      	cmp	r3, r8
 8004266:	dc09      	bgt.n	800427c <_printf_float+0x260>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	079b      	lsls	r3, r3, #30
 800426c:	f100 8107 	bmi.w	800447e <_printf_float+0x462>
 8004270:	68e0      	ldr	r0, [r4, #12]
 8004272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004274:	4298      	cmp	r0, r3
 8004276:	bfb8      	it	lt
 8004278:	4618      	movlt	r0, r3
 800427a:	e730      	b.n	80040de <_printf_float+0xc2>
 800427c:	2301      	movs	r3, #1
 800427e:	464a      	mov	r2, r9
 8004280:	4631      	mov	r1, r6
 8004282:	4628      	mov	r0, r5
 8004284:	47b8      	blx	r7
 8004286:	3001      	adds	r0, #1
 8004288:	f43f af27 	beq.w	80040da <_printf_float+0xbe>
 800428c:	f108 0801 	add.w	r8, r8, #1
 8004290:	e7e6      	b.n	8004260 <_printf_float+0x244>
 8004292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004294:	2b00      	cmp	r3, #0
 8004296:	dc39      	bgt.n	800430c <_printf_float+0x2f0>
 8004298:	4a1b      	ldr	r2, [pc, #108]	; (8004308 <_printf_float+0x2ec>)
 800429a:	2301      	movs	r3, #1
 800429c:	4631      	mov	r1, r6
 800429e:	4628      	mov	r0, r5
 80042a0:	47b8      	blx	r7
 80042a2:	3001      	adds	r0, #1
 80042a4:	f43f af19 	beq.w	80040da <_printf_float+0xbe>
 80042a8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80042ac:	4313      	orrs	r3, r2
 80042ae:	d102      	bne.n	80042b6 <_printf_float+0x29a>
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	07d9      	lsls	r1, r3, #31
 80042b4:	d5d8      	bpl.n	8004268 <_printf_float+0x24c>
 80042b6:	ee18 3a10 	vmov	r3, s16
 80042ba:	4652      	mov	r2, sl
 80042bc:	4631      	mov	r1, r6
 80042be:	4628      	mov	r0, r5
 80042c0:	47b8      	blx	r7
 80042c2:	3001      	adds	r0, #1
 80042c4:	f43f af09 	beq.w	80040da <_printf_float+0xbe>
 80042c8:	f04f 0900 	mov.w	r9, #0
 80042cc:	f104 0a1a 	add.w	sl, r4, #26
 80042d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042d2:	425b      	negs	r3, r3
 80042d4:	454b      	cmp	r3, r9
 80042d6:	dc01      	bgt.n	80042dc <_printf_float+0x2c0>
 80042d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042da:	e792      	b.n	8004202 <_printf_float+0x1e6>
 80042dc:	2301      	movs	r3, #1
 80042de:	4652      	mov	r2, sl
 80042e0:	4631      	mov	r1, r6
 80042e2:	4628      	mov	r0, r5
 80042e4:	47b8      	blx	r7
 80042e6:	3001      	adds	r0, #1
 80042e8:	f43f aef7 	beq.w	80040da <_printf_float+0xbe>
 80042ec:	f109 0901 	add.w	r9, r9, #1
 80042f0:	e7ee      	b.n	80042d0 <_printf_float+0x2b4>
 80042f2:	bf00      	nop
 80042f4:	7fefffff 	.word	0x7fefffff
 80042f8:	080089b1 	.word	0x080089b1
 80042fc:	080089b5 	.word	0x080089b5
 8004300:	080089b9 	.word	0x080089b9
 8004304:	080089bd 	.word	0x080089bd
 8004308:	080089c1 	.word	0x080089c1
 800430c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800430e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004310:	429a      	cmp	r2, r3
 8004312:	bfa8      	it	ge
 8004314:	461a      	movge	r2, r3
 8004316:	2a00      	cmp	r2, #0
 8004318:	4691      	mov	r9, r2
 800431a:	dc37      	bgt.n	800438c <_printf_float+0x370>
 800431c:	f04f 0b00 	mov.w	fp, #0
 8004320:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004324:	f104 021a 	add.w	r2, r4, #26
 8004328:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800432a:	9305      	str	r3, [sp, #20]
 800432c:	eba3 0309 	sub.w	r3, r3, r9
 8004330:	455b      	cmp	r3, fp
 8004332:	dc33      	bgt.n	800439c <_printf_float+0x380>
 8004334:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004338:	429a      	cmp	r2, r3
 800433a:	db3b      	blt.n	80043b4 <_printf_float+0x398>
 800433c:	6823      	ldr	r3, [r4, #0]
 800433e:	07da      	lsls	r2, r3, #31
 8004340:	d438      	bmi.n	80043b4 <_printf_float+0x398>
 8004342:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004346:	eba2 0903 	sub.w	r9, r2, r3
 800434a:	9b05      	ldr	r3, [sp, #20]
 800434c:	1ad2      	subs	r2, r2, r3
 800434e:	4591      	cmp	r9, r2
 8004350:	bfa8      	it	ge
 8004352:	4691      	movge	r9, r2
 8004354:	f1b9 0f00 	cmp.w	r9, #0
 8004358:	dc35      	bgt.n	80043c6 <_printf_float+0x3aa>
 800435a:	f04f 0800 	mov.w	r8, #0
 800435e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004362:	f104 0a1a 	add.w	sl, r4, #26
 8004366:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	eba3 0309 	sub.w	r3, r3, r9
 8004370:	4543      	cmp	r3, r8
 8004372:	f77f af79 	ble.w	8004268 <_printf_float+0x24c>
 8004376:	2301      	movs	r3, #1
 8004378:	4652      	mov	r2, sl
 800437a:	4631      	mov	r1, r6
 800437c:	4628      	mov	r0, r5
 800437e:	47b8      	blx	r7
 8004380:	3001      	adds	r0, #1
 8004382:	f43f aeaa 	beq.w	80040da <_printf_float+0xbe>
 8004386:	f108 0801 	add.w	r8, r8, #1
 800438a:	e7ec      	b.n	8004366 <_printf_float+0x34a>
 800438c:	4613      	mov	r3, r2
 800438e:	4631      	mov	r1, r6
 8004390:	4642      	mov	r2, r8
 8004392:	4628      	mov	r0, r5
 8004394:	47b8      	blx	r7
 8004396:	3001      	adds	r0, #1
 8004398:	d1c0      	bne.n	800431c <_printf_float+0x300>
 800439a:	e69e      	b.n	80040da <_printf_float+0xbe>
 800439c:	2301      	movs	r3, #1
 800439e:	4631      	mov	r1, r6
 80043a0:	4628      	mov	r0, r5
 80043a2:	9205      	str	r2, [sp, #20]
 80043a4:	47b8      	blx	r7
 80043a6:	3001      	adds	r0, #1
 80043a8:	f43f ae97 	beq.w	80040da <_printf_float+0xbe>
 80043ac:	9a05      	ldr	r2, [sp, #20]
 80043ae:	f10b 0b01 	add.w	fp, fp, #1
 80043b2:	e7b9      	b.n	8004328 <_printf_float+0x30c>
 80043b4:	ee18 3a10 	vmov	r3, s16
 80043b8:	4652      	mov	r2, sl
 80043ba:	4631      	mov	r1, r6
 80043bc:	4628      	mov	r0, r5
 80043be:	47b8      	blx	r7
 80043c0:	3001      	adds	r0, #1
 80043c2:	d1be      	bne.n	8004342 <_printf_float+0x326>
 80043c4:	e689      	b.n	80040da <_printf_float+0xbe>
 80043c6:	9a05      	ldr	r2, [sp, #20]
 80043c8:	464b      	mov	r3, r9
 80043ca:	4442      	add	r2, r8
 80043cc:	4631      	mov	r1, r6
 80043ce:	4628      	mov	r0, r5
 80043d0:	47b8      	blx	r7
 80043d2:	3001      	adds	r0, #1
 80043d4:	d1c1      	bne.n	800435a <_printf_float+0x33e>
 80043d6:	e680      	b.n	80040da <_printf_float+0xbe>
 80043d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043da:	2a01      	cmp	r2, #1
 80043dc:	dc01      	bgt.n	80043e2 <_printf_float+0x3c6>
 80043de:	07db      	lsls	r3, r3, #31
 80043e0:	d53a      	bpl.n	8004458 <_printf_float+0x43c>
 80043e2:	2301      	movs	r3, #1
 80043e4:	4642      	mov	r2, r8
 80043e6:	4631      	mov	r1, r6
 80043e8:	4628      	mov	r0, r5
 80043ea:	47b8      	blx	r7
 80043ec:	3001      	adds	r0, #1
 80043ee:	f43f ae74 	beq.w	80040da <_printf_float+0xbe>
 80043f2:	ee18 3a10 	vmov	r3, s16
 80043f6:	4652      	mov	r2, sl
 80043f8:	4631      	mov	r1, r6
 80043fa:	4628      	mov	r0, r5
 80043fc:	47b8      	blx	r7
 80043fe:	3001      	adds	r0, #1
 8004400:	f43f ae6b 	beq.w	80040da <_printf_float+0xbe>
 8004404:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004408:	2200      	movs	r2, #0
 800440a:	2300      	movs	r3, #0
 800440c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004410:	f7fc fb62 	bl	8000ad8 <__aeabi_dcmpeq>
 8004414:	b9d8      	cbnz	r0, 800444e <_printf_float+0x432>
 8004416:	f10a 33ff 	add.w	r3, sl, #4294967295
 800441a:	f108 0201 	add.w	r2, r8, #1
 800441e:	4631      	mov	r1, r6
 8004420:	4628      	mov	r0, r5
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	d10e      	bne.n	8004446 <_printf_float+0x42a>
 8004428:	e657      	b.n	80040da <_printf_float+0xbe>
 800442a:	2301      	movs	r3, #1
 800442c:	4652      	mov	r2, sl
 800442e:	4631      	mov	r1, r6
 8004430:	4628      	mov	r0, r5
 8004432:	47b8      	blx	r7
 8004434:	3001      	adds	r0, #1
 8004436:	f43f ae50 	beq.w	80040da <_printf_float+0xbe>
 800443a:	f108 0801 	add.w	r8, r8, #1
 800443e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004440:	3b01      	subs	r3, #1
 8004442:	4543      	cmp	r3, r8
 8004444:	dcf1      	bgt.n	800442a <_printf_float+0x40e>
 8004446:	464b      	mov	r3, r9
 8004448:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800444c:	e6da      	b.n	8004204 <_printf_float+0x1e8>
 800444e:	f04f 0800 	mov.w	r8, #0
 8004452:	f104 0a1a 	add.w	sl, r4, #26
 8004456:	e7f2      	b.n	800443e <_printf_float+0x422>
 8004458:	2301      	movs	r3, #1
 800445a:	4642      	mov	r2, r8
 800445c:	e7df      	b.n	800441e <_printf_float+0x402>
 800445e:	2301      	movs	r3, #1
 8004460:	464a      	mov	r2, r9
 8004462:	4631      	mov	r1, r6
 8004464:	4628      	mov	r0, r5
 8004466:	47b8      	blx	r7
 8004468:	3001      	adds	r0, #1
 800446a:	f43f ae36 	beq.w	80040da <_printf_float+0xbe>
 800446e:	f108 0801 	add.w	r8, r8, #1
 8004472:	68e3      	ldr	r3, [r4, #12]
 8004474:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004476:	1a5b      	subs	r3, r3, r1
 8004478:	4543      	cmp	r3, r8
 800447a:	dcf0      	bgt.n	800445e <_printf_float+0x442>
 800447c:	e6f8      	b.n	8004270 <_printf_float+0x254>
 800447e:	f04f 0800 	mov.w	r8, #0
 8004482:	f104 0919 	add.w	r9, r4, #25
 8004486:	e7f4      	b.n	8004472 <_printf_float+0x456>

08004488 <_printf_common>:
 8004488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800448c:	4616      	mov	r6, r2
 800448e:	4699      	mov	r9, r3
 8004490:	688a      	ldr	r2, [r1, #8]
 8004492:	690b      	ldr	r3, [r1, #16]
 8004494:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004498:	4293      	cmp	r3, r2
 800449a:	bfb8      	it	lt
 800449c:	4613      	movlt	r3, r2
 800449e:	6033      	str	r3, [r6, #0]
 80044a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044a4:	4607      	mov	r7, r0
 80044a6:	460c      	mov	r4, r1
 80044a8:	b10a      	cbz	r2, 80044ae <_printf_common+0x26>
 80044aa:	3301      	adds	r3, #1
 80044ac:	6033      	str	r3, [r6, #0]
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	0699      	lsls	r1, r3, #26
 80044b2:	bf42      	ittt	mi
 80044b4:	6833      	ldrmi	r3, [r6, #0]
 80044b6:	3302      	addmi	r3, #2
 80044b8:	6033      	strmi	r3, [r6, #0]
 80044ba:	6825      	ldr	r5, [r4, #0]
 80044bc:	f015 0506 	ands.w	r5, r5, #6
 80044c0:	d106      	bne.n	80044d0 <_printf_common+0x48>
 80044c2:	f104 0a19 	add.w	sl, r4, #25
 80044c6:	68e3      	ldr	r3, [r4, #12]
 80044c8:	6832      	ldr	r2, [r6, #0]
 80044ca:	1a9b      	subs	r3, r3, r2
 80044cc:	42ab      	cmp	r3, r5
 80044ce:	dc26      	bgt.n	800451e <_printf_common+0x96>
 80044d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044d4:	1e13      	subs	r3, r2, #0
 80044d6:	6822      	ldr	r2, [r4, #0]
 80044d8:	bf18      	it	ne
 80044da:	2301      	movne	r3, #1
 80044dc:	0692      	lsls	r2, r2, #26
 80044de:	d42b      	bmi.n	8004538 <_printf_common+0xb0>
 80044e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044e4:	4649      	mov	r1, r9
 80044e6:	4638      	mov	r0, r7
 80044e8:	47c0      	blx	r8
 80044ea:	3001      	adds	r0, #1
 80044ec:	d01e      	beq.n	800452c <_printf_common+0xa4>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	6922      	ldr	r2, [r4, #16]
 80044f2:	f003 0306 	and.w	r3, r3, #6
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	bf02      	ittt	eq
 80044fa:	68e5      	ldreq	r5, [r4, #12]
 80044fc:	6833      	ldreq	r3, [r6, #0]
 80044fe:	1aed      	subeq	r5, r5, r3
 8004500:	68a3      	ldr	r3, [r4, #8]
 8004502:	bf0c      	ite	eq
 8004504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004508:	2500      	movne	r5, #0
 800450a:	4293      	cmp	r3, r2
 800450c:	bfc4      	itt	gt
 800450e:	1a9b      	subgt	r3, r3, r2
 8004510:	18ed      	addgt	r5, r5, r3
 8004512:	2600      	movs	r6, #0
 8004514:	341a      	adds	r4, #26
 8004516:	42b5      	cmp	r5, r6
 8004518:	d11a      	bne.n	8004550 <_printf_common+0xc8>
 800451a:	2000      	movs	r0, #0
 800451c:	e008      	b.n	8004530 <_printf_common+0xa8>
 800451e:	2301      	movs	r3, #1
 8004520:	4652      	mov	r2, sl
 8004522:	4649      	mov	r1, r9
 8004524:	4638      	mov	r0, r7
 8004526:	47c0      	blx	r8
 8004528:	3001      	adds	r0, #1
 800452a:	d103      	bne.n	8004534 <_printf_common+0xac>
 800452c:	f04f 30ff 	mov.w	r0, #4294967295
 8004530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004534:	3501      	adds	r5, #1
 8004536:	e7c6      	b.n	80044c6 <_printf_common+0x3e>
 8004538:	18e1      	adds	r1, r4, r3
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	2030      	movs	r0, #48	; 0x30
 800453e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004542:	4422      	add	r2, r4
 8004544:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004548:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800454c:	3302      	adds	r3, #2
 800454e:	e7c7      	b.n	80044e0 <_printf_common+0x58>
 8004550:	2301      	movs	r3, #1
 8004552:	4622      	mov	r2, r4
 8004554:	4649      	mov	r1, r9
 8004556:	4638      	mov	r0, r7
 8004558:	47c0      	blx	r8
 800455a:	3001      	adds	r0, #1
 800455c:	d0e6      	beq.n	800452c <_printf_common+0xa4>
 800455e:	3601      	adds	r6, #1
 8004560:	e7d9      	b.n	8004516 <_printf_common+0x8e>
	...

08004564 <_printf_i>:
 8004564:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004568:	7e0f      	ldrb	r7, [r1, #24]
 800456a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800456c:	2f78      	cmp	r7, #120	; 0x78
 800456e:	4691      	mov	r9, r2
 8004570:	4680      	mov	r8, r0
 8004572:	460c      	mov	r4, r1
 8004574:	469a      	mov	sl, r3
 8004576:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800457a:	d807      	bhi.n	800458c <_printf_i+0x28>
 800457c:	2f62      	cmp	r7, #98	; 0x62
 800457e:	d80a      	bhi.n	8004596 <_printf_i+0x32>
 8004580:	2f00      	cmp	r7, #0
 8004582:	f000 80d4 	beq.w	800472e <_printf_i+0x1ca>
 8004586:	2f58      	cmp	r7, #88	; 0x58
 8004588:	f000 80c0 	beq.w	800470c <_printf_i+0x1a8>
 800458c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004590:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004594:	e03a      	b.n	800460c <_printf_i+0xa8>
 8004596:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800459a:	2b15      	cmp	r3, #21
 800459c:	d8f6      	bhi.n	800458c <_printf_i+0x28>
 800459e:	a101      	add	r1, pc, #4	; (adr r1, 80045a4 <_printf_i+0x40>)
 80045a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045a4:	080045fd 	.word	0x080045fd
 80045a8:	08004611 	.word	0x08004611
 80045ac:	0800458d 	.word	0x0800458d
 80045b0:	0800458d 	.word	0x0800458d
 80045b4:	0800458d 	.word	0x0800458d
 80045b8:	0800458d 	.word	0x0800458d
 80045bc:	08004611 	.word	0x08004611
 80045c0:	0800458d 	.word	0x0800458d
 80045c4:	0800458d 	.word	0x0800458d
 80045c8:	0800458d 	.word	0x0800458d
 80045cc:	0800458d 	.word	0x0800458d
 80045d0:	08004715 	.word	0x08004715
 80045d4:	0800463d 	.word	0x0800463d
 80045d8:	080046cf 	.word	0x080046cf
 80045dc:	0800458d 	.word	0x0800458d
 80045e0:	0800458d 	.word	0x0800458d
 80045e4:	08004737 	.word	0x08004737
 80045e8:	0800458d 	.word	0x0800458d
 80045ec:	0800463d 	.word	0x0800463d
 80045f0:	0800458d 	.word	0x0800458d
 80045f4:	0800458d 	.word	0x0800458d
 80045f8:	080046d7 	.word	0x080046d7
 80045fc:	682b      	ldr	r3, [r5, #0]
 80045fe:	1d1a      	adds	r2, r3, #4
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	602a      	str	r2, [r5, #0]
 8004604:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004608:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800460c:	2301      	movs	r3, #1
 800460e:	e09f      	b.n	8004750 <_printf_i+0x1ec>
 8004610:	6820      	ldr	r0, [r4, #0]
 8004612:	682b      	ldr	r3, [r5, #0]
 8004614:	0607      	lsls	r7, r0, #24
 8004616:	f103 0104 	add.w	r1, r3, #4
 800461a:	6029      	str	r1, [r5, #0]
 800461c:	d501      	bpl.n	8004622 <_printf_i+0xbe>
 800461e:	681e      	ldr	r6, [r3, #0]
 8004620:	e003      	b.n	800462a <_printf_i+0xc6>
 8004622:	0646      	lsls	r6, r0, #25
 8004624:	d5fb      	bpl.n	800461e <_printf_i+0xba>
 8004626:	f9b3 6000 	ldrsh.w	r6, [r3]
 800462a:	2e00      	cmp	r6, #0
 800462c:	da03      	bge.n	8004636 <_printf_i+0xd2>
 800462e:	232d      	movs	r3, #45	; 0x2d
 8004630:	4276      	negs	r6, r6
 8004632:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004636:	485a      	ldr	r0, [pc, #360]	; (80047a0 <_printf_i+0x23c>)
 8004638:	230a      	movs	r3, #10
 800463a:	e012      	b.n	8004662 <_printf_i+0xfe>
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	6820      	ldr	r0, [r4, #0]
 8004640:	1d19      	adds	r1, r3, #4
 8004642:	6029      	str	r1, [r5, #0]
 8004644:	0605      	lsls	r5, r0, #24
 8004646:	d501      	bpl.n	800464c <_printf_i+0xe8>
 8004648:	681e      	ldr	r6, [r3, #0]
 800464a:	e002      	b.n	8004652 <_printf_i+0xee>
 800464c:	0641      	lsls	r1, r0, #25
 800464e:	d5fb      	bpl.n	8004648 <_printf_i+0xe4>
 8004650:	881e      	ldrh	r6, [r3, #0]
 8004652:	4853      	ldr	r0, [pc, #332]	; (80047a0 <_printf_i+0x23c>)
 8004654:	2f6f      	cmp	r7, #111	; 0x6f
 8004656:	bf0c      	ite	eq
 8004658:	2308      	moveq	r3, #8
 800465a:	230a      	movne	r3, #10
 800465c:	2100      	movs	r1, #0
 800465e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004662:	6865      	ldr	r5, [r4, #4]
 8004664:	60a5      	str	r5, [r4, #8]
 8004666:	2d00      	cmp	r5, #0
 8004668:	bfa2      	ittt	ge
 800466a:	6821      	ldrge	r1, [r4, #0]
 800466c:	f021 0104 	bicge.w	r1, r1, #4
 8004670:	6021      	strge	r1, [r4, #0]
 8004672:	b90e      	cbnz	r6, 8004678 <_printf_i+0x114>
 8004674:	2d00      	cmp	r5, #0
 8004676:	d04b      	beq.n	8004710 <_printf_i+0x1ac>
 8004678:	4615      	mov	r5, r2
 800467a:	fbb6 f1f3 	udiv	r1, r6, r3
 800467e:	fb03 6711 	mls	r7, r3, r1, r6
 8004682:	5dc7      	ldrb	r7, [r0, r7]
 8004684:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004688:	4637      	mov	r7, r6
 800468a:	42bb      	cmp	r3, r7
 800468c:	460e      	mov	r6, r1
 800468e:	d9f4      	bls.n	800467a <_printf_i+0x116>
 8004690:	2b08      	cmp	r3, #8
 8004692:	d10b      	bne.n	80046ac <_printf_i+0x148>
 8004694:	6823      	ldr	r3, [r4, #0]
 8004696:	07de      	lsls	r6, r3, #31
 8004698:	d508      	bpl.n	80046ac <_printf_i+0x148>
 800469a:	6923      	ldr	r3, [r4, #16]
 800469c:	6861      	ldr	r1, [r4, #4]
 800469e:	4299      	cmp	r1, r3
 80046a0:	bfde      	ittt	le
 80046a2:	2330      	movle	r3, #48	; 0x30
 80046a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046ac:	1b52      	subs	r2, r2, r5
 80046ae:	6122      	str	r2, [r4, #16]
 80046b0:	f8cd a000 	str.w	sl, [sp]
 80046b4:	464b      	mov	r3, r9
 80046b6:	aa03      	add	r2, sp, #12
 80046b8:	4621      	mov	r1, r4
 80046ba:	4640      	mov	r0, r8
 80046bc:	f7ff fee4 	bl	8004488 <_printf_common>
 80046c0:	3001      	adds	r0, #1
 80046c2:	d14a      	bne.n	800475a <_printf_i+0x1f6>
 80046c4:	f04f 30ff 	mov.w	r0, #4294967295
 80046c8:	b004      	add	sp, #16
 80046ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	f043 0320 	orr.w	r3, r3, #32
 80046d4:	6023      	str	r3, [r4, #0]
 80046d6:	4833      	ldr	r0, [pc, #204]	; (80047a4 <_printf_i+0x240>)
 80046d8:	2778      	movs	r7, #120	; 0x78
 80046da:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	6829      	ldr	r1, [r5, #0]
 80046e2:	061f      	lsls	r7, r3, #24
 80046e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80046e8:	d402      	bmi.n	80046f0 <_printf_i+0x18c>
 80046ea:	065f      	lsls	r7, r3, #25
 80046ec:	bf48      	it	mi
 80046ee:	b2b6      	uxthmi	r6, r6
 80046f0:	07df      	lsls	r7, r3, #31
 80046f2:	bf48      	it	mi
 80046f4:	f043 0320 	orrmi.w	r3, r3, #32
 80046f8:	6029      	str	r1, [r5, #0]
 80046fa:	bf48      	it	mi
 80046fc:	6023      	strmi	r3, [r4, #0]
 80046fe:	b91e      	cbnz	r6, 8004708 <_printf_i+0x1a4>
 8004700:	6823      	ldr	r3, [r4, #0]
 8004702:	f023 0320 	bic.w	r3, r3, #32
 8004706:	6023      	str	r3, [r4, #0]
 8004708:	2310      	movs	r3, #16
 800470a:	e7a7      	b.n	800465c <_printf_i+0xf8>
 800470c:	4824      	ldr	r0, [pc, #144]	; (80047a0 <_printf_i+0x23c>)
 800470e:	e7e4      	b.n	80046da <_printf_i+0x176>
 8004710:	4615      	mov	r5, r2
 8004712:	e7bd      	b.n	8004690 <_printf_i+0x12c>
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	6826      	ldr	r6, [r4, #0]
 8004718:	6961      	ldr	r1, [r4, #20]
 800471a:	1d18      	adds	r0, r3, #4
 800471c:	6028      	str	r0, [r5, #0]
 800471e:	0635      	lsls	r5, r6, #24
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	d501      	bpl.n	8004728 <_printf_i+0x1c4>
 8004724:	6019      	str	r1, [r3, #0]
 8004726:	e002      	b.n	800472e <_printf_i+0x1ca>
 8004728:	0670      	lsls	r0, r6, #25
 800472a:	d5fb      	bpl.n	8004724 <_printf_i+0x1c0>
 800472c:	8019      	strh	r1, [r3, #0]
 800472e:	2300      	movs	r3, #0
 8004730:	6123      	str	r3, [r4, #16]
 8004732:	4615      	mov	r5, r2
 8004734:	e7bc      	b.n	80046b0 <_printf_i+0x14c>
 8004736:	682b      	ldr	r3, [r5, #0]
 8004738:	1d1a      	adds	r2, r3, #4
 800473a:	602a      	str	r2, [r5, #0]
 800473c:	681d      	ldr	r5, [r3, #0]
 800473e:	6862      	ldr	r2, [r4, #4]
 8004740:	2100      	movs	r1, #0
 8004742:	4628      	mov	r0, r5
 8004744:	f7fb fd4c 	bl	80001e0 <memchr>
 8004748:	b108      	cbz	r0, 800474e <_printf_i+0x1ea>
 800474a:	1b40      	subs	r0, r0, r5
 800474c:	6060      	str	r0, [r4, #4]
 800474e:	6863      	ldr	r3, [r4, #4]
 8004750:	6123      	str	r3, [r4, #16]
 8004752:	2300      	movs	r3, #0
 8004754:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004758:	e7aa      	b.n	80046b0 <_printf_i+0x14c>
 800475a:	6923      	ldr	r3, [r4, #16]
 800475c:	462a      	mov	r2, r5
 800475e:	4649      	mov	r1, r9
 8004760:	4640      	mov	r0, r8
 8004762:	47d0      	blx	sl
 8004764:	3001      	adds	r0, #1
 8004766:	d0ad      	beq.n	80046c4 <_printf_i+0x160>
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	079b      	lsls	r3, r3, #30
 800476c:	d413      	bmi.n	8004796 <_printf_i+0x232>
 800476e:	68e0      	ldr	r0, [r4, #12]
 8004770:	9b03      	ldr	r3, [sp, #12]
 8004772:	4298      	cmp	r0, r3
 8004774:	bfb8      	it	lt
 8004776:	4618      	movlt	r0, r3
 8004778:	e7a6      	b.n	80046c8 <_printf_i+0x164>
 800477a:	2301      	movs	r3, #1
 800477c:	4632      	mov	r2, r6
 800477e:	4649      	mov	r1, r9
 8004780:	4640      	mov	r0, r8
 8004782:	47d0      	blx	sl
 8004784:	3001      	adds	r0, #1
 8004786:	d09d      	beq.n	80046c4 <_printf_i+0x160>
 8004788:	3501      	adds	r5, #1
 800478a:	68e3      	ldr	r3, [r4, #12]
 800478c:	9903      	ldr	r1, [sp, #12]
 800478e:	1a5b      	subs	r3, r3, r1
 8004790:	42ab      	cmp	r3, r5
 8004792:	dcf2      	bgt.n	800477a <_printf_i+0x216>
 8004794:	e7eb      	b.n	800476e <_printf_i+0x20a>
 8004796:	2500      	movs	r5, #0
 8004798:	f104 0619 	add.w	r6, r4, #25
 800479c:	e7f5      	b.n	800478a <_printf_i+0x226>
 800479e:	bf00      	nop
 80047a0:	080089c3 	.word	0x080089c3
 80047a4:	080089d4 	.word	0x080089d4

080047a8 <_scanf_float>:
 80047a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ac:	b087      	sub	sp, #28
 80047ae:	4617      	mov	r7, r2
 80047b0:	9303      	str	r3, [sp, #12]
 80047b2:	688b      	ldr	r3, [r1, #8]
 80047b4:	1e5a      	subs	r2, r3, #1
 80047b6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80047ba:	bf83      	ittte	hi
 80047bc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80047c0:	195b      	addhi	r3, r3, r5
 80047c2:	9302      	strhi	r3, [sp, #8]
 80047c4:	2300      	movls	r3, #0
 80047c6:	bf86      	itte	hi
 80047c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80047cc:	608b      	strhi	r3, [r1, #8]
 80047ce:	9302      	strls	r3, [sp, #8]
 80047d0:	680b      	ldr	r3, [r1, #0]
 80047d2:	468b      	mov	fp, r1
 80047d4:	2500      	movs	r5, #0
 80047d6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80047da:	f84b 3b1c 	str.w	r3, [fp], #28
 80047de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80047e2:	4680      	mov	r8, r0
 80047e4:	460c      	mov	r4, r1
 80047e6:	465e      	mov	r6, fp
 80047e8:	46aa      	mov	sl, r5
 80047ea:	46a9      	mov	r9, r5
 80047ec:	9501      	str	r5, [sp, #4]
 80047ee:	68a2      	ldr	r2, [r4, #8]
 80047f0:	b152      	cbz	r2, 8004808 <_scanf_float+0x60>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	2b4e      	cmp	r3, #78	; 0x4e
 80047f8:	d864      	bhi.n	80048c4 <_scanf_float+0x11c>
 80047fa:	2b40      	cmp	r3, #64	; 0x40
 80047fc:	d83c      	bhi.n	8004878 <_scanf_float+0xd0>
 80047fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004802:	b2c8      	uxtb	r0, r1
 8004804:	280e      	cmp	r0, #14
 8004806:	d93a      	bls.n	800487e <_scanf_float+0xd6>
 8004808:	f1b9 0f00 	cmp.w	r9, #0
 800480c:	d003      	beq.n	8004816 <_scanf_float+0x6e>
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004814:	6023      	str	r3, [r4, #0]
 8004816:	f10a 3aff 	add.w	sl, sl, #4294967295
 800481a:	f1ba 0f01 	cmp.w	sl, #1
 800481e:	f200 8113 	bhi.w	8004a48 <_scanf_float+0x2a0>
 8004822:	455e      	cmp	r6, fp
 8004824:	f200 8105 	bhi.w	8004a32 <_scanf_float+0x28a>
 8004828:	2501      	movs	r5, #1
 800482a:	4628      	mov	r0, r5
 800482c:	b007      	add	sp, #28
 800482e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004832:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004836:	2a0d      	cmp	r2, #13
 8004838:	d8e6      	bhi.n	8004808 <_scanf_float+0x60>
 800483a:	a101      	add	r1, pc, #4	; (adr r1, 8004840 <_scanf_float+0x98>)
 800483c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004840:	0800497f 	.word	0x0800497f
 8004844:	08004809 	.word	0x08004809
 8004848:	08004809 	.word	0x08004809
 800484c:	08004809 	.word	0x08004809
 8004850:	080049df 	.word	0x080049df
 8004854:	080049b7 	.word	0x080049b7
 8004858:	08004809 	.word	0x08004809
 800485c:	08004809 	.word	0x08004809
 8004860:	0800498d 	.word	0x0800498d
 8004864:	08004809 	.word	0x08004809
 8004868:	08004809 	.word	0x08004809
 800486c:	08004809 	.word	0x08004809
 8004870:	08004809 	.word	0x08004809
 8004874:	08004945 	.word	0x08004945
 8004878:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800487c:	e7db      	b.n	8004836 <_scanf_float+0x8e>
 800487e:	290e      	cmp	r1, #14
 8004880:	d8c2      	bhi.n	8004808 <_scanf_float+0x60>
 8004882:	a001      	add	r0, pc, #4	; (adr r0, 8004888 <_scanf_float+0xe0>)
 8004884:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004888:	08004937 	.word	0x08004937
 800488c:	08004809 	.word	0x08004809
 8004890:	08004937 	.word	0x08004937
 8004894:	080049cb 	.word	0x080049cb
 8004898:	08004809 	.word	0x08004809
 800489c:	080048e5 	.word	0x080048e5
 80048a0:	08004921 	.word	0x08004921
 80048a4:	08004921 	.word	0x08004921
 80048a8:	08004921 	.word	0x08004921
 80048ac:	08004921 	.word	0x08004921
 80048b0:	08004921 	.word	0x08004921
 80048b4:	08004921 	.word	0x08004921
 80048b8:	08004921 	.word	0x08004921
 80048bc:	08004921 	.word	0x08004921
 80048c0:	08004921 	.word	0x08004921
 80048c4:	2b6e      	cmp	r3, #110	; 0x6e
 80048c6:	d809      	bhi.n	80048dc <_scanf_float+0x134>
 80048c8:	2b60      	cmp	r3, #96	; 0x60
 80048ca:	d8b2      	bhi.n	8004832 <_scanf_float+0x8a>
 80048cc:	2b54      	cmp	r3, #84	; 0x54
 80048ce:	d077      	beq.n	80049c0 <_scanf_float+0x218>
 80048d0:	2b59      	cmp	r3, #89	; 0x59
 80048d2:	d199      	bne.n	8004808 <_scanf_float+0x60>
 80048d4:	2d07      	cmp	r5, #7
 80048d6:	d197      	bne.n	8004808 <_scanf_float+0x60>
 80048d8:	2508      	movs	r5, #8
 80048da:	e029      	b.n	8004930 <_scanf_float+0x188>
 80048dc:	2b74      	cmp	r3, #116	; 0x74
 80048de:	d06f      	beq.n	80049c0 <_scanf_float+0x218>
 80048e0:	2b79      	cmp	r3, #121	; 0x79
 80048e2:	e7f6      	b.n	80048d2 <_scanf_float+0x12a>
 80048e4:	6821      	ldr	r1, [r4, #0]
 80048e6:	05c8      	lsls	r0, r1, #23
 80048e8:	d51a      	bpl.n	8004920 <_scanf_float+0x178>
 80048ea:	9b02      	ldr	r3, [sp, #8]
 80048ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80048f0:	6021      	str	r1, [r4, #0]
 80048f2:	f109 0901 	add.w	r9, r9, #1
 80048f6:	b11b      	cbz	r3, 8004900 <_scanf_float+0x158>
 80048f8:	3b01      	subs	r3, #1
 80048fa:	3201      	adds	r2, #1
 80048fc:	9302      	str	r3, [sp, #8]
 80048fe:	60a2      	str	r2, [r4, #8]
 8004900:	68a3      	ldr	r3, [r4, #8]
 8004902:	3b01      	subs	r3, #1
 8004904:	60a3      	str	r3, [r4, #8]
 8004906:	6923      	ldr	r3, [r4, #16]
 8004908:	3301      	adds	r3, #1
 800490a:	6123      	str	r3, [r4, #16]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	3b01      	subs	r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	607b      	str	r3, [r7, #4]
 8004914:	f340 8084 	ble.w	8004a20 <_scanf_float+0x278>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	3301      	adds	r3, #1
 800491c:	603b      	str	r3, [r7, #0]
 800491e:	e766      	b.n	80047ee <_scanf_float+0x46>
 8004920:	eb1a 0f05 	cmn.w	sl, r5
 8004924:	f47f af70 	bne.w	8004808 <_scanf_float+0x60>
 8004928:	6822      	ldr	r2, [r4, #0]
 800492a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800492e:	6022      	str	r2, [r4, #0]
 8004930:	f806 3b01 	strb.w	r3, [r6], #1
 8004934:	e7e4      	b.n	8004900 <_scanf_float+0x158>
 8004936:	6822      	ldr	r2, [r4, #0]
 8004938:	0610      	lsls	r0, r2, #24
 800493a:	f57f af65 	bpl.w	8004808 <_scanf_float+0x60>
 800493e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004942:	e7f4      	b.n	800492e <_scanf_float+0x186>
 8004944:	f1ba 0f00 	cmp.w	sl, #0
 8004948:	d10e      	bne.n	8004968 <_scanf_float+0x1c0>
 800494a:	f1b9 0f00 	cmp.w	r9, #0
 800494e:	d10e      	bne.n	800496e <_scanf_float+0x1c6>
 8004950:	6822      	ldr	r2, [r4, #0]
 8004952:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004956:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800495a:	d108      	bne.n	800496e <_scanf_float+0x1c6>
 800495c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004960:	6022      	str	r2, [r4, #0]
 8004962:	f04f 0a01 	mov.w	sl, #1
 8004966:	e7e3      	b.n	8004930 <_scanf_float+0x188>
 8004968:	f1ba 0f02 	cmp.w	sl, #2
 800496c:	d055      	beq.n	8004a1a <_scanf_float+0x272>
 800496e:	2d01      	cmp	r5, #1
 8004970:	d002      	beq.n	8004978 <_scanf_float+0x1d0>
 8004972:	2d04      	cmp	r5, #4
 8004974:	f47f af48 	bne.w	8004808 <_scanf_float+0x60>
 8004978:	3501      	adds	r5, #1
 800497a:	b2ed      	uxtb	r5, r5
 800497c:	e7d8      	b.n	8004930 <_scanf_float+0x188>
 800497e:	f1ba 0f01 	cmp.w	sl, #1
 8004982:	f47f af41 	bne.w	8004808 <_scanf_float+0x60>
 8004986:	f04f 0a02 	mov.w	sl, #2
 800498a:	e7d1      	b.n	8004930 <_scanf_float+0x188>
 800498c:	b97d      	cbnz	r5, 80049ae <_scanf_float+0x206>
 800498e:	f1b9 0f00 	cmp.w	r9, #0
 8004992:	f47f af3c 	bne.w	800480e <_scanf_float+0x66>
 8004996:	6822      	ldr	r2, [r4, #0]
 8004998:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800499c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80049a0:	f47f af39 	bne.w	8004816 <_scanf_float+0x6e>
 80049a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80049a8:	6022      	str	r2, [r4, #0]
 80049aa:	2501      	movs	r5, #1
 80049ac:	e7c0      	b.n	8004930 <_scanf_float+0x188>
 80049ae:	2d03      	cmp	r5, #3
 80049b0:	d0e2      	beq.n	8004978 <_scanf_float+0x1d0>
 80049b2:	2d05      	cmp	r5, #5
 80049b4:	e7de      	b.n	8004974 <_scanf_float+0x1cc>
 80049b6:	2d02      	cmp	r5, #2
 80049b8:	f47f af26 	bne.w	8004808 <_scanf_float+0x60>
 80049bc:	2503      	movs	r5, #3
 80049be:	e7b7      	b.n	8004930 <_scanf_float+0x188>
 80049c0:	2d06      	cmp	r5, #6
 80049c2:	f47f af21 	bne.w	8004808 <_scanf_float+0x60>
 80049c6:	2507      	movs	r5, #7
 80049c8:	e7b2      	b.n	8004930 <_scanf_float+0x188>
 80049ca:	6822      	ldr	r2, [r4, #0]
 80049cc:	0591      	lsls	r1, r2, #22
 80049ce:	f57f af1b 	bpl.w	8004808 <_scanf_float+0x60>
 80049d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80049d6:	6022      	str	r2, [r4, #0]
 80049d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80049dc:	e7a8      	b.n	8004930 <_scanf_float+0x188>
 80049de:	6822      	ldr	r2, [r4, #0]
 80049e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80049e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80049e8:	d006      	beq.n	80049f8 <_scanf_float+0x250>
 80049ea:	0550      	lsls	r0, r2, #21
 80049ec:	f57f af0c 	bpl.w	8004808 <_scanf_float+0x60>
 80049f0:	f1b9 0f00 	cmp.w	r9, #0
 80049f4:	f43f af0f 	beq.w	8004816 <_scanf_float+0x6e>
 80049f8:	0591      	lsls	r1, r2, #22
 80049fa:	bf58      	it	pl
 80049fc:	9901      	ldrpl	r1, [sp, #4]
 80049fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a02:	bf58      	it	pl
 8004a04:	eba9 0101 	subpl.w	r1, r9, r1
 8004a08:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004a0c:	bf58      	it	pl
 8004a0e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004a12:	6022      	str	r2, [r4, #0]
 8004a14:	f04f 0900 	mov.w	r9, #0
 8004a18:	e78a      	b.n	8004930 <_scanf_float+0x188>
 8004a1a:	f04f 0a03 	mov.w	sl, #3
 8004a1e:	e787      	b.n	8004930 <_scanf_float+0x188>
 8004a20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a24:	4639      	mov	r1, r7
 8004a26:	4640      	mov	r0, r8
 8004a28:	4798      	blx	r3
 8004a2a:	2800      	cmp	r0, #0
 8004a2c:	f43f aedf 	beq.w	80047ee <_scanf_float+0x46>
 8004a30:	e6ea      	b.n	8004808 <_scanf_float+0x60>
 8004a32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a3a:	463a      	mov	r2, r7
 8004a3c:	4640      	mov	r0, r8
 8004a3e:	4798      	blx	r3
 8004a40:	6923      	ldr	r3, [r4, #16]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	6123      	str	r3, [r4, #16]
 8004a46:	e6ec      	b.n	8004822 <_scanf_float+0x7a>
 8004a48:	1e6b      	subs	r3, r5, #1
 8004a4a:	2b06      	cmp	r3, #6
 8004a4c:	d825      	bhi.n	8004a9a <_scanf_float+0x2f2>
 8004a4e:	2d02      	cmp	r5, #2
 8004a50:	d836      	bhi.n	8004ac0 <_scanf_float+0x318>
 8004a52:	455e      	cmp	r6, fp
 8004a54:	f67f aee8 	bls.w	8004828 <_scanf_float+0x80>
 8004a58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a5c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a60:	463a      	mov	r2, r7
 8004a62:	4640      	mov	r0, r8
 8004a64:	4798      	blx	r3
 8004a66:	6923      	ldr	r3, [r4, #16]
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	6123      	str	r3, [r4, #16]
 8004a6c:	e7f1      	b.n	8004a52 <_scanf_float+0x2aa>
 8004a6e:	9802      	ldr	r0, [sp, #8]
 8004a70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a74:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004a78:	9002      	str	r0, [sp, #8]
 8004a7a:	463a      	mov	r2, r7
 8004a7c:	4640      	mov	r0, r8
 8004a7e:	4798      	blx	r3
 8004a80:	6923      	ldr	r3, [r4, #16]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	6123      	str	r3, [r4, #16]
 8004a86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a8a:	fa5f fa8a 	uxtb.w	sl, sl
 8004a8e:	f1ba 0f02 	cmp.w	sl, #2
 8004a92:	d1ec      	bne.n	8004a6e <_scanf_float+0x2c6>
 8004a94:	3d03      	subs	r5, #3
 8004a96:	b2ed      	uxtb	r5, r5
 8004a98:	1b76      	subs	r6, r6, r5
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	05da      	lsls	r2, r3, #23
 8004a9e:	d52f      	bpl.n	8004b00 <_scanf_float+0x358>
 8004aa0:	055b      	lsls	r3, r3, #21
 8004aa2:	d510      	bpl.n	8004ac6 <_scanf_float+0x31e>
 8004aa4:	455e      	cmp	r6, fp
 8004aa6:	f67f aebf 	bls.w	8004828 <_scanf_float+0x80>
 8004aaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004aae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ab2:	463a      	mov	r2, r7
 8004ab4:	4640      	mov	r0, r8
 8004ab6:	4798      	blx	r3
 8004ab8:	6923      	ldr	r3, [r4, #16]
 8004aba:	3b01      	subs	r3, #1
 8004abc:	6123      	str	r3, [r4, #16]
 8004abe:	e7f1      	b.n	8004aa4 <_scanf_float+0x2fc>
 8004ac0:	46aa      	mov	sl, r5
 8004ac2:	9602      	str	r6, [sp, #8]
 8004ac4:	e7df      	b.n	8004a86 <_scanf_float+0x2de>
 8004ac6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004aca:	6923      	ldr	r3, [r4, #16]
 8004acc:	2965      	cmp	r1, #101	; 0x65
 8004ace:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ad2:	f106 35ff 	add.w	r5, r6, #4294967295
 8004ad6:	6123      	str	r3, [r4, #16]
 8004ad8:	d00c      	beq.n	8004af4 <_scanf_float+0x34c>
 8004ada:	2945      	cmp	r1, #69	; 0x45
 8004adc:	d00a      	beq.n	8004af4 <_scanf_float+0x34c>
 8004ade:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ae2:	463a      	mov	r2, r7
 8004ae4:	4640      	mov	r0, r8
 8004ae6:	4798      	blx	r3
 8004ae8:	6923      	ldr	r3, [r4, #16]
 8004aea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	1eb5      	subs	r5, r6, #2
 8004af2:	6123      	str	r3, [r4, #16]
 8004af4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004af8:	463a      	mov	r2, r7
 8004afa:	4640      	mov	r0, r8
 8004afc:	4798      	blx	r3
 8004afe:	462e      	mov	r6, r5
 8004b00:	6825      	ldr	r5, [r4, #0]
 8004b02:	f015 0510 	ands.w	r5, r5, #16
 8004b06:	d158      	bne.n	8004bba <_scanf_float+0x412>
 8004b08:	7035      	strb	r5, [r6, #0]
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b14:	d11c      	bne.n	8004b50 <_scanf_float+0x3a8>
 8004b16:	9b01      	ldr	r3, [sp, #4]
 8004b18:	454b      	cmp	r3, r9
 8004b1a:	eba3 0209 	sub.w	r2, r3, r9
 8004b1e:	d124      	bne.n	8004b6a <_scanf_float+0x3c2>
 8004b20:	2200      	movs	r2, #0
 8004b22:	4659      	mov	r1, fp
 8004b24:	4640      	mov	r0, r8
 8004b26:	f002 fc67 	bl	80073f8 <_strtod_r>
 8004b2a:	9b03      	ldr	r3, [sp, #12]
 8004b2c:	6821      	ldr	r1, [r4, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f011 0f02 	tst.w	r1, #2
 8004b34:	ec57 6b10 	vmov	r6, r7, d0
 8004b38:	f103 0204 	add.w	r2, r3, #4
 8004b3c:	d020      	beq.n	8004b80 <_scanf_float+0x3d8>
 8004b3e:	9903      	ldr	r1, [sp, #12]
 8004b40:	600a      	str	r2, [r1, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	e9c3 6700 	strd	r6, r7, [r3]
 8004b48:	68e3      	ldr	r3, [r4, #12]
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	60e3      	str	r3, [r4, #12]
 8004b4e:	e66c      	b.n	800482a <_scanf_float+0x82>
 8004b50:	9b04      	ldr	r3, [sp, #16]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d0e4      	beq.n	8004b20 <_scanf_float+0x378>
 8004b56:	9905      	ldr	r1, [sp, #20]
 8004b58:	230a      	movs	r3, #10
 8004b5a:	462a      	mov	r2, r5
 8004b5c:	3101      	adds	r1, #1
 8004b5e:	4640      	mov	r0, r8
 8004b60:	f002 fcd2 	bl	8007508 <_strtol_r>
 8004b64:	9b04      	ldr	r3, [sp, #16]
 8004b66:	9e05      	ldr	r6, [sp, #20]
 8004b68:	1ac2      	subs	r2, r0, r3
 8004b6a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004b6e:	429e      	cmp	r6, r3
 8004b70:	bf28      	it	cs
 8004b72:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004b76:	4912      	ldr	r1, [pc, #72]	; (8004bc0 <_scanf_float+0x418>)
 8004b78:	4630      	mov	r0, r6
 8004b7a:	f000 f8e7 	bl	8004d4c <siprintf>
 8004b7e:	e7cf      	b.n	8004b20 <_scanf_float+0x378>
 8004b80:	f011 0f04 	tst.w	r1, #4
 8004b84:	9903      	ldr	r1, [sp, #12]
 8004b86:	600a      	str	r2, [r1, #0]
 8004b88:	d1db      	bne.n	8004b42 <_scanf_float+0x39a>
 8004b8a:	f8d3 8000 	ldr.w	r8, [r3]
 8004b8e:	ee10 2a10 	vmov	r2, s0
 8004b92:	ee10 0a10 	vmov	r0, s0
 8004b96:	463b      	mov	r3, r7
 8004b98:	4639      	mov	r1, r7
 8004b9a:	f7fb ffcf 	bl	8000b3c <__aeabi_dcmpun>
 8004b9e:	b128      	cbz	r0, 8004bac <_scanf_float+0x404>
 8004ba0:	4808      	ldr	r0, [pc, #32]	; (8004bc4 <_scanf_float+0x41c>)
 8004ba2:	f000 f9ef 	bl	8004f84 <nanf>
 8004ba6:	ed88 0a00 	vstr	s0, [r8]
 8004baa:	e7cd      	b.n	8004b48 <_scanf_float+0x3a0>
 8004bac:	4630      	mov	r0, r6
 8004bae:	4639      	mov	r1, r7
 8004bb0:	f7fc f822 	bl	8000bf8 <__aeabi_d2f>
 8004bb4:	f8c8 0000 	str.w	r0, [r8]
 8004bb8:	e7c6      	b.n	8004b48 <_scanf_float+0x3a0>
 8004bba:	2500      	movs	r5, #0
 8004bbc:	e635      	b.n	800482a <_scanf_float+0x82>
 8004bbe:	bf00      	nop
 8004bc0:	080089e5 	.word	0x080089e5
 8004bc4:	08008720 	.word	0x08008720

08004bc8 <std>:
 8004bc8:	2300      	movs	r3, #0
 8004bca:	b510      	push	{r4, lr}
 8004bcc:	4604      	mov	r4, r0
 8004bce:	e9c0 3300 	strd	r3, r3, [r0]
 8004bd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004bd6:	6083      	str	r3, [r0, #8]
 8004bd8:	8181      	strh	r1, [r0, #12]
 8004bda:	6643      	str	r3, [r0, #100]	; 0x64
 8004bdc:	81c2      	strh	r2, [r0, #14]
 8004bde:	6183      	str	r3, [r0, #24]
 8004be0:	4619      	mov	r1, r3
 8004be2:	2208      	movs	r2, #8
 8004be4:	305c      	adds	r0, #92	; 0x5c
 8004be6:	f000 f94d 	bl	8004e84 <memset>
 8004bea:	4b0d      	ldr	r3, [pc, #52]	; (8004c20 <std+0x58>)
 8004bec:	6263      	str	r3, [r4, #36]	; 0x24
 8004bee:	4b0d      	ldr	r3, [pc, #52]	; (8004c24 <std+0x5c>)
 8004bf0:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bf2:	4b0d      	ldr	r3, [pc, #52]	; (8004c28 <std+0x60>)
 8004bf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bf6:	4b0d      	ldr	r3, [pc, #52]	; (8004c2c <std+0x64>)
 8004bf8:	6323      	str	r3, [r4, #48]	; 0x30
 8004bfa:	4b0d      	ldr	r3, [pc, #52]	; (8004c30 <std+0x68>)
 8004bfc:	6224      	str	r4, [r4, #32]
 8004bfe:	429c      	cmp	r4, r3
 8004c00:	d006      	beq.n	8004c10 <std+0x48>
 8004c02:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004c06:	4294      	cmp	r4, r2
 8004c08:	d002      	beq.n	8004c10 <std+0x48>
 8004c0a:	33d0      	adds	r3, #208	; 0xd0
 8004c0c:	429c      	cmp	r4, r3
 8004c0e:	d105      	bne.n	8004c1c <std+0x54>
 8004c10:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c18:	f000 b9b0 	b.w	8004f7c <__retarget_lock_init_recursive>
 8004c1c:	bd10      	pop	{r4, pc}
 8004c1e:	bf00      	nop
 8004c20:	08004d8d 	.word	0x08004d8d
 8004c24:	08004daf 	.word	0x08004daf
 8004c28:	08004de7 	.word	0x08004de7
 8004c2c:	08004e0b 	.word	0x08004e0b
 8004c30:	20000588 	.word	0x20000588

08004c34 <stdio_exit_handler>:
 8004c34:	4a02      	ldr	r2, [pc, #8]	; (8004c40 <stdio_exit_handler+0xc>)
 8004c36:	4903      	ldr	r1, [pc, #12]	; (8004c44 <stdio_exit_handler+0x10>)
 8004c38:	4803      	ldr	r0, [pc, #12]	; (8004c48 <stdio_exit_handler+0x14>)
 8004c3a:	f000 b869 	b.w	8004d10 <_fwalk_sglue>
 8004c3e:	bf00      	nop
 8004c40:	20000010 	.word	0x20000010
 8004c44:	080078c9 	.word	0x080078c9
 8004c48:	2000001c 	.word	0x2000001c

08004c4c <cleanup_stdio>:
 8004c4c:	6841      	ldr	r1, [r0, #4]
 8004c4e:	4b0c      	ldr	r3, [pc, #48]	; (8004c80 <cleanup_stdio+0x34>)
 8004c50:	4299      	cmp	r1, r3
 8004c52:	b510      	push	{r4, lr}
 8004c54:	4604      	mov	r4, r0
 8004c56:	d001      	beq.n	8004c5c <cleanup_stdio+0x10>
 8004c58:	f002 fe36 	bl	80078c8 <_fflush_r>
 8004c5c:	68a1      	ldr	r1, [r4, #8]
 8004c5e:	4b09      	ldr	r3, [pc, #36]	; (8004c84 <cleanup_stdio+0x38>)
 8004c60:	4299      	cmp	r1, r3
 8004c62:	d002      	beq.n	8004c6a <cleanup_stdio+0x1e>
 8004c64:	4620      	mov	r0, r4
 8004c66:	f002 fe2f 	bl	80078c8 <_fflush_r>
 8004c6a:	68e1      	ldr	r1, [r4, #12]
 8004c6c:	4b06      	ldr	r3, [pc, #24]	; (8004c88 <cleanup_stdio+0x3c>)
 8004c6e:	4299      	cmp	r1, r3
 8004c70:	d004      	beq.n	8004c7c <cleanup_stdio+0x30>
 8004c72:	4620      	mov	r0, r4
 8004c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c78:	f002 be26 	b.w	80078c8 <_fflush_r>
 8004c7c:	bd10      	pop	{r4, pc}
 8004c7e:	bf00      	nop
 8004c80:	20000588 	.word	0x20000588
 8004c84:	200005f0 	.word	0x200005f0
 8004c88:	20000658 	.word	0x20000658

08004c8c <global_stdio_init.part.0>:
 8004c8c:	b510      	push	{r4, lr}
 8004c8e:	4b0b      	ldr	r3, [pc, #44]	; (8004cbc <global_stdio_init.part.0+0x30>)
 8004c90:	4c0b      	ldr	r4, [pc, #44]	; (8004cc0 <global_stdio_init.part.0+0x34>)
 8004c92:	4a0c      	ldr	r2, [pc, #48]	; (8004cc4 <global_stdio_init.part.0+0x38>)
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	4620      	mov	r0, r4
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2104      	movs	r1, #4
 8004c9c:	f7ff ff94 	bl	8004bc8 <std>
 8004ca0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	2109      	movs	r1, #9
 8004ca8:	f7ff ff8e 	bl	8004bc8 <std>
 8004cac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cb6:	2112      	movs	r1, #18
 8004cb8:	f7ff bf86 	b.w	8004bc8 <std>
 8004cbc:	200006c0 	.word	0x200006c0
 8004cc0:	20000588 	.word	0x20000588
 8004cc4:	08004c35 	.word	0x08004c35

08004cc8 <__sfp_lock_acquire>:
 8004cc8:	4801      	ldr	r0, [pc, #4]	; (8004cd0 <__sfp_lock_acquire+0x8>)
 8004cca:	f000 b958 	b.w	8004f7e <__retarget_lock_acquire_recursive>
 8004cce:	bf00      	nop
 8004cd0:	200006c9 	.word	0x200006c9

08004cd4 <__sfp_lock_release>:
 8004cd4:	4801      	ldr	r0, [pc, #4]	; (8004cdc <__sfp_lock_release+0x8>)
 8004cd6:	f000 b953 	b.w	8004f80 <__retarget_lock_release_recursive>
 8004cda:	bf00      	nop
 8004cdc:	200006c9 	.word	0x200006c9

08004ce0 <__sinit>:
 8004ce0:	b510      	push	{r4, lr}
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	f7ff fff0 	bl	8004cc8 <__sfp_lock_acquire>
 8004ce8:	6a23      	ldr	r3, [r4, #32]
 8004cea:	b11b      	cbz	r3, 8004cf4 <__sinit+0x14>
 8004cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cf0:	f7ff bff0 	b.w	8004cd4 <__sfp_lock_release>
 8004cf4:	4b04      	ldr	r3, [pc, #16]	; (8004d08 <__sinit+0x28>)
 8004cf6:	6223      	str	r3, [r4, #32]
 8004cf8:	4b04      	ldr	r3, [pc, #16]	; (8004d0c <__sinit+0x2c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1f5      	bne.n	8004cec <__sinit+0xc>
 8004d00:	f7ff ffc4 	bl	8004c8c <global_stdio_init.part.0>
 8004d04:	e7f2      	b.n	8004cec <__sinit+0xc>
 8004d06:	bf00      	nop
 8004d08:	08004c4d 	.word	0x08004c4d
 8004d0c:	200006c0 	.word	0x200006c0

08004d10 <_fwalk_sglue>:
 8004d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d14:	4607      	mov	r7, r0
 8004d16:	4688      	mov	r8, r1
 8004d18:	4614      	mov	r4, r2
 8004d1a:	2600      	movs	r6, #0
 8004d1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d20:	f1b9 0901 	subs.w	r9, r9, #1
 8004d24:	d505      	bpl.n	8004d32 <_fwalk_sglue+0x22>
 8004d26:	6824      	ldr	r4, [r4, #0]
 8004d28:	2c00      	cmp	r4, #0
 8004d2a:	d1f7      	bne.n	8004d1c <_fwalk_sglue+0xc>
 8004d2c:	4630      	mov	r0, r6
 8004d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d32:	89ab      	ldrh	r3, [r5, #12]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d907      	bls.n	8004d48 <_fwalk_sglue+0x38>
 8004d38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	d003      	beq.n	8004d48 <_fwalk_sglue+0x38>
 8004d40:	4629      	mov	r1, r5
 8004d42:	4638      	mov	r0, r7
 8004d44:	47c0      	blx	r8
 8004d46:	4306      	orrs	r6, r0
 8004d48:	3568      	adds	r5, #104	; 0x68
 8004d4a:	e7e9      	b.n	8004d20 <_fwalk_sglue+0x10>

08004d4c <siprintf>:
 8004d4c:	b40e      	push	{r1, r2, r3}
 8004d4e:	b500      	push	{lr}
 8004d50:	b09c      	sub	sp, #112	; 0x70
 8004d52:	ab1d      	add	r3, sp, #116	; 0x74
 8004d54:	9002      	str	r0, [sp, #8]
 8004d56:	9006      	str	r0, [sp, #24]
 8004d58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d5c:	4809      	ldr	r0, [pc, #36]	; (8004d84 <siprintf+0x38>)
 8004d5e:	9107      	str	r1, [sp, #28]
 8004d60:	9104      	str	r1, [sp, #16]
 8004d62:	4909      	ldr	r1, [pc, #36]	; (8004d88 <siprintf+0x3c>)
 8004d64:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d68:	9105      	str	r1, [sp, #20]
 8004d6a:	6800      	ldr	r0, [r0, #0]
 8004d6c:	9301      	str	r3, [sp, #4]
 8004d6e:	a902      	add	r1, sp, #8
 8004d70:	f002 fc26 	bl	80075c0 <_svfiprintf_r>
 8004d74:	9b02      	ldr	r3, [sp, #8]
 8004d76:	2200      	movs	r2, #0
 8004d78:	701a      	strb	r2, [r3, #0]
 8004d7a:	b01c      	add	sp, #112	; 0x70
 8004d7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d80:	b003      	add	sp, #12
 8004d82:	4770      	bx	lr
 8004d84:	20000068 	.word	0x20000068
 8004d88:	ffff0208 	.word	0xffff0208

08004d8c <__sread>:
 8004d8c:	b510      	push	{r4, lr}
 8004d8e:	460c      	mov	r4, r1
 8004d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d94:	f000 f8a4 	bl	8004ee0 <_read_r>
 8004d98:	2800      	cmp	r0, #0
 8004d9a:	bfab      	itete	ge
 8004d9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d9e:	89a3      	ldrhlt	r3, [r4, #12]
 8004da0:	181b      	addge	r3, r3, r0
 8004da2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004da6:	bfac      	ite	ge
 8004da8:	6563      	strge	r3, [r4, #84]	; 0x54
 8004daa:	81a3      	strhlt	r3, [r4, #12]
 8004dac:	bd10      	pop	{r4, pc}

08004dae <__swrite>:
 8004dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db2:	461f      	mov	r7, r3
 8004db4:	898b      	ldrh	r3, [r1, #12]
 8004db6:	05db      	lsls	r3, r3, #23
 8004db8:	4605      	mov	r5, r0
 8004dba:	460c      	mov	r4, r1
 8004dbc:	4616      	mov	r6, r2
 8004dbe:	d505      	bpl.n	8004dcc <__swrite+0x1e>
 8004dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f000 f878 	bl	8004ebc <_lseek_r>
 8004dcc:	89a3      	ldrh	r3, [r4, #12]
 8004dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004dd6:	81a3      	strh	r3, [r4, #12]
 8004dd8:	4632      	mov	r2, r6
 8004dda:	463b      	mov	r3, r7
 8004ddc:	4628      	mov	r0, r5
 8004dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004de2:	f000 b88f 	b.w	8004f04 <_write_r>

08004de6 <__sseek>:
 8004de6:	b510      	push	{r4, lr}
 8004de8:	460c      	mov	r4, r1
 8004dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dee:	f000 f865 	bl	8004ebc <_lseek_r>
 8004df2:	1c43      	adds	r3, r0, #1
 8004df4:	89a3      	ldrh	r3, [r4, #12]
 8004df6:	bf15      	itete	ne
 8004df8:	6560      	strne	r0, [r4, #84]	; 0x54
 8004dfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004dfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004e02:	81a3      	strheq	r3, [r4, #12]
 8004e04:	bf18      	it	ne
 8004e06:	81a3      	strhne	r3, [r4, #12]
 8004e08:	bd10      	pop	{r4, pc}

08004e0a <__sclose>:
 8004e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e0e:	f000 b845 	b.w	8004e9c <_close_r>

08004e12 <_vsniprintf_r>:
 8004e12:	b530      	push	{r4, r5, lr}
 8004e14:	4614      	mov	r4, r2
 8004e16:	2c00      	cmp	r4, #0
 8004e18:	b09b      	sub	sp, #108	; 0x6c
 8004e1a:	4605      	mov	r5, r0
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	da05      	bge.n	8004e2c <_vsniprintf_r+0x1a>
 8004e20:	238b      	movs	r3, #139	; 0x8b
 8004e22:	6003      	str	r3, [r0, #0]
 8004e24:	f04f 30ff 	mov.w	r0, #4294967295
 8004e28:	b01b      	add	sp, #108	; 0x6c
 8004e2a:	bd30      	pop	{r4, r5, pc}
 8004e2c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004e30:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004e34:	bf14      	ite	ne
 8004e36:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004e3a:	4623      	moveq	r3, r4
 8004e3c:	9302      	str	r3, [sp, #8]
 8004e3e:	9305      	str	r3, [sp, #20]
 8004e40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004e44:	9100      	str	r1, [sp, #0]
 8004e46:	9104      	str	r1, [sp, #16]
 8004e48:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004e4c:	4669      	mov	r1, sp
 8004e4e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004e50:	f002 fbb6 	bl	80075c0 <_svfiprintf_r>
 8004e54:	1c43      	adds	r3, r0, #1
 8004e56:	bfbc      	itt	lt
 8004e58:	238b      	movlt	r3, #139	; 0x8b
 8004e5a:	602b      	strlt	r3, [r5, #0]
 8004e5c:	2c00      	cmp	r4, #0
 8004e5e:	d0e3      	beq.n	8004e28 <_vsniprintf_r+0x16>
 8004e60:	9b00      	ldr	r3, [sp, #0]
 8004e62:	2200      	movs	r2, #0
 8004e64:	701a      	strb	r2, [r3, #0]
 8004e66:	e7df      	b.n	8004e28 <_vsniprintf_r+0x16>

08004e68 <vsniprintf>:
 8004e68:	b507      	push	{r0, r1, r2, lr}
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	460a      	mov	r2, r1
 8004e70:	4601      	mov	r1, r0
 8004e72:	4803      	ldr	r0, [pc, #12]	; (8004e80 <vsniprintf+0x18>)
 8004e74:	6800      	ldr	r0, [r0, #0]
 8004e76:	f7ff ffcc 	bl	8004e12 <_vsniprintf_r>
 8004e7a:	b003      	add	sp, #12
 8004e7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e80:	20000068 	.word	0x20000068

08004e84 <memset>:
 8004e84:	4402      	add	r2, r0
 8004e86:	4603      	mov	r3, r0
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d100      	bne.n	8004e8e <memset+0xa>
 8004e8c:	4770      	bx	lr
 8004e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e92:	e7f9      	b.n	8004e88 <memset+0x4>

08004e94 <_localeconv_r>:
 8004e94:	4800      	ldr	r0, [pc, #0]	; (8004e98 <_localeconv_r+0x4>)
 8004e96:	4770      	bx	lr
 8004e98:	2000015c 	.word	0x2000015c

08004e9c <_close_r>:
 8004e9c:	b538      	push	{r3, r4, r5, lr}
 8004e9e:	4d06      	ldr	r5, [pc, #24]	; (8004eb8 <_close_r+0x1c>)
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	4604      	mov	r4, r0
 8004ea4:	4608      	mov	r0, r1
 8004ea6:	602b      	str	r3, [r5, #0]
 8004ea8:	f7fc fbc0 	bl	800162c <_close>
 8004eac:	1c43      	adds	r3, r0, #1
 8004eae:	d102      	bne.n	8004eb6 <_close_r+0x1a>
 8004eb0:	682b      	ldr	r3, [r5, #0]
 8004eb2:	b103      	cbz	r3, 8004eb6 <_close_r+0x1a>
 8004eb4:	6023      	str	r3, [r4, #0]
 8004eb6:	bd38      	pop	{r3, r4, r5, pc}
 8004eb8:	200006c4 	.word	0x200006c4

08004ebc <_lseek_r>:
 8004ebc:	b538      	push	{r3, r4, r5, lr}
 8004ebe:	4d07      	ldr	r5, [pc, #28]	; (8004edc <_lseek_r+0x20>)
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	4608      	mov	r0, r1
 8004ec4:	4611      	mov	r1, r2
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	602a      	str	r2, [r5, #0]
 8004eca:	461a      	mov	r2, r3
 8004ecc:	f7fc fbb8 	bl	8001640 <_lseek>
 8004ed0:	1c43      	adds	r3, r0, #1
 8004ed2:	d102      	bne.n	8004eda <_lseek_r+0x1e>
 8004ed4:	682b      	ldr	r3, [r5, #0]
 8004ed6:	b103      	cbz	r3, 8004eda <_lseek_r+0x1e>
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	bd38      	pop	{r3, r4, r5, pc}
 8004edc:	200006c4 	.word	0x200006c4

08004ee0 <_read_r>:
 8004ee0:	b538      	push	{r3, r4, r5, lr}
 8004ee2:	4d07      	ldr	r5, [pc, #28]	; (8004f00 <_read_r+0x20>)
 8004ee4:	4604      	mov	r4, r0
 8004ee6:	4608      	mov	r0, r1
 8004ee8:	4611      	mov	r1, r2
 8004eea:	2200      	movs	r2, #0
 8004eec:	602a      	str	r2, [r5, #0]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f7fc fb80 	bl	80015f4 <_read>
 8004ef4:	1c43      	adds	r3, r0, #1
 8004ef6:	d102      	bne.n	8004efe <_read_r+0x1e>
 8004ef8:	682b      	ldr	r3, [r5, #0]
 8004efa:	b103      	cbz	r3, 8004efe <_read_r+0x1e>
 8004efc:	6023      	str	r3, [r4, #0]
 8004efe:	bd38      	pop	{r3, r4, r5, pc}
 8004f00:	200006c4 	.word	0x200006c4

08004f04 <_write_r>:
 8004f04:	b538      	push	{r3, r4, r5, lr}
 8004f06:	4d07      	ldr	r5, [pc, #28]	; (8004f24 <_write_r+0x20>)
 8004f08:	4604      	mov	r4, r0
 8004f0a:	4608      	mov	r0, r1
 8004f0c:	4611      	mov	r1, r2
 8004f0e:	2200      	movs	r2, #0
 8004f10:	602a      	str	r2, [r5, #0]
 8004f12:	461a      	mov	r2, r3
 8004f14:	f7fc fb7c 	bl	8001610 <_write>
 8004f18:	1c43      	adds	r3, r0, #1
 8004f1a:	d102      	bne.n	8004f22 <_write_r+0x1e>
 8004f1c:	682b      	ldr	r3, [r5, #0]
 8004f1e:	b103      	cbz	r3, 8004f22 <_write_r+0x1e>
 8004f20:	6023      	str	r3, [r4, #0]
 8004f22:	bd38      	pop	{r3, r4, r5, pc}
 8004f24:	200006c4 	.word	0x200006c4

08004f28 <__errno>:
 8004f28:	4b01      	ldr	r3, [pc, #4]	; (8004f30 <__errno+0x8>)
 8004f2a:	6818      	ldr	r0, [r3, #0]
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	20000068 	.word	0x20000068

08004f34 <__libc_init_array>:
 8004f34:	b570      	push	{r4, r5, r6, lr}
 8004f36:	4d0d      	ldr	r5, [pc, #52]	; (8004f6c <__libc_init_array+0x38>)
 8004f38:	4c0d      	ldr	r4, [pc, #52]	; (8004f70 <__libc_init_array+0x3c>)
 8004f3a:	1b64      	subs	r4, r4, r5
 8004f3c:	10a4      	asrs	r4, r4, #2
 8004f3e:	2600      	movs	r6, #0
 8004f40:	42a6      	cmp	r6, r4
 8004f42:	d109      	bne.n	8004f58 <__libc_init_array+0x24>
 8004f44:	4d0b      	ldr	r5, [pc, #44]	; (8004f74 <__libc_init_array+0x40>)
 8004f46:	4c0c      	ldr	r4, [pc, #48]	; (8004f78 <__libc_init_array+0x44>)
 8004f48:	f003 fbd6 	bl	80086f8 <_init>
 8004f4c:	1b64      	subs	r4, r4, r5
 8004f4e:	10a4      	asrs	r4, r4, #2
 8004f50:	2600      	movs	r6, #0
 8004f52:	42a6      	cmp	r6, r4
 8004f54:	d105      	bne.n	8004f62 <__libc_init_array+0x2e>
 8004f56:	bd70      	pop	{r4, r5, r6, pc}
 8004f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f5c:	4798      	blx	r3
 8004f5e:	3601      	adds	r6, #1
 8004f60:	e7ee      	b.n	8004f40 <__libc_init_array+0xc>
 8004f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f66:	4798      	blx	r3
 8004f68:	3601      	adds	r6, #1
 8004f6a:	e7f2      	b.n	8004f52 <__libc_init_array+0x1e>
 8004f6c:	08008de0 	.word	0x08008de0
 8004f70:	08008de0 	.word	0x08008de0
 8004f74:	08008de0 	.word	0x08008de0
 8004f78:	08008de4 	.word	0x08008de4

08004f7c <__retarget_lock_init_recursive>:
 8004f7c:	4770      	bx	lr

08004f7e <__retarget_lock_acquire_recursive>:
 8004f7e:	4770      	bx	lr

08004f80 <__retarget_lock_release_recursive>:
 8004f80:	4770      	bx	lr
	...

08004f84 <nanf>:
 8004f84:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004f8c <nanf+0x8>
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	7fc00000 	.word	0x7fc00000

08004f90 <quorem>:
 8004f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f94:	6903      	ldr	r3, [r0, #16]
 8004f96:	690c      	ldr	r4, [r1, #16]
 8004f98:	42a3      	cmp	r3, r4
 8004f9a:	4607      	mov	r7, r0
 8004f9c:	db7e      	blt.n	800509c <quorem+0x10c>
 8004f9e:	3c01      	subs	r4, #1
 8004fa0:	f101 0814 	add.w	r8, r1, #20
 8004fa4:	f100 0514 	add.w	r5, r0, #20
 8004fa8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004fac:	9301      	str	r3, [sp, #4]
 8004fae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004fb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004fbe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004fc2:	fbb2 f6f3 	udiv	r6, r2, r3
 8004fc6:	d331      	bcc.n	800502c <quorem+0x9c>
 8004fc8:	f04f 0e00 	mov.w	lr, #0
 8004fcc:	4640      	mov	r0, r8
 8004fce:	46ac      	mov	ip, r5
 8004fd0:	46f2      	mov	sl, lr
 8004fd2:	f850 2b04 	ldr.w	r2, [r0], #4
 8004fd6:	b293      	uxth	r3, r2
 8004fd8:	fb06 e303 	mla	r3, r6, r3, lr
 8004fdc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004fe0:	0c1a      	lsrs	r2, r3, #16
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	ebaa 0303 	sub.w	r3, sl, r3
 8004fe8:	f8dc a000 	ldr.w	sl, [ip]
 8004fec:	fa13 f38a 	uxtah	r3, r3, sl
 8004ff0:	fb06 220e 	mla	r2, r6, lr, r2
 8004ff4:	9300      	str	r3, [sp, #0]
 8004ff6:	9b00      	ldr	r3, [sp, #0]
 8004ff8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004ffc:	b292      	uxth	r2, r2
 8004ffe:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005002:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005006:	f8bd 3000 	ldrh.w	r3, [sp]
 800500a:	4581      	cmp	r9, r0
 800500c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005010:	f84c 3b04 	str.w	r3, [ip], #4
 8005014:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005018:	d2db      	bcs.n	8004fd2 <quorem+0x42>
 800501a:	f855 300b 	ldr.w	r3, [r5, fp]
 800501e:	b92b      	cbnz	r3, 800502c <quorem+0x9c>
 8005020:	9b01      	ldr	r3, [sp, #4]
 8005022:	3b04      	subs	r3, #4
 8005024:	429d      	cmp	r5, r3
 8005026:	461a      	mov	r2, r3
 8005028:	d32c      	bcc.n	8005084 <quorem+0xf4>
 800502a:	613c      	str	r4, [r7, #16]
 800502c:	4638      	mov	r0, r7
 800502e:	f001 f9ef 	bl	8006410 <__mcmp>
 8005032:	2800      	cmp	r0, #0
 8005034:	db22      	blt.n	800507c <quorem+0xec>
 8005036:	3601      	adds	r6, #1
 8005038:	4629      	mov	r1, r5
 800503a:	2000      	movs	r0, #0
 800503c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005040:	f8d1 c000 	ldr.w	ip, [r1]
 8005044:	b293      	uxth	r3, r2
 8005046:	1ac3      	subs	r3, r0, r3
 8005048:	0c12      	lsrs	r2, r2, #16
 800504a:	fa13 f38c 	uxtah	r3, r3, ip
 800504e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005052:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005056:	b29b      	uxth	r3, r3
 8005058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800505c:	45c1      	cmp	r9, r8
 800505e:	f841 3b04 	str.w	r3, [r1], #4
 8005062:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005066:	d2e9      	bcs.n	800503c <quorem+0xac>
 8005068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800506c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005070:	b922      	cbnz	r2, 800507c <quorem+0xec>
 8005072:	3b04      	subs	r3, #4
 8005074:	429d      	cmp	r5, r3
 8005076:	461a      	mov	r2, r3
 8005078:	d30a      	bcc.n	8005090 <quorem+0x100>
 800507a:	613c      	str	r4, [r7, #16]
 800507c:	4630      	mov	r0, r6
 800507e:	b003      	add	sp, #12
 8005080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	3b04      	subs	r3, #4
 8005088:	2a00      	cmp	r2, #0
 800508a:	d1ce      	bne.n	800502a <quorem+0x9a>
 800508c:	3c01      	subs	r4, #1
 800508e:	e7c9      	b.n	8005024 <quorem+0x94>
 8005090:	6812      	ldr	r2, [r2, #0]
 8005092:	3b04      	subs	r3, #4
 8005094:	2a00      	cmp	r2, #0
 8005096:	d1f0      	bne.n	800507a <quorem+0xea>
 8005098:	3c01      	subs	r4, #1
 800509a:	e7eb      	b.n	8005074 <quorem+0xe4>
 800509c:	2000      	movs	r0, #0
 800509e:	e7ee      	b.n	800507e <quorem+0xee>

080050a0 <_dtoa_r>:
 80050a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a4:	ed2d 8b04 	vpush	{d8-d9}
 80050a8:	69c5      	ldr	r5, [r0, #28]
 80050aa:	b093      	sub	sp, #76	; 0x4c
 80050ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80050b0:	ec57 6b10 	vmov	r6, r7, d0
 80050b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80050b8:	9107      	str	r1, [sp, #28]
 80050ba:	4604      	mov	r4, r0
 80050bc:	920a      	str	r2, [sp, #40]	; 0x28
 80050be:	930d      	str	r3, [sp, #52]	; 0x34
 80050c0:	b975      	cbnz	r5, 80050e0 <_dtoa_r+0x40>
 80050c2:	2010      	movs	r0, #16
 80050c4:	f000 fe2a 	bl	8005d1c <malloc>
 80050c8:	4602      	mov	r2, r0
 80050ca:	61e0      	str	r0, [r4, #28]
 80050cc:	b920      	cbnz	r0, 80050d8 <_dtoa_r+0x38>
 80050ce:	4bae      	ldr	r3, [pc, #696]	; (8005388 <_dtoa_r+0x2e8>)
 80050d0:	21ef      	movs	r1, #239	; 0xef
 80050d2:	48ae      	ldr	r0, [pc, #696]	; (800538c <_dtoa_r+0x2ec>)
 80050d4:	f002 fc74 	bl	80079c0 <__assert_func>
 80050d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80050dc:	6005      	str	r5, [r0, #0]
 80050de:	60c5      	str	r5, [r0, #12]
 80050e0:	69e3      	ldr	r3, [r4, #28]
 80050e2:	6819      	ldr	r1, [r3, #0]
 80050e4:	b151      	cbz	r1, 80050fc <_dtoa_r+0x5c>
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	604a      	str	r2, [r1, #4]
 80050ea:	2301      	movs	r3, #1
 80050ec:	4093      	lsls	r3, r2
 80050ee:	608b      	str	r3, [r1, #8]
 80050f0:	4620      	mov	r0, r4
 80050f2:	f000 ff07 	bl	8005f04 <_Bfree>
 80050f6:	69e3      	ldr	r3, [r4, #28]
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	1e3b      	subs	r3, r7, #0
 80050fe:	bfbb      	ittet	lt
 8005100:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005104:	9303      	strlt	r3, [sp, #12]
 8005106:	2300      	movge	r3, #0
 8005108:	2201      	movlt	r2, #1
 800510a:	bfac      	ite	ge
 800510c:	f8c8 3000 	strge.w	r3, [r8]
 8005110:	f8c8 2000 	strlt.w	r2, [r8]
 8005114:	4b9e      	ldr	r3, [pc, #632]	; (8005390 <_dtoa_r+0x2f0>)
 8005116:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800511a:	ea33 0308 	bics.w	r3, r3, r8
 800511e:	d11b      	bne.n	8005158 <_dtoa_r+0xb8>
 8005120:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005122:	f242 730f 	movw	r3, #9999	; 0x270f
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800512c:	4333      	orrs	r3, r6
 800512e:	f000 8593 	beq.w	8005c58 <_dtoa_r+0xbb8>
 8005132:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005134:	b963      	cbnz	r3, 8005150 <_dtoa_r+0xb0>
 8005136:	4b97      	ldr	r3, [pc, #604]	; (8005394 <_dtoa_r+0x2f4>)
 8005138:	e027      	b.n	800518a <_dtoa_r+0xea>
 800513a:	4b97      	ldr	r3, [pc, #604]	; (8005398 <_dtoa_r+0x2f8>)
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	3308      	adds	r3, #8
 8005140:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005142:	6013      	str	r3, [r2, #0]
 8005144:	9800      	ldr	r0, [sp, #0]
 8005146:	b013      	add	sp, #76	; 0x4c
 8005148:	ecbd 8b04 	vpop	{d8-d9}
 800514c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005150:	4b90      	ldr	r3, [pc, #576]	; (8005394 <_dtoa_r+0x2f4>)
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	3303      	adds	r3, #3
 8005156:	e7f3      	b.n	8005140 <_dtoa_r+0xa0>
 8005158:	ed9d 7b02 	vldr	d7, [sp, #8]
 800515c:	2200      	movs	r2, #0
 800515e:	ec51 0b17 	vmov	r0, r1, d7
 8005162:	eeb0 8a47 	vmov.f32	s16, s14
 8005166:	eef0 8a67 	vmov.f32	s17, s15
 800516a:	2300      	movs	r3, #0
 800516c:	f7fb fcb4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005170:	4681      	mov	r9, r0
 8005172:	b160      	cbz	r0, 800518e <_dtoa_r+0xee>
 8005174:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005176:	2301      	movs	r3, #1
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 8568 	beq.w	8005c52 <_dtoa_r+0xbb2>
 8005182:	4b86      	ldr	r3, [pc, #536]	; (800539c <_dtoa_r+0x2fc>)
 8005184:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	3b01      	subs	r3, #1
 800518a:	9300      	str	r3, [sp, #0]
 800518c:	e7da      	b.n	8005144 <_dtoa_r+0xa4>
 800518e:	aa10      	add	r2, sp, #64	; 0x40
 8005190:	a911      	add	r1, sp, #68	; 0x44
 8005192:	4620      	mov	r0, r4
 8005194:	eeb0 0a48 	vmov.f32	s0, s16
 8005198:	eef0 0a68 	vmov.f32	s1, s17
 800519c:	f001 fa4e 	bl	800663c <__d2b>
 80051a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80051a4:	4682      	mov	sl, r0
 80051a6:	2d00      	cmp	r5, #0
 80051a8:	d07f      	beq.n	80052aa <_dtoa_r+0x20a>
 80051aa:	ee18 3a90 	vmov	r3, s17
 80051ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80051b6:	ec51 0b18 	vmov	r0, r1, d8
 80051ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80051be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80051c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80051c6:	4619      	mov	r1, r3
 80051c8:	2200      	movs	r2, #0
 80051ca:	4b75      	ldr	r3, [pc, #468]	; (80053a0 <_dtoa_r+0x300>)
 80051cc:	f7fb f864 	bl	8000298 <__aeabi_dsub>
 80051d0:	a367      	add	r3, pc, #412	; (adr r3, 8005370 <_dtoa_r+0x2d0>)
 80051d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d6:	f7fb fa17 	bl	8000608 <__aeabi_dmul>
 80051da:	a367      	add	r3, pc, #412	; (adr r3, 8005378 <_dtoa_r+0x2d8>)
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	f7fb f85c 	bl	800029c <__adddf3>
 80051e4:	4606      	mov	r6, r0
 80051e6:	4628      	mov	r0, r5
 80051e8:	460f      	mov	r7, r1
 80051ea:	f7fb f9a3 	bl	8000534 <__aeabi_i2d>
 80051ee:	a364      	add	r3, pc, #400	; (adr r3, 8005380 <_dtoa_r+0x2e0>)
 80051f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f4:	f7fb fa08 	bl	8000608 <__aeabi_dmul>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4630      	mov	r0, r6
 80051fe:	4639      	mov	r1, r7
 8005200:	f7fb f84c 	bl	800029c <__adddf3>
 8005204:	4606      	mov	r6, r0
 8005206:	460f      	mov	r7, r1
 8005208:	f7fb fcae 	bl	8000b68 <__aeabi_d2iz>
 800520c:	2200      	movs	r2, #0
 800520e:	4683      	mov	fp, r0
 8005210:	2300      	movs	r3, #0
 8005212:	4630      	mov	r0, r6
 8005214:	4639      	mov	r1, r7
 8005216:	f7fb fc69 	bl	8000aec <__aeabi_dcmplt>
 800521a:	b148      	cbz	r0, 8005230 <_dtoa_r+0x190>
 800521c:	4658      	mov	r0, fp
 800521e:	f7fb f989 	bl	8000534 <__aeabi_i2d>
 8005222:	4632      	mov	r2, r6
 8005224:	463b      	mov	r3, r7
 8005226:	f7fb fc57 	bl	8000ad8 <__aeabi_dcmpeq>
 800522a:	b908      	cbnz	r0, 8005230 <_dtoa_r+0x190>
 800522c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005230:	f1bb 0f16 	cmp.w	fp, #22
 8005234:	d857      	bhi.n	80052e6 <_dtoa_r+0x246>
 8005236:	4b5b      	ldr	r3, [pc, #364]	; (80053a4 <_dtoa_r+0x304>)
 8005238:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800523c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005240:	ec51 0b18 	vmov	r0, r1, d8
 8005244:	f7fb fc52 	bl	8000aec <__aeabi_dcmplt>
 8005248:	2800      	cmp	r0, #0
 800524a:	d04e      	beq.n	80052ea <_dtoa_r+0x24a>
 800524c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005250:	2300      	movs	r3, #0
 8005252:	930c      	str	r3, [sp, #48]	; 0x30
 8005254:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005256:	1b5b      	subs	r3, r3, r5
 8005258:	1e5a      	subs	r2, r3, #1
 800525a:	bf45      	ittet	mi
 800525c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005260:	9305      	strmi	r3, [sp, #20]
 8005262:	2300      	movpl	r3, #0
 8005264:	2300      	movmi	r3, #0
 8005266:	9206      	str	r2, [sp, #24]
 8005268:	bf54      	ite	pl
 800526a:	9305      	strpl	r3, [sp, #20]
 800526c:	9306      	strmi	r3, [sp, #24]
 800526e:	f1bb 0f00 	cmp.w	fp, #0
 8005272:	db3c      	blt.n	80052ee <_dtoa_r+0x24e>
 8005274:	9b06      	ldr	r3, [sp, #24]
 8005276:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800527a:	445b      	add	r3, fp
 800527c:	9306      	str	r3, [sp, #24]
 800527e:	2300      	movs	r3, #0
 8005280:	9308      	str	r3, [sp, #32]
 8005282:	9b07      	ldr	r3, [sp, #28]
 8005284:	2b09      	cmp	r3, #9
 8005286:	d868      	bhi.n	800535a <_dtoa_r+0x2ba>
 8005288:	2b05      	cmp	r3, #5
 800528a:	bfc4      	itt	gt
 800528c:	3b04      	subgt	r3, #4
 800528e:	9307      	strgt	r3, [sp, #28]
 8005290:	9b07      	ldr	r3, [sp, #28]
 8005292:	f1a3 0302 	sub.w	r3, r3, #2
 8005296:	bfcc      	ite	gt
 8005298:	2500      	movgt	r5, #0
 800529a:	2501      	movle	r5, #1
 800529c:	2b03      	cmp	r3, #3
 800529e:	f200 8085 	bhi.w	80053ac <_dtoa_r+0x30c>
 80052a2:	e8df f003 	tbb	[pc, r3]
 80052a6:	3b2e      	.short	0x3b2e
 80052a8:	5839      	.short	0x5839
 80052aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80052ae:	441d      	add	r5, r3
 80052b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80052b4:	2b20      	cmp	r3, #32
 80052b6:	bfc1      	itttt	gt
 80052b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80052bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80052c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80052c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80052c8:	bfd6      	itet	le
 80052ca:	f1c3 0320 	rsble	r3, r3, #32
 80052ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80052d2:	fa06 f003 	lslle.w	r0, r6, r3
 80052d6:	f7fb f91d 	bl	8000514 <__aeabi_ui2d>
 80052da:	2201      	movs	r2, #1
 80052dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80052e0:	3d01      	subs	r5, #1
 80052e2:	920e      	str	r2, [sp, #56]	; 0x38
 80052e4:	e76f      	b.n	80051c6 <_dtoa_r+0x126>
 80052e6:	2301      	movs	r3, #1
 80052e8:	e7b3      	b.n	8005252 <_dtoa_r+0x1b2>
 80052ea:	900c      	str	r0, [sp, #48]	; 0x30
 80052ec:	e7b2      	b.n	8005254 <_dtoa_r+0x1b4>
 80052ee:	9b05      	ldr	r3, [sp, #20]
 80052f0:	eba3 030b 	sub.w	r3, r3, fp
 80052f4:	9305      	str	r3, [sp, #20]
 80052f6:	f1cb 0300 	rsb	r3, fp, #0
 80052fa:	9308      	str	r3, [sp, #32]
 80052fc:	2300      	movs	r3, #0
 80052fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005300:	e7bf      	b.n	8005282 <_dtoa_r+0x1e2>
 8005302:	2300      	movs	r3, #0
 8005304:	9309      	str	r3, [sp, #36]	; 0x24
 8005306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005308:	2b00      	cmp	r3, #0
 800530a:	dc52      	bgt.n	80053b2 <_dtoa_r+0x312>
 800530c:	2301      	movs	r3, #1
 800530e:	9301      	str	r3, [sp, #4]
 8005310:	9304      	str	r3, [sp, #16]
 8005312:	461a      	mov	r2, r3
 8005314:	920a      	str	r2, [sp, #40]	; 0x28
 8005316:	e00b      	b.n	8005330 <_dtoa_r+0x290>
 8005318:	2301      	movs	r3, #1
 800531a:	e7f3      	b.n	8005304 <_dtoa_r+0x264>
 800531c:	2300      	movs	r3, #0
 800531e:	9309      	str	r3, [sp, #36]	; 0x24
 8005320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005322:	445b      	add	r3, fp
 8005324:	9301      	str	r3, [sp, #4]
 8005326:	3301      	adds	r3, #1
 8005328:	2b01      	cmp	r3, #1
 800532a:	9304      	str	r3, [sp, #16]
 800532c:	bfb8      	it	lt
 800532e:	2301      	movlt	r3, #1
 8005330:	69e0      	ldr	r0, [r4, #28]
 8005332:	2100      	movs	r1, #0
 8005334:	2204      	movs	r2, #4
 8005336:	f102 0614 	add.w	r6, r2, #20
 800533a:	429e      	cmp	r6, r3
 800533c:	d93d      	bls.n	80053ba <_dtoa_r+0x31a>
 800533e:	6041      	str	r1, [r0, #4]
 8005340:	4620      	mov	r0, r4
 8005342:	f000 fd9f 	bl	8005e84 <_Balloc>
 8005346:	9000      	str	r0, [sp, #0]
 8005348:	2800      	cmp	r0, #0
 800534a:	d139      	bne.n	80053c0 <_dtoa_r+0x320>
 800534c:	4b16      	ldr	r3, [pc, #88]	; (80053a8 <_dtoa_r+0x308>)
 800534e:	4602      	mov	r2, r0
 8005350:	f240 11af 	movw	r1, #431	; 0x1af
 8005354:	e6bd      	b.n	80050d2 <_dtoa_r+0x32>
 8005356:	2301      	movs	r3, #1
 8005358:	e7e1      	b.n	800531e <_dtoa_r+0x27e>
 800535a:	2501      	movs	r5, #1
 800535c:	2300      	movs	r3, #0
 800535e:	9307      	str	r3, [sp, #28]
 8005360:	9509      	str	r5, [sp, #36]	; 0x24
 8005362:	f04f 33ff 	mov.w	r3, #4294967295
 8005366:	9301      	str	r3, [sp, #4]
 8005368:	9304      	str	r3, [sp, #16]
 800536a:	2200      	movs	r2, #0
 800536c:	2312      	movs	r3, #18
 800536e:	e7d1      	b.n	8005314 <_dtoa_r+0x274>
 8005370:	636f4361 	.word	0x636f4361
 8005374:	3fd287a7 	.word	0x3fd287a7
 8005378:	8b60c8b3 	.word	0x8b60c8b3
 800537c:	3fc68a28 	.word	0x3fc68a28
 8005380:	509f79fb 	.word	0x509f79fb
 8005384:	3fd34413 	.word	0x3fd34413
 8005388:	080089f7 	.word	0x080089f7
 800538c:	08008a0e 	.word	0x08008a0e
 8005390:	7ff00000 	.word	0x7ff00000
 8005394:	080089f3 	.word	0x080089f3
 8005398:	080089ea 	.word	0x080089ea
 800539c:	080089c2 	.word	0x080089c2
 80053a0:	3ff80000 	.word	0x3ff80000
 80053a4:	08008af8 	.word	0x08008af8
 80053a8:	08008a66 	.word	0x08008a66
 80053ac:	2301      	movs	r3, #1
 80053ae:	9309      	str	r3, [sp, #36]	; 0x24
 80053b0:	e7d7      	b.n	8005362 <_dtoa_r+0x2c2>
 80053b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053b4:	9301      	str	r3, [sp, #4]
 80053b6:	9304      	str	r3, [sp, #16]
 80053b8:	e7ba      	b.n	8005330 <_dtoa_r+0x290>
 80053ba:	3101      	adds	r1, #1
 80053bc:	0052      	lsls	r2, r2, #1
 80053be:	e7ba      	b.n	8005336 <_dtoa_r+0x296>
 80053c0:	69e3      	ldr	r3, [r4, #28]
 80053c2:	9a00      	ldr	r2, [sp, #0]
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	9b04      	ldr	r3, [sp, #16]
 80053c8:	2b0e      	cmp	r3, #14
 80053ca:	f200 80a8 	bhi.w	800551e <_dtoa_r+0x47e>
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	f000 80a5 	beq.w	800551e <_dtoa_r+0x47e>
 80053d4:	f1bb 0f00 	cmp.w	fp, #0
 80053d8:	dd38      	ble.n	800544c <_dtoa_r+0x3ac>
 80053da:	4bc0      	ldr	r3, [pc, #768]	; (80056dc <_dtoa_r+0x63c>)
 80053dc:	f00b 020f 	and.w	r2, fp, #15
 80053e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80053e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80053ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80053f0:	d019      	beq.n	8005426 <_dtoa_r+0x386>
 80053f2:	4bbb      	ldr	r3, [pc, #748]	; (80056e0 <_dtoa_r+0x640>)
 80053f4:	ec51 0b18 	vmov	r0, r1, d8
 80053f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80053fc:	f7fb fa2e 	bl	800085c <__aeabi_ddiv>
 8005400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005404:	f008 080f 	and.w	r8, r8, #15
 8005408:	2503      	movs	r5, #3
 800540a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80056e0 <_dtoa_r+0x640>
 800540e:	f1b8 0f00 	cmp.w	r8, #0
 8005412:	d10a      	bne.n	800542a <_dtoa_r+0x38a>
 8005414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005418:	4632      	mov	r2, r6
 800541a:	463b      	mov	r3, r7
 800541c:	f7fb fa1e 	bl	800085c <__aeabi_ddiv>
 8005420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005424:	e02b      	b.n	800547e <_dtoa_r+0x3de>
 8005426:	2502      	movs	r5, #2
 8005428:	e7ef      	b.n	800540a <_dtoa_r+0x36a>
 800542a:	f018 0f01 	tst.w	r8, #1
 800542e:	d008      	beq.n	8005442 <_dtoa_r+0x3a2>
 8005430:	4630      	mov	r0, r6
 8005432:	4639      	mov	r1, r7
 8005434:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005438:	f7fb f8e6 	bl	8000608 <__aeabi_dmul>
 800543c:	3501      	adds	r5, #1
 800543e:	4606      	mov	r6, r0
 8005440:	460f      	mov	r7, r1
 8005442:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005446:	f109 0908 	add.w	r9, r9, #8
 800544a:	e7e0      	b.n	800540e <_dtoa_r+0x36e>
 800544c:	f000 809f 	beq.w	800558e <_dtoa_r+0x4ee>
 8005450:	f1cb 0600 	rsb	r6, fp, #0
 8005454:	4ba1      	ldr	r3, [pc, #644]	; (80056dc <_dtoa_r+0x63c>)
 8005456:	4fa2      	ldr	r7, [pc, #648]	; (80056e0 <_dtoa_r+0x640>)
 8005458:	f006 020f 	and.w	r2, r6, #15
 800545c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005464:	ec51 0b18 	vmov	r0, r1, d8
 8005468:	f7fb f8ce 	bl	8000608 <__aeabi_dmul>
 800546c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005470:	1136      	asrs	r6, r6, #4
 8005472:	2300      	movs	r3, #0
 8005474:	2502      	movs	r5, #2
 8005476:	2e00      	cmp	r6, #0
 8005478:	d17e      	bne.n	8005578 <_dtoa_r+0x4d8>
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1d0      	bne.n	8005420 <_dtoa_r+0x380>
 800547e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005480:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8084 	beq.w	8005592 <_dtoa_r+0x4f2>
 800548a:	4b96      	ldr	r3, [pc, #600]	; (80056e4 <_dtoa_r+0x644>)
 800548c:	2200      	movs	r2, #0
 800548e:	4640      	mov	r0, r8
 8005490:	4649      	mov	r1, r9
 8005492:	f7fb fb2b 	bl	8000aec <__aeabi_dcmplt>
 8005496:	2800      	cmp	r0, #0
 8005498:	d07b      	beq.n	8005592 <_dtoa_r+0x4f2>
 800549a:	9b04      	ldr	r3, [sp, #16]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d078      	beq.n	8005592 <_dtoa_r+0x4f2>
 80054a0:	9b01      	ldr	r3, [sp, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	dd39      	ble.n	800551a <_dtoa_r+0x47a>
 80054a6:	4b90      	ldr	r3, [pc, #576]	; (80056e8 <_dtoa_r+0x648>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	4640      	mov	r0, r8
 80054ac:	4649      	mov	r1, r9
 80054ae:	f7fb f8ab 	bl	8000608 <__aeabi_dmul>
 80054b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054b6:	9e01      	ldr	r6, [sp, #4]
 80054b8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80054bc:	3501      	adds	r5, #1
 80054be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80054c2:	4628      	mov	r0, r5
 80054c4:	f7fb f836 	bl	8000534 <__aeabi_i2d>
 80054c8:	4642      	mov	r2, r8
 80054ca:	464b      	mov	r3, r9
 80054cc:	f7fb f89c 	bl	8000608 <__aeabi_dmul>
 80054d0:	4b86      	ldr	r3, [pc, #536]	; (80056ec <_dtoa_r+0x64c>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	f7fa fee2 	bl	800029c <__adddf3>
 80054d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80054dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054e0:	9303      	str	r3, [sp, #12]
 80054e2:	2e00      	cmp	r6, #0
 80054e4:	d158      	bne.n	8005598 <_dtoa_r+0x4f8>
 80054e6:	4b82      	ldr	r3, [pc, #520]	; (80056f0 <_dtoa_r+0x650>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	4640      	mov	r0, r8
 80054ec:	4649      	mov	r1, r9
 80054ee:	f7fa fed3 	bl	8000298 <__aeabi_dsub>
 80054f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054f6:	4680      	mov	r8, r0
 80054f8:	4689      	mov	r9, r1
 80054fa:	f7fb fb15 	bl	8000b28 <__aeabi_dcmpgt>
 80054fe:	2800      	cmp	r0, #0
 8005500:	f040 8296 	bne.w	8005a30 <_dtoa_r+0x990>
 8005504:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005508:	4640      	mov	r0, r8
 800550a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800550e:	4649      	mov	r1, r9
 8005510:	f7fb faec 	bl	8000aec <__aeabi_dcmplt>
 8005514:	2800      	cmp	r0, #0
 8005516:	f040 8289 	bne.w	8005a2c <_dtoa_r+0x98c>
 800551a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800551e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005520:	2b00      	cmp	r3, #0
 8005522:	f2c0 814e 	blt.w	80057c2 <_dtoa_r+0x722>
 8005526:	f1bb 0f0e 	cmp.w	fp, #14
 800552a:	f300 814a 	bgt.w	80057c2 <_dtoa_r+0x722>
 800552e:	4b6b      	ldr	r3, [pc, #428]	; (80056dc <_dtoa_r+0x63c>)
 8005530:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005534:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553a:	2b00      	cmp	r3, #0
 800553c:	f280 80dc 	bge.w	80056f8 <_dtoa_r+0x658>
 8005540:	9b04      	ldr	r3, [sp, #16]
 8005542:	2b00      	cmp	r3, #0
 8005544:	f300 80d8 	bgt.w	80056f8 <_dtoa_r+0x658>
 8005548:	f040 826f 	bne.w	8005a2a <_dtoa_r+0x98a>
 800554c:	4b68      	ldr	r3, [pc, #416]	; (80056f0 <_dtoa_r+0x650>)
 800554e:	2200      	movs	r2, #0
 8005550:	4640      	mov	r0, r8
 8005552:	4649      	mov	r1, r9
 8005554:	f7fb f858 	bl	8000608 <__aeabi_dmul>
 8005558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800555c:	f7fb fada 	bl	8000b14 <__aeabi_dcmpge>
 8005560:	9e04      	ldr	r6, [sp, #16]
 8005562:	4637      	mov	r7, r6
 8005564:	2800      	cmp	r0, #0
 8005566:	f040 8245 	bne.w	80059f4 <_dtoa_r+0x954>
 800556a:	9d00      	ldr	r5, [sp, #0]
 800556c:	2331      	movs	r3, #49	; 0x31
 800556e:	f805 3b01 	strb.w	r3, [r5], #1
 8005572:	f10b 0b01 	add.w	fp, fp, #1
 8005576:	e241      	b.n	80059fc <_dtoa_r+0x95c>
 8005578:	07f2      	lsls	r2, r6, #31
 800557a:	d505      	bpl.n	8005588 <_dtoa_r+0x4e8>
 800557c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005580:	f7fb f842 	bl	8000608 <__aeabi_dmul>
 8005584:	3501      	adds	r5, #1
 8005586:	2301      	movs	r3, #1
 8005588:	1076      	asrs	r6, r6, #1
 800558a:	3708      	adds	r7, #8
 800558c:	e773      	b.n	8005476 <_dtoa_r+0x3d6>
 800558e:	2502      	movs	r5, #2
 8005590:	e775      	b.n	800547e <_dtoa_r+0x3de>
 8005592:	9e04      	ldr	r6, [sp, #16]
 8005594:	465f      	mov	r7, fp
 8005596:	e792      	b.n	80054be <_dtoa_r+0x41e>
 8005598:	9900      	ldr	r1, [sp, #0]
 800559a:	4b50      	ldr	r3, [pc, #320]	; (80056dc <_dtoa_r+0x63c>)
 800559c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80055a0:	4431      	add	r1, r6
 80055a2:	9102      	str	r1, [sp, #8]
 80055a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055a6:	eeb0 9a47 	vmov.f32	s18, s14
 80055aa:	eef0 9a67 	vmov.f32	s19, s15
 80055ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80055b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80055b6:	2900      	cmp	r1, #0
 80055b8:	d044      	beq.n	8005644 <_dtoa_r+0x5a4>
 80055ba:	494e      	ldr	r1, [pc, #312]	; (80056f4 <_dtoa_r+0x654>)
 80055bc:	2000      	movs	r0, #0
 80055be:	f7fb f94d 	bl	800085c <__aeabi_ddiv>
 80055c2:	ec53 2b19 	vmov	r2, r3, d9
 80055c6:	f7fa fe67 	bl	8000298 <__aeabi_dsub>
 80055ca:	9d00      	ldr	r5, [sp, #0]
 80055cc:	ec41 0b19 	vmov	d9, r0, r1
 80055d0:	4649      	mov	r1, r9
 80055d2:	4640      	mov	r0, r8
 80055d4:	f7fb fac8 	bl	8000b68 <__aeabi_d2iz>
 80055d8:	4606      	mov	r6, r0
 80055da:	f7fa ffab 	bl	8000534 <__aeabi_i2d>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4640      	mov	r0, r8
 80055e4:	4649      	mov	r1, r9
 80055e6:	f7fa fe57 	bl	8000298 <__aeabi_dsub>
 80055ea:	3630      	adds	r6, #48	; 0x30
 80055ec:	f805 6b01 	strb.w	r6, [r5], #1
 80055f0:	ec53 2b19 	vmov	r2, r3, d9
 80055f4:	4680      	mov	r8, r0
 80055f6:	4689      	mov	r9, r1
 80055f8:	f7fb fa78 	bl	8000aec <__aeabi_dcmplt>
 80055fc:	2800      	cmp	r0, #0
 80055fe:	d164      	bne.n	80056ca <_dtoa_r+0x62a>
 8005600:	4642      	mov	r2, r8
 8005602:	464b      	mov	r3, r9
 8005604:	4937      	ldr	r1, [pc, #220]	; (80056e4 <_dtoa_r+0x644>)
 8005606:	2000      	movs	r0, #0
 8005608:	f7fa fe46 	bl	8000298 <__aeabi_dsub>
 800560c:	ec53 2b19 	vmov	r2, r3, d9
 8005610:	f7fb fa6c 	bl	8000aec <__aeabi_dcmplt>
 8005614:	2800      	cmp	r0, #0
 8005616:	f040 80b6 	bne.w	8005786 <_dtoa_r+0x6e6>
 800561a:	9b02      	ldr	r3, [sp, #8]
 800561c:	429d      	cmp	r5, r3
 800561e:	f43f af7c 	beq.w	800551a <_dtoa_r+0x47a>
 8005622:	4b31      	ldr	r3, [pc, #196]	; (80056e8 <_dtoa_r+0x648>)
 8005624:	ec51 0b19 	vmov	r0, r1, d9
 8005628:	2200      	movs	r2, #0
 800562a:	f7fa ffed 	bl	8000608 <__aeabi_dmul>
 800562e:	4b2e      	ldr	r3, [pc, #184]	; (80056e8 <_dtoa_r+0x648>)
 8005630:	ec41 0b19 	vmov	d9, r0, r1
 8005634:	2200      	movs	r2, #0
 8005636:	4640      	mov	r0, r8
 8005638:	4649      	mov	r1, r9
 800563a:	f7fa ffe5 	bl	8000608 <__aeabi_dmul>
 800563e:	4680      	mov	r8, r0
 8005640:	4689      	mov	r9, r1
 8005642:	e7c5      	b.n	80055d0 <_dtoa_r+0x530>
 8005644:	ec51 0b17 	vmov	r0, r1, d7
 8005648:	f7fa ffde 	bl	8000608 <__aeabi_dmul>
 800564c:	9b02      	ldr	r3, [sp, #8]
 800564e:	9d00      	ldr	r5, [sp, #0]
 8005650:	930f      	str	r3, [sp, #60]	; 0x3c
 8005652:	ec41 0b19 	vmov	d9, r0, r1
 8005656:	4649      	mov	r1, r9
 8005658:	4640      	mov	r0, r8
 800565a:	f7fb fa85 	bl	8000b68 <__aeabi_d2iz>
 800565e:	4606      	mov	r6, r0
 8005660:	f7fa ff68 	bl	8000534 <__aeabi_i2d>
 8005664:	3630      	adds	r6, #48	; 0x30
 8005666:	4602      	mov	r2, r0
 8005668:	460b      	mov	r3, r1
 800566a:	4640      	mov	r0, r8
 800566c:	4649      	mov	r1, r9
 800566e:	f7fa fe13 	bl	8000298 <__aeabi_dsub>
 8005672:	f805 6b01 	strb.w	r6, [r5], #1
 8005676:	9b02      	ldr	r3, [sp, #8]
 8005678:	429d      	cmp	r5, r3
 800567a:	4680      	mov	r8, r0
 800567c:	4689      	mov	r9, r1
 800567e:	f04f 0200 	mov.w	r2, #0
 8005682:	d124      	bne.n	80056ce <_dtoa_r+0x62e>
 8005684:	4b1b      	ldr	r3, [pc, #108]	; (80056f4 <_dtoa_r+0x654>)
 8005686:	ec51 0b19 	vmov	r0, r1, d9
 800568a:	f7fa fe07 	bl	800029c <__adddf3>
 800568e:	4602      	mov	r2, r0
 8005690:	460b      	mov	r3, r1
 8005692:	4640      	mov	r0, r8
 8005694:	4649      	mov	r1, r9
 8005696:	f7fb fa47 	bl	8000b28 <__aeabi_dcmpgt>
 800569a:	2800      	cmp	r0, #0
 800569c:	d173      	bne.n	8005786 <_dtoa_r+0x6e6>
 800569e:	ec53 2b19 	vmov	r2, r3, d9
 80056a2:	4914      	ldr	r1, [pc, #80]	; (80056f4 <_dtoa_r+0x654>)
 80056a4:	2000      	movs	r0, #0
 80056a6:	f7fa fdf7 	bl	8000298 <__aeabi_dsub>
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	4640      	mov	r0, r8
 80056b0:	4649      	mov	r1, r9
 80056b2:	f7fb fa1b 	bl	8000aec <__aeabi_dcmplt>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f43f af2f 	beq.w	800551a <_dtoa_r+0x47a>
 80056bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80056be:	1e6b      	subs	r3, r5, #1
 80056c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80056c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80056c6:	2b30      	cmp	r3, #48	; 0x30
 80056c8:	d0f8      	beq.n	80056bc <_dtoa_r+0x61c>
 80056ca:	46bb      	mov	fp, r7
 80056cc:	e04a      	b.n	8005764 <_dtoa_r+0x6c4>
 80056ce:	4b06      	ldr	r3, [pc, #24]	; (80056e8 <_dtoa_r+0x648>)
 80056d0:	f7fa ff9a 	bl	8000608 <__aeabi_dmul>
 80056d4:	4680      	mov	r8, r0
 80056d6:	4689      	mov	r9, r1
 80056d8:	e7bd      	b.n	8005656 <_dtoa_r+0x5b6>
 80056da:	bf00      	nop
 80056dc:	08008af8 	.word	0x08008af8
 80056e0:	08008ad0 	.word	0x08008ad0
 80056e4:	3ff00000 	.word	0x3ff00000
 80056e8:	40240000 	.word	0x40240000
 80056ec:	401c0000 	.word	0x401c0000
 80056f0:	40140000 	.word	0x40140000
 80056f4:	3fe00000 	.word	0x3fe00000
 80056f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80056fc:	9d00      	ldr	r5, [sp, #0]
 80056fe:	4642      	mov	r2, r8
 8005700:	464b      	mov	r3, r9
 8005702:	4630      	mov	r0, r6
 8005704:	4639      	mov	r1, r7
 8005706:	f7fb f8a9 	bl	800085c <__aeabi_ddiv>
 800570a:	f7fb fa2d 	bl	8000b68 <__aeabi_d2iz>
 800570e:	9001      	str	r0, [sp, #4]
 8005710:	f7fa ff10 	bl	8000534 <__aeabi_i2d>
 8005714:	4642      	mov	r2, r8
 8005716:	464b      	mov	r3, r9
 8005718:	f7fa ff76 	bl	8000608 <__aeabi_dmul>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	4630      	mov	r0, r6
 8005722:	4639      	mov	r1, r7
 8005724:	f7fa fdb8 	bl	8000298 <__aeabi_dsub>
 8005728:	9e01      	ldr	r6, [sp, #4]
 800572a:	9f04      	ldr	r7, [sp, #16]
 800572c:	3630      	adds	r6, #48	; 0x30
 800572e:	f805 6b01 	strb.w	r6, [r5], #1
 8005732:	9e00      	ldr	r6, [sp, #0]
 8005734:	1bae      	subs	r6, r5, r6
 8005736:	42b7      	cmp	r7, r6
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	d134      	bne.n	80057a8 <_dtoa_r+0x708>
 800573e:	f7fa fdad 	bl	800029c <__adddf3>
 8005742:	4642      	mov	r2, r8
 8005744:	464b      	mov	r3, r9
 8005746:	4606      	mov	r6, r0
 8005748:	460f      	mov	r7, r1
 800574a:	f7fb f9ed 	bl	8000b28 <__aeabi_dcmpgt>
 800574e:	b9c8      	cbnz	r0, 8005784 <_dtoa_r+0x6e4>
 8005750:	4642      	mov	r2, r8
 8005752:	464b      	mov	r3, r9
 8005754:	4630      	mov	r0, r6
 8005756:	4639      	mov	r1, r7
 8005758:	f7fb f9be 	bl	8000ad8 <__aeabi_dcmpeq>
 800575c:	b110      	cbz	r0, 8005764 <_dtoa_r+0x6c4>
 800575e:	9b01      	ldr	r3, [sp, #4]
 8005760:	07db      	lsls	r3, r3, #31
 8005762:	d40f      	bmi.n	8005784 <_dtoa_r+0x6e4>
 8005764:	4651      	mov	r1, sl
 8005766:	4620      	mov	r0, r4
 8005768:	f000 fbcc 	bl	8005f04 <_Bfree>
 800576c:	2300      	movs	r3, #0
 800576e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005770:	702b      	strb	r3, [r5, #0]
 8005772:	f10b 0301 	add.w	r3, fp, #1
 8005776:	6013      	str	r3, [r2, #0]
 8005778:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800577a:	2b00      	cmp	r3, #0
 800577c:	f43f ace2 	beq.w	8005144 <_dtoa_r+0xa4>
 8005780:	601d      	str	r5, [r3, #0]
 8005782:	e4df      	b.n	8005144 <_dtoa_r+0xa4>
 8005784:	465f      	mov	r7, fp
 8005786:	462b      	mov	r3, r5
 8005788:	461d      	mov	r5, r3
 800578a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800578e:	2a39      	cmp	r2, #57	; 0x39
 8005790:	d106      	bne.n	80057a0 <_dtoa_r+0x700>
 8005792:	9a00      	ldr	r2, [sp, #0]
 8005794:	429a      	cmp	r2, r3
 8005796:	d1f7      	bne.n	8005788 <_dtoa_r+0x6e8>
 8005798:	9900      	ldr	r1, [sp, #0]
 800579a:	2230      	movs	r2, #48	; 0x30
 800579c:	3701      	adds	r7, #1
 800579e:	700a      	strb	r2, [r1, #0]
 80057a0:	781a      	ldrb	r2, [r3, #0]
 80057a2:	3201      	adds	r2, #1
 80057a4:	701a      	strb	r2, [r3, #0]
 80057a6:	e790      	b.n	80056ca <_dtoa_r+0x62a>
 80057a8:	4ba3      	ldr	r3, [pc, #652]	; (8005a38 <_dtoa_r+0x998>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	f7fa ff2c 	bl	8000608 <__aeabi_dmul>
 80057b0:	2200      	movs	r2, #0
 80057b2:	2300      	movs	r3, #0
 80057b4:	4606      	mov	r6, r0
 80057b6:	460f      	mov	r7, r1
 80057b8:	f7fb f98e 	bl	8000ad8 <__aeabi_dcmpeq>
 80057bc:	2800      	cmp	r0, #0
 80057be:	d09e      	beq.n	80056fe <_dtoa_r+0x65e>
 80057c0:	e7d0      	b.n	8005764 <_dtoa_r+0x6c4>
 80057c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057c4:	2a00      	cmp	r2, #0
 80057c6:	f000 80ca 	beq.w	800595e <_dtoa_r+0x8be>
 80057ca:	9a07      	ldr	r2, [sp, #28]
 80057cc:	2a01      	cmp	r2, #1
 80057ce:	f300 80ad 	bgt.w	800592c <_dtoa_r+0x88c>
 80057d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057d4:	2a00      	cmp	r2, #0
 80057d6:	f000 80a5 	beq.w	8005924 <_dtoa_r+0x884>
 80057da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80057de:	9e08      	ldr	r6, [sp, #32]
 80057e0:	9d05      	ldr	r5, [sp, #20]
 80057e2:	9a05      	ldr	r2, [sp, #20]
 80057e4:	441a      	add	r2, r3
 80057e6:	9205      	str	r2, [sp, #20]
 80057e8:	9a06      	ldr	r2, [sp, #24]
 80057ea:	2101      	movs	r1, #1
 80057ec:	441a      	add	r2, r3
 80057ee:	4620      	mov	r0, r4
 80057f0:	9206      	str	r2, [sp, #24]
 80057f2:	f000 fc87 	bl	8006104 <__i2b>
 80057f6:	4607      	mov	r7, r0
 80057f8:	b165      	cbz	r5, 8005814 <_dtoa_r+0x774>
 80057fa:	9b06      	ldr	r3, [sp, #24]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	dd09      	ble.n	8005814 <_dtoa_r+0x774>
 8005800:	42ab      	cmp	r3, r5
 8005802:	9a05      	ldr	r2, [sp, #20]
 8005804:	bfa8      	it	ge
 8005806:	462b      	movge	r3, r5
 8005808:	1ad2      	subs	r2, r2, r3
 800580a:	9205      	str	r2, [sp, #20]
 800580c:	9a06      	ldr	r2, [sp, #24]
 800580e:	1aed      	subs	r5, r5, r3
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	9306      	str	r3, [sp, #24]
 8005814:	9b08      	ldr	r3, [sp, #32]
 8005816:	b1f3      	cbz	r3, 8005856 <_dtoa_r+0x7b6>
 8005818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 80a3 	beq.w	8005966 <_dtoa_r+0x8c6>
 8005820:	2e00      	cmp	r6, #0
 8005822:	dd10      	ble.n	8005846 <_dtoa_r+0x7a6>
 8005824:	4639      	mov	r1, r7
 8005826:	4632      	mov	r2, r6
 8005828:	4620      	mov	r0, r4
 800582a:	f000 fd2b 	bl	8006284 <__pow5mult>
 800582e:	4652      	mov	r2, sl
 8005830:	4601      	mov	r1, r0
 8005832:	4607      	mov	r7, r0
 8005834:	4620      	mov	r0, r4
 8005836:	f000 fc7b 	bl	8006130 <__multiply>
 800583a:	4651      	mov	r1, sl
 800583c:	4680      	mov	r8, r0
 800583e:	4620      	mov	r0, r4
 8005840:	f000 fb60 	bl	8005f04 <_Bfree>
 8005844:	46c2      	mov	sl, r8
 8005846:	9b08      	ldr	r3, [sp, #32]
 8005848:	1b9a      	subs	r2, r3, r6
 800584a:	d004      	beq.n	8005856 <_dtoa_r+0x7b6>
 800584c:	4651      	mov	r1, sl
 800584e:	4620      	mov	r0, r4
 8005850:	f000 fd18 	bl	8006284 <__pow5mult>
 8005854:	4682      	mov	sl, r0
 8005856:	2101      	movs	r1, #1
 8005858:	4620      	mov	r0, r4
 800585a:	f000 fc53 	bl	8006104 <__i2b>
 800585e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005860:	2b00      	cmp	r3, #0
 8005862:	4606      	mov	r6, r0
 8005864:	f340 8081 	ble.w	800596a <_dtoa_r+0x8ca>
 8005868:	461a      	mov	r2, r3
 800586a:	4601      	mov	r1, r0
 800586c:	4620      	mov	r0, r4
 800586e:	f000 fd09 	bl	8006284 <__pow5mult>
 8005872:	9b07      	ldr	r3, [sp, #28]
 8005874:	2b01      	cmp	r3, #1
 8005876:	4606      	mov	r6, r0
 8005878:	dd7a      	ble.n	8005970 <_dtoa_r+0x8d0>
 800587a:	f04f 0800 	mov.w	r8, #0
 800587e:	6933      	ldr	r3, [r6, #16]
 8005880:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005884:	6918      	ldr	r0, [r3, #16]
 8005886:	f000 fbef 	bl	8006068 <__hi0bits>
 800588a:	f1c0 0020 	rsb	r0, r0, #32
 800588e:	9b06      	ldr	r3, [sp, #24]
 8005890:	4418      	add	r0, r3
 8005892:	f010 001f 	ands.w	r0, r0, #31
 8005896:	f000 8094 	beq.w	80059c2 <_dtoa_r+0x922>
 800589a:	f1c0 0320 	rsb	r3, r0, #32
 800589e:	2b04      	cmp	r3, #4
 80058a0:	f340 8085 	ble.w	80059ae <_dtoa_r+0x90e>
 80058a4:	9b05      	ldr	r3, [sp, #20]
 80058a6:	f1c0 001c 	rsb	r0, r0, #28
 80058aa:	4403      	add	r3, r0
 80058ac:	9305      	str	r3, [sp, #20]
 80058ae:	9b06      	ldr	r3, [sp, #24]
 80058b0:	4403      	add	r3, r0
 80058b2:	4405      	add	r5, r0
 80058b4:	9306      	str	r3, [sp, #24]
 80058b6:	9b05      	ldr	r3, [sp, #20]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	dd05      	ble.n	80058c8 <_dtoa_r+0x828>
 80058bc:	4651      	mov	r1, sl
 80058be:	461a      	mov	r2, r3
 80058c0:	4620      	mov	r0, r4
 80058c2:	f000 fd39 	bl	8006338 <__lshift>
 80058c6:	4682      	mov	sl, r0
 80058c8:	9b06      	ldr	r3, [sp, #24]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	dd05      	ble.n	80058da <_dtoa_r+0x83a>
 80058ce:	4631      	mov	r1, r6
 80058d0:	461a      	mov	r2, r3
 80058d2:	4620      	mov	r0, r4
 80058d4:	f000 fd30 	bl	8006338 <__lshift>
 80058d8:	4606      	mov	r6, r0
 80058da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d072      	beq.n	80059c6 <_dtoa_r+0x926>
 80058e0:	4631      	mov	r1, r6
 80058e2:	4650      	mov	r0, sl
 80058e4:	f000 fd94 	bl	8006410 <__mcmp>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	da6c      	bge.n	80059c6 <_dtoa_r+0x926>
 80058ec:	2300      	movs	r3, #0
 80058ee:	4651      	mov	r1, sl
 80058f0:	220a      	movs	r2, #10
 80058f2:	4620      	mov	r0, r4
 80058f4:	f000 fb28 	bl	8005f48 <__multadd>
 80058f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058fe:	4682      	mov	sl, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 81b0 	beq.w	8005c66 <_dtoa_r+0xbc6>
 8005906:	2300      	movs	r3, #0
 8005908:	4639      	mov	r1, r7
 800590a:	220a      	movs	r2, #10
 800590c:	4620      	mov	r0, r4
 800590e:	f000 fb1b 	bl	8005f48 <__multadd>
 8005912:	9b01      	ldr	r3, [sp, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	4607      	mov	r7, r0
 8005918:	f300 8096 	bgt.w	8005a48 <_dtoa_r+0x9a8>
 800591c:	9b07      	ldr	r3, [sp, #28]
 800591e:	2b02      	cmp	r3, #2
 8005920:	dc59      	bgt.n	80059d6 <_dtoa_r+0x936>
 8005922:	e091      	b.n	8005a48 <_dtoa_r+0x9a8>
 8005924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005926:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800592a:	e758      	b.n	80057de <_dtoa_r+0x73e>
 800592c:	9b04      	ldr	r3, [sp, #16]
 800592e:	1e5e      	subs	r6, r3, #1
 8005930:	9b08      	ldr	r3, [sp, #32]
 8005932:	42b3      	cmp	r3, r6
 8005934:	bfbf      	itttt	lt
 8005936:	9b08      	ldrlt	r3, [sp, #32]
 8005938:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800593a:	9608      	strlt	r6, [sp, #32]
 800593c:	1af3      	sublt	r3, r6, r3
 800593e:	bfb4      	ite	lt
 8005940:	18d2      	addlt	r2, r2, r3
 8005942:	1b9e      	subge	r6, r3, r6
 8005944:	9b04      	ldr	r3, [sp, #16]
 8005946:	bfbc      	itt	lt
 8005948:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800594a:	2600      	movlt	r6, #0
 800594c:	2b00      	cmp	r3, #0
 800594e:	bfb7      	itett	lt
 8005950:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005954:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005958:	1a9d      	sublt	r5, r3, r2
 800595a:	2300      	movlt	r3, #0
 800595c:	e741      	b.n	80057e2 <_dtoa_r+0x742>
 800595e:	9e08      	ldr	r6, [sp, #32]
 8005960:	9d05      	ldr	r5, [sp, #20]
 8005962:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005964:	e748      	b.n	80057f8 <_dtoa_r+0x758>
 8005966:	9a08      	ldr	r2, [sp, #32]
 8005968:	e770      	b.n	800584c <_dtoa_r+0x7ac>
 800596a:	9b07      	ldr	r3, [sp, #28]
 800596c:	2b01      	cmp	r3, #1
 800596e:	dc19      	bgt.n	80059a4 <_dtoa_r+0x904>
 8005970:	9b02      	ldr	r3, [sp, #8]
 8005972:	b9bb      	cbnz	r3, 80059a4 <_dtoa_r+0x904>
 8005974:	9b03      	ldr	r3, [sp, #12]
 8005976:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800597a:	b99b      	cbnz	r3, 80059a4 <_dtoa_r+0x904>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005982:	0d1b      	lsrs	r3, r3, #20
 8005984:	051b      	lsls	r3, r3, #20
 8005986:	b183      	cbz	r3, 80059aa <_dtoa_r+0x90a>
 8005988:	9b05      	ldr	r3, [sp, #20]
 800598a:	3301      	adds	r3, #1
 800598c:	9305      	str	r3, [sp, #20]
 800598e:	9b06      	ldr	r3, [sp, #24]
 8005990:	3301      	adds	r3, #1
 8005992:	9306      	str	r3, [sp, #24]
 8005994:	f04f 0801 	mov.w	r8, #1
 8005998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800599a:	2b00      	cmp	r3, #0
 800599c:	f47f af6f 	bne.w	800587e <_dtoa_r+0x7de>
 80059a0:	2001      	movs	r0, #1
 80059a2:	e774      	b.n	800588e <_dtoa_r+0x7ee>
 80059a4:	f04f 0800 	mov.w	r8, #0
 80059a8:	e7f6      	b.n	8005998 <_dtoa_r+0x8f8>
 80059aa:	4698      	mov	r8, r3
 80059ac:	e7f4      	b.n	8005998 <_dtoa_r+0x8f8>
 80059ae:	d082      	beq.n	80058b6 <_dtoa_r+0x816>
 80059b0:	9a05      	ldr	r2, [sp, #20]
 80059b2:	331c      	adds	r3, #28
 80059b4:	441a      	add	r2, r3
 80059b6:	9205      	str	r2, [sp, #20]
 80059b8:	9a06      	ldr	r2, [sp, #24]
 80059ba:	441a      	add	r2, r3
 80059bc:	441d      	add	r5, r3
 80059be:	9206      	str	r2, [sp, #24]
 80059c0:	e779      	b.n	80058b6 <_dtoa_r+0x816>
 80059c2:	4603      	mov	r3, r0
 80059c4:	e7f4      	b.n	80059b0 <_dtoa_r+0x910>
 80059c6:	9b04      	ldr	r3, [sp, #16]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	dc37      	bgt.n	8005a3c <_dtoa_r+0x99c>
 80059cc:	9b07      	ldr	r3, [sp, #28]
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	dd34      	ble.n	8005a3c <_dtoa_r+0x99c>
 80059d2:	9b04      	ldr	r3, [sp, #16]
 80059d4:	9301      	str	r3, [sp, #4]
 80059d6:	9b01      	ldr	r3, [sp, #4]
 80059d8:	b963      	cbnz	r3, 80059f4 <_dtoa_r+0x954>
 80059da:	4631      	mov	r1, r6
 80059dc:	2205      	movs	r2, #5
 80059de:	4620      	mov	r0, r4
 80059e0:	f000 fab2 	bl	8005f48 <__multadd>
 80059e4:	4601      	mov	r1, r0
 80059e6:	4606      	mov	r6, r0
 80059e8:	4650      	mov	r0, sl
 80059ea:	f000 fd11 	bl	8006410 <__mcmp>
 80059ee:	2800      	cmp	r0, #0
 80059f0:	f73f adbb 	bgt.w	800556a <_dtoa_r+0x4ca>
 80059f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059f6:	9d00      	ldr	r5, [sp, #0]
 80059f8:	ea6f 0b03 	mvn.w	fp, r3
 80059fc:	f04f 0800 	mov.w	r8, #0
 8005a00:	4631      	mov	r1, r6
 8005a02:	4620      	mov	r0, r4
 8005a04:	f000 fa7e 	bl	8005f04 <_Bfree>
 8005a08:	2f00      	cmp	r7, #0
 8005a0a:	f43f aeab 	beq.w	8005764 <_dtoa_r+0x6c4>
 8005a0e:	f1b8 0f00 	cmp.w	r8, #0
 8005a12:	d005      	beq.n	8005a20 <_dtoa_r+0x980>
 8005a14:	45b8      	cmp	r8, r7
 8005a16:	d003      	beq.n	8005a20 <_dtoa_r+0x980>
 8005a18:	4641      	mov	r1, r8
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f000 fa72 	bl	8005f04 <_Bfree>
 8005a20:	4639      	mov	r1, r7
 8005a22:	4620      	mov	r0, r4
 8005a24:	f000 fa6e 	bl	8005f04 <_Bfree>
 8005a28:	e69c      	b.n	8005764 <_dtoa_r+0x6c4>
 8005a2a:	2600      	movs	r6, #0
 8005a2c:	4637      	mov	r7, r6
 8005a2e:	e7e1      	b.n	80059f4 <_dtoa_r+0x954>
 8005a30:	46bb      	mov	fp, r7
 8005a32:	4637      	mov	r7, r6
 8005a34:	e599      	b.n	800556a <_dtoa_r+0x4ca>
 8005a36:	bf00      	nop
 8005a38:	40240000 	.word	0x40240000
 8005a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 80c8 	beq.w	8005bd4 <_dtoa_r+0xb34>
 8005a44:	9b04      	ldr	r3, [sp, #16]
 8005a46:	9301      	str	r3, [sp, #4]
 8005a48:	2d00      	cmp	r5, #0
 8005a4a:	dd05      	ble.n	8005a58 <_dtoa_r+0x9b8>
 8005a4c:	4639      	mov	r1, r7
 8005a4e:	462a      	mov	r2, r5
 8005a50:	4620      	mov	r0, r4
 8005a52:	f000 fc71 	bl	8006338 <__lshift>
 8005a56:	4607      	mov	r7, r0
 8005a58:	f1b8 0f00 	cmp.w	r8, #0
 8005a5c:	d05b      	beq.n	8005b16 <_dtoa_r+0xa76>
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	4620      	mov	r0, r4
 8005a62:	f000 fa0f 	bl	8005e84 <_Balloc>
 8005a66:	4605      	mov	r5, r0
 8005a68:	b928      	cbnz	r0, 8005a76 <_dtoa_r+0x9d6>
 8005a6a:	4b83      	ldr	r3, [pc, #524]	; (8005c78 <_dtoa_r+0xbd8>)
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005a72:	f7ff bb2e 	b.w	80050d2 <_dtoa_r+0x32>
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	3202      	adds	r2, #2
 8005a7a:	0092      	lsls	r2, r2, #2
 8005a7c:	f107 010c 	add.w	r1, r7, #12
 8005a80:	300c      	adds	r0, #12
 8005a82:	f001 ff85 	bl	8007990 <memcpy>
 8005a86:	2201      	movs	r2, #1
 8005a88:	4629      	mov	r1, r5
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f000 fc54 	bl	8006338 <__lshift>
 8005a90:	9b00      	ldr	r3, [sp, #0]
 8005a92:	3301      	adds	r3, #1
 8005a94:	9304      	str	r3, [sp, #16]
 8005a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	9308      	str	r3, [sp, #32]
 8005a9e:	9b02      	ldr	r3, [sp, #8]
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	46b8      	mov	r8, r7
 8005aa6:	9306      	str	r3, [sp, #24]
 8005aa8:	4607      	mov	r7, r0
 8005aaa:	9b04      	ldr	r3, [sp, #16]
 8005aac:	4631      	mov	r1, r6
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	4650      	mov	r0, sl
 8005ab2:	9301      	str	r3, [sp, #4]
 8005ab4:	f7ff fa6c 	bl	8004f90 <quorem>
 8005ab8:	4641      	mov	r1, r8
 8005aba:	9002      	str	r0, [sp, #8]
 8005abc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005ac0:	4650      	mov	r0, sl
 8005ac2:	f000 fca5 	bl	8006410 <__mcmp>
 8005ac6:	463a      	mov	r2, r7
 8005ac8:	9005      	str	r0, [sp, #20]
 8005aca:	4631      	mov	r1, r6
 8005acc:	4620      	mov	r0, r4
 8005ace:	f000 fcbb 	bl	8006448 <__mdiff>
 8005ad2:	68c2      	ldr	r2, [r0, #12]
 8005ad4:	4605      	mov	r5, r0
 8005ad6:	bb02      	cbnz	r2, 8005b1a <_dtoa_r+0xa7a>
 8005ad8:	4601      	mov	r1, r0
 8005ada:	4650      	mov	r0, sl
 8005adc:	f000 fc98 	bl	8006410 <__mcmp>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	9209      	str	r2, [sp, #36]	; 0x24
 8005ae8:	f000 fa0c 	bl	8005f04 <_Bfree>
 8005aec:	9b07      	ldr	r3, [sp, #28]
 8005aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005af0:	9d04      	ldr	r5, [sp, #16]
 8005af2:	ea43 0102 	orr.w	r1, r3, r2
 8005af6:	9b06      	ldr	r3, [sp, #24]
 8005af8:	4319      	orrs	r1, r3
 8005afa:	d110      	bne.n	8005b1e <_dtoa_r+0xa7e>
 8005afc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b00:	d029      	beq.n	8005b56 <_dtoa_r+0xab6>
 8005b02:	9b05      	ldr	r3, [sp, #20]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	dd02      	ble.n	8005b0e <_dtoa_r+0xa6e>
 8005b08:	9b02      	ldr	r3, [sp, #8]
 8005b0a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005b0e:	9b01      	ldr	r3, [sp, #4]
 8005b10:	f883 9000 	strb.w	r9, [r3]
 8005b14:	e774      	b.n	8005a00 <_dtoa_r+0x960>
 8005b16:	4638      	mov	r0, r7
 8005b18:	e7ba      	b.n	8005a90 <_dtoa_r+0x9f0>
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	e7e1      	b.n	8005ae2 <_dtoa_r+0xa42>
 8005b1e:	9b05      	ldr	r3, [sp, #20]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	db04      	blt.n	8005b2e <_dtoa_r+0xa8e>
 8005b24:	9907      	ldr	r1, [sp, #28]
 8005b26:	430b      	orrs	r3, r1
 8005b28:	9906      	ldr	r1, [sp, #24]
 8005b2a:	430b      	orrs	r3, r1
 8005b2c:	d120      	bne.n	8005b70 <_dtoa_r+0xad0>
 8005b2e:	2a00      	cmp	r2, #0
 8005b30:	dded      	ble.n	8005b0e <_dtoa_r+0xa6e>
 8005b32:	4651      	mov	r1, sl
 8005b34:	2201      	movs	r2, #1
 8005b36:	4620      	mov	r0, r4
 8005b38:	f000 fbfe 	bl	8006338 <__lshift>
 8005b3c:	4631      	mov	r1, r6
 8005b3e:	4682      	mov	sl, r0
 8005b40:	f000 fc66 	bl	8006410 <__mcmp>
 8005b44:	2800      	cmp	r0, #0
 8005b46:	dc03      	bgt.n	8005b50 <_dtoa_r+0xab0>
 8005b48:	d1e1      	bne.n	8005b0e <_dtoa_r+0xa6e>
 8005b4a:	f019 0f01 	tst.w	r9, #1
 8005b4e:	d0de      	beq.n	8005b0e <_dtoa_r+0xa6e>
 8005b50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b54:	d1d8      	bne.n	8005b08 <_dtoa_r+0xa68>
 8005b56:	9a01      	ldr	r2, [sp, #4]
 8005b58:	2339      	movs	r3, #57	; 0x39
 8005b5a:	7013      	strb	r3, [r2, #0]
 8005b5c:	462b      	mov	r3, r5
 8005b5e:	461d      	mov	r5, r3
 8005b60:	3b01      	subs	r3, #1
 8005b62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b66:	2a39      	cmp	r2, #57	; 0x39
 8005b68:	d06c      	beq.n	8005c44 <_dtoa_r+0xba4>
 8005b6a:	3201      	adds	r2, #1
 8005b6c:	701a      	strb	r2, [r3, #0]
 8005b6e:	e747      	b.n	8005a00 <_dtoa_r+0x960>
 8005b70:	2a00      	cmp	r2, #0
 8005b72:	dd07      	ble.n	8005b84 <_dtoa_r+0xae4>
 8005b74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b78:	d0ed      	beq.n	8005b56 <_dtoa_r+0xab6>
 8005b7a:	9a01      	ldr	r2, [sp, #4]
 8005b7c:	f109 0301 	add.w	r3, r9, #1
 8005b80:	7013      	strb	r3, [r2, #0]
 8005b82:	e73d      	b.n	8005a00 <_dtoa_r+0x960>
 8005b84:	9b04      	ldr	r3, [sp, #16]
 8005b86:	9a08      	ldr	r2, [sp, #32]
 8005b88:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d043      	beq.n	8005c18 <_dtoa_r+0xb78>
 8005b90:	4651      	mov	r1, sl
 8005b92:	2300      	movs	r3, #0
 8005b94:	220a      	movs	r2, #10
 8005b96:	4620      	mov	r0, r4
 8005b98:	f000 f9d6 	bl	8005f48 <__multadd>
 8005b9c:	45b8      	cmp	r8, r7
 8005b9e:	4682      	mov	sl, r0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	f04f 020a 	mov.w	r2, #10
 8005ba8:	4641      	mov	r1, r8
 8005baa:	4620      	mov	r0, r4
 8005bac:	d107      	bne.n	8005bbe <_dtoa_r+0xb1e>
 8005bae:	f000 f9cb 	bl	8005f48 <__multadd>
 8005bb2:	4680      	mov	r8, r0
 8005bb4:	4607      	mov	r7, r0
 8005bb6:	9b04      	ldr	r3, [sp, #16]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	9304      	str	r3, [sp, #16]
 8005bbc:	e775      	b.n	8005aaa <_dtoa_r+0xa0a>
 8005bbe:	f000 f9c3 	bl	8005f48 <__multadd>
 8005bc2:	4639      	mov	r1, r7
 8005bc4:	4680      	mov	r8, r0
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	220a      	movs	r2, #10
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f000 f9bc 	bl	8005f48 <__multadd>
 8005bd0:	4607      	mov	r7, r0
 8005bd2:	e7f0      	b.n	8005bb6 <_dtoa_r+0xb16>
 8005bd4:	9b04      	ldr	r3, [sp, #16]
 8005bd6:	9301      	str	r3, [sp, #4]
 8005bd8:	9d00      	ldr	r5, [sp, #0]
 8005bda:	4631      	mov	r1, r6
 8005bdc:	4650      	mov	r0, sl
 8005bde:	f7ff f9d7 	bl	8004f90 <quorem>
 8005be2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005be6:	9b00      	ldr	r3, [sp, #0]
 8005be8:	f805 9b01 	strb.w	r9, [r5], #1
 8005bec:	1aea      	subs	r2, r5, r3
 8005bee:	9b01      	ldr	r3, [sp, #4]
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	dd07      	ble.n	8005c04 <_dtoa_r+0xb64>
 8005bf4:	4651      	mov	r1, sl
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	220a      	movs	r2, #10
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	f000 f9a4 	bl	8005f48 <__multadd>
 8005c00:	4682      	mov	sl, r0
 8005c02:	e7ea      	b.n	8005bda <_dtoa_r+0xb3a>
 8005c04:	9b01      	ldr	r3, [sp, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	bfc8      	it	gt
 8005c0a:	461d      	movgt	r5, r3
 8005c0c:	9b00      	ldr	r3, [sp, #0]
 8005c0e:	bfd8      	it	le
 8005c10:	2501      	movle	r5, #1
 8005c12:	441d      	add	r5, r3
 8005c14:	f04f 0800 	mov.w	r8, #0
 8005c18:	4651      	mov	r1, sl
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f000 fb8b 	bl	8006338 <__lshift>
 8005c22:	4631      	mov	r1, r6
 8005c24:	4682      	mov	sl, r0
 8005c26:	f000 fbf3 	bl	8006410 <__mcmp>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	dc96      	bgt.n	8005b5c <_dtoa_r+0xabc>
 8005c2e:	d102      	bne.n	8005c36 <_dtoa_r+0xb96>
 8005c30:	f019 0f01 	tst.w	r9, #1
 8005c34:	d192      	bne.n	8005b5c <_dtoa_r+0xabc>
 8005c36:	462b      	mov	r3, r5
 8005c38:	461d      	mov	r5, r3
 8005c3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c3e:	2a30      	cmp	r2, #48	; 0x30
 8005c40:	d0fa      	beq.n	8005c38 <_dtoa_r+0xb98>
 8005c42:	e6dd      	b.n	8005a00 <_dtoa_r+0x960>
 8005c44:	9a00      	ldr	r2, [sp, #0]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d189      	bne.n	8005b5e <_dtoa_r+0xabe>
 8005c4a:	f10b 0b01 	add.w	fp, fp, #1
 8005c4e:	2331      	movs	r3, #49	; 0x31
 8005c50:	e796      	b.n	8005b80 <_dtoa_r+0xae0>
 8005c52:	4b0a      	ldr	r3, [pc, #40]	; (8005c7c <_dtoa_r+0xbdc>)
 8005c54:	f7ff ba99 	b.w	800518a <_dtoa_r+0xea>
 8005c58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f47f aa6d 	bne.w	800513a <_dtoa_r+0x9a>
 8005c60:	4b07      	ldr	r3, [pc, #28]	; (8005c80 <_dtoa_r+0xbe0>)
 8005c62:	f7ff ba92 	b.w	800518a <_dtoa_r+0xea>
 8005c66:	9b01      	ldr	r3, [sp, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	dcb5      	bgt.n	8005bd8 <_dtoa_r+0xb38>
 8005c6c:	9b07      	ldr	r3, [sp, #28]
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	f73f aeb1 	bgt.w	80059d6 <_dtoa_r+0x936>
 8005c74:	e7b0      	b.n	8005bd8 <_dtoa_r+0xb38>
 8005c76:	bf00      	nop
 8005c78:	08008a66 	.word	0x08008a66
 8005c7c:	080089c1 	.word	0x080089c1
 8005c80:	080089ea 	.word	0x080089ea

08005c84 <_free_r>:
 8005c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c86:	2900      	cmp	r1, #0
 8005c88:	d044      	beq.n	8005d14 <_free_r+0x90>
 8005c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c8e:	9001      	str	r0, [sp, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f1a1 0404 	sub.w	r4, r1, #4
 8005c96:	bfb8      	it	lt
 8005c98:	18e4      	addlt	r4, r4, r3
 8005c9a:	f000 f8e7 	bl	8005e6c <__malloc_lock>
 8005c9e:	4a1e      	ldr	r2, [pc, #120]	; (8005d18 <_free_r+0x94>)
 8005ca0:	9801      	ldr	r0, [sp, #4]
 8005ca2:	6813      	ldr	r3, [r2, #0]
 8005ca4:	b933      	cbnz	r3, 8005cb4 <_free_r+0x30>
 8005ca6:	6063      	str	r3, [r4, #4]
 8005ca8:	6014      	str	r4, [r2, #0]
 8005caa:	b003      	add	sp, #12
 8005cac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cb0:	f000 b8e2 	b.w	8005e78 <__malloc_unlock>
 8005cb4:	42a3      	cmp	r3, r4
 8005cb6:	d908      	bls.n	8005cca <_free_r+0x46>
 8005cb8:	6825      	ldr	r5, [r4, #0]
 8005cba:	1961      	adds	r1, r4, r5
 8005cbc:	428b      	cmp	r3, r1
 8005cbe:	bf01      	itttt	eq
 8005cc0:	6819      	ldreq	r1, [r3, #0]
 8005cc2:	685b      	ldreq	r3, [r3, #4]
 8005cc4:	1949      	addeq	r1, r1, r5
 8005cc6:	6021      	streq	r1, [r4, #0]
 8005cc8:	e7ed      	b.n	8005ca6 <_free_r+0x22>
 8005cca:	461a      	mov	r2, r3
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	b10b      	cbz	r3, 8005cd4 <_free_r+0x50>
 8005cd0:	42a3      	cmp	r3, r4
 8005cd2:	d9fa      	bls.n	8005cca <_free_r+0x46>
 8005cd4:	6811      	ldr	r1, [r2, #0]
 8005cd6:	1855      	adds	r5, r2, r1
 8005cd8:	42a5      	cmp	r5, r4
 8005cda:	d10b      	bne.n	8005cf4 <_free_r+0x70>
 8005cdc:	6824      	ldr	r4, [r4, #0]
 8005cde:	4421      	add	r1, r4
 8005ce0:	1854      	adds	r4, r2, r1
 8005ce2:	42a3      	cmp	r3, r4
 8005ce4:	6011      	str	r1, [r2, #0]
 8005ce6:	d1e0      	bne.n	8005caa <_free_r+0x26>
 8005ce8:	681c      	ldr	r4, [r3, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	6053      	str	r3, [r2, #4]
 8005cee:	440c      	add	r4, r1
 8005cf0:	6014      	str	r4, [r2, #0]
 8005cf2:	e7da      	b.n	8005caa <_free_r+0x26>
 8005cf4:	d902      	bls.n	8005cfc <_free_r+0x78>
 8005cf6:	230c      	movs	r3, #12
 8005cf8:	6003      	str	r3, [r0, #0]
 8005cfa:	e7d6      	b.n	8005caa <_free_r+0x26>
 8005cfc:	6825      	ldr	r5, [r4, #0]
 8005cfe:	1961      	adds	r1, r4, r5
 8005d00:	428b      	cmp	r3, r1
 8005d02:	bf04      	itt	eq
 8005d04:	6819      	ldreq	r1, [r3, #0]
 8005d06:	685b      	ldreq	r3, [r3, #4]
 8005d08:	6063      	str	r3, [r4, #4]
 8005d0a:	bf04      	itt	eq
 8005d0c:	1949      	addeq	r1, r1, r5
 8005d0e:	6021      	streq	r1, [r4, #0]
 8005d10:	6054      	str	r4, [r2, #4]
 8005d12:	e7ca      	b.n	8005caa <_free_r+0x26>
 8005d14:	b003      	add	sp, #12
 8005d16:	bd30      	pop	{r4, r5, pc}
 8005d18:	200006cc 	.word	0x200006cc

08005d1c <malloc>:
 8005d1c:	4b02      	ldr	r3, [pc, #8]	; (8005d28 <malloc+0xc>)
 8005d1e:	4601      	mov	r1, r0
 8005d20:	6818      	ldr	r0, [r3, #0]
 8005d22:	f000 b823 	b.w	8005d6c <_malloc_r>
 8005d26:	bf00      	nop
 8005d28:	20000068 	.word	0x20000068

08005d2c <sbrk_aligned>:
 8005d2c:	b570      	push	{r4, r5, r6, lr}
 8005d2e:	4e0e      	ldr	r6, [pc, #56]	; (8005d68 <sbrk_aligned+0x3c>)
 8005d30:	460c      	mov	r4, r1
 8005d32:	6831      	ldr	r1, [r6, #0]
 8005d34:	4605      	mov	r5, r0
 8005d36:	b911      	cbnz	r1, 8005d3e <sbrk_aligned+0x12>
 8005d38:	f001 fe1a 	bl	8007970 <_sbrk_r>
 8005d3c:	6030      	str	r0, [r6, #0]
 8005d3e:	4621      	mov	r1, r4
 8005d40:	4628      	mov	r0, r5
 8005d42:	f001 fe15 	bl	8007970 <_sbrk_r>
 8005d46:	1c43      	adds	r3, r0, #1
 8005d48:	d00a      	beq.n	8005d60 <sbrk_aligned+0x34>
 8005d4a:	1cc4      	adds	r4, r0, #3
 8005d4c:	f024 0403 	bic.w	r4, r4, #3
 8005d50:	42a0      	cmp	r0, r4
 8005d52:	d007      	beq.n	8005d64 <sbrk_aligned+0x38>
 8005d54:	1a21      	subs	r1, r4, r0
 8005d56:	4628      	mov	r0, r5
 8005d58:	f001 fe0a 	bl	8007970 <_sbrk_r>
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d101      	bne.n	8005d64 <sbrk_aligned+0x38>
 8005d60:	f04f 34ff 	mov.w	r4, #4294967295
 8005d64:	4620      	mov	r0, r4
 8005d66:	bd70      	pop	{r4, r5, r6, pc}
 8005d68:	200006d0 	.word	0x200006d0

08005d6c <_malloc_r>:
 8005d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d70:	1ccd      	adds	r5, r1, #3
 8005d72:	f025 0503 	bic.w	r5, r5, #3
 8005d76:	3508      	adds	r5, #8
 8005d78:	2d0c      	cmp	r5, #12
 8005d7a:	bf38      	it	cc
 8005d7c:	250c      	movcc	r5, #12
 8005d7e:	2d00      	cmp	r5, #0
 8005d80:	4607      	mov	r7, r0
 8005d82:	db01      	blt.n	8005d88 <_malloc_r+0x1c>
 8005d84:	42a9      	cmp	r1, r5
 8005d86:	d905      	bls.n	8005d94 <_malloc_r+0x28>
 8005d88:	230c      	movs	r3, #12
 8005d8a:	603b      	str	r3, [r7, #0]
 8005d8c:	2600      	movs	r6, #0
 8005d8e:	4630      	mov	r0, r6
 8005d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005e68 <_malloc_r+0xfc>
 8005d98:	f000 f868 	bl	8005e6c <__malloc_lock>
 8005d9c:	f8d8 3000 	ldr.w	r3, [r8]
 8005da0:	461c      	mov	r4, r3
 8005da2:	bb5c      	cbnz	r4, 8005dfc <_malloc_r+0x90>
 8005da4:	4629      	mov	r1, r5
 8005da6:	4638      	mov	r0, r7
 8005da8:	f7ff ffc0 	bl	8005d2c <sbrk_aligned>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	4604      	mov	r4, r0
 8005db0:	d155      	bne.n	8005e5e <_malloc_r+0xf2>
 8005db2:	f8d8 4000 	ldr.w	r4, [r8]
 8005db6:	4626      	mov	r6, r4
 8005db8:	2e00      	cmp	r6, #0
 8005dba:	d145      	bne.n	8005e48 <_malloc_r+0xdc>
 8005dbc:	2c00      	cmp	r4, #0
 8005dbe:	d048      	beq.n	8005e52 <_malloc_r+0xe6>
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	4631      	mov	r1, r6
 8005dc4:	4638      	mov	r0, r7
 8005dc6:	eb04 0903 	add.w	r9, r4, r3
 8005dca:	f001 fdd1 	bl	8007970 <_sbrk_r>
 8005dce:	4581      	cmp	r9, r0
 8005dd0:	d13f      	bne.n	8005e52 <_malloc_r+0xe6>
 8005dd2:	6821      	ldr	r1, [r4, #0]
 8005dd4:	1a6d      	subs	r5, r5, r1
 8005dd6:	4629      	mov	r1, r5
 8005dd8:	4638      	mov	r0, r7
 8005dda:	f7ff ffa7 	bl	8005d2c <sbrk_aligned>
 8005dde:	3001      	adds	r0, #1
 8005de0:	d037      	beq.n	8005e52 <_malloc_r+0xe6>
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	442b      	add	r3, r5
 8005de6:	6023      	str	r3, [r4, #0]
 8005de8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d038      	beq.n	8005e62 <_malloc_r+0xf6>
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	42a2      	cmp	r2, r4
 8005df4:	d12b      	bne.n	8005e4e <_malloc_r+0xe2>
 8005df6:	2200      	movs	r2, #0
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	e00f      	b.n	8005e1c <_malloc_r+0xb0>
 8005dfc:	6822      	ldr	r2, [r4, #0]
 8005dfe:	1b52      	subs	r2, r2, r5
 8005e00:	d41f      	bmi.n	8005e42 <_malloc_r+0xd6>
 8005e02:	2a0b      	cmp	r2, #11
 8005e04:	d917      	bls.n	8005e36 <_malloc_r+0xca>
 8005e06:	1961      	adds	r1, r4, r5
 8005e08:	42a3      	cmp	r3, r4
 8005e0a:	6025      	str	r5, [r4, #0]
 8005e0c:	bf18      	it	ne
 8005e0e:	6059      	strne	r1, [r3, #4]
 8005e10:	6863      	ldr	r3, [r4, #4]
 8005e12:	bf08      	it	eq
 8005e14:	f8c8 1000 	streq.w	r1, [r8]
 8005e18:	5162      	str	r2, [r4, r5]
 8005e1a:	604b      	str	r3, [r1, #4]
 8005e1c:	4638      	mov	r0, r7
 8005e1e:	f104 060b 	add.w	r6, r4, #11
 8005e22:	f000 f829 	bl	8005e78 <__malloc_unlock>
 8005e26:	f026 0607 	bic.w	r6, r6, #7
 8005e2a:	1d23      	adds	r3, r4, #4
 8005e2c:	1af2      	subs	r2, r6, r3
 8005e2e:	d0ae      	beq.n	8005d8e <_malloc_r+0x22>
 8005e30:	1b9b      	subs	r3, r3, r6
 8005e32:	50a3      	str	r3, [r4, r2]
 8005e34:	e7ab      	b.n	8005d8e <_malloc_r+0x22>
 8005e36:	42a3      	cmp	r3, r4
 8005e38:	6862      	ldr	r2, [r4, #4]
 8005e3a:	d1dd      	bne.n	8005df8 <_malloc_r+0x8c>
 8005e3c:	f8c8 2000 	str.w	r2, [r8]
 8005e40:	e7ec      	b.n	8005e1c <_malloc_r+0xb0>
 8005e42:	4623      	mov	r3, r4
 8005e44:	6864      	ldr	r4, [r4, #4]
 8005e46:	e7ac      	b.n	8005da2 <_malloc_r+0x36>
 8005e48:	4634      	mov	r4, r6
 8005e4a:	6876      	ldr	r6, [r6, #4]
 8005e4c:	e7b4      	b.n	8005db8 <_malloc_r+0x4c>
 8005e4e:	4613      	mov	r3, r2
 8005e50:	e7cc      	b.n	8005dec <_malloc_r+0x80>
 8005e52:	230c      	movs	r3, #12
 8005e54:	603b      	str	r3, [r7, #0]
 8005e56:	4638      	mov	r0, r7
 8005e58:	f000 f80e 	bl	8005e78 <__malloc_unlock>
 8005e5c:	e797      	b.n	8005d8e <_malloc_r+0x22>
 8005e5e:	6025      	str	r5, [r4, #0]
 8005e60:	e7dc      	b.n	8005e1c <_malloc_r+0xb0>
 8005e62:	605b      	str	r3, [r3, #4]
 8005e64:	deff      	udf	#255	; 0xff
 8005e66:	bf00      	nop
 8005e68:	200006cc 	.word	0x200006cc

08005e6c <__malloc_lock>:
 8005e6c:	4801      	ldr	r0, [pc, #4]	; (8005e74 <__malloc_lock+0x8>)
 8005e6e:	f7ff b886 	b.w	8004f7e <__retarget_lock_acquire_recursive>
 8005e72:	bf00      	nop
 8005e74:	200006c8 	.word	0x200006c8

08005e78 <__malloc_unlock>:
 8005e78:	4801      	ldr	r0, [pc, #4]	; (8005e80 <__malloc_unlock+0x8>)
 8005e7a:	f7ff b881 	b.w	8004f80 <__retarget_lock_release_recursive>
 8005e7e:	bf00      	nop
 8005e80:	200006c8 	.word	0x200006c8

08005e84 <_Balloc>:
 8005e84:	b570      	push	{r4, r5, r6, lr}
 8005e86:	69c6      	ldr	r6, [r0, #28]
 8005e88:	4604      	mov	r4, r0
 8005e8a:	460d      	mov	r5, r1
 8005e8c:	b976      	cbnz	r6, 8005eac <_Balloc+0x28>
 8005e8e:	2010      	movs	r0, #16
 8005e90:	f7ff ff44 	bl	8005d1c <malloc>
 8005e94:	4602      	mov	r2, r0
 8005e96:	61e0      	str	r0, [r4, #28]
 8005e98:	b920      	cbnz	r0, 8005ea4 <_Balloc+0x20>
 8005e9a:	4b18      	ldr	r3, [pc, #96]	; (8005efc <_Balloc+0x78>)
 8005e9c:	4818      	ldr	r0, [pc, #96]	; (8005f00 <_Balloc+0x7c>)
 8005e9e:	216b      	movs	r1, #107	; 0x6b
 8005ea0:	f001 fd8e 	bl	80079c0 <__assert_func>
 8005ea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ea8:	6006      	str	r6, [r0, #0]
 8005eaa:	60c6      	str	r6, [r0, #12]
 8005eac:	69e6      	ldr	r6, [r4, #28]
 8005eae:	68f3      	ldr	r3, [r6, #12]
 8005eb0:	b183      	cbz	r3, 8005ed4 <_Balloc+0x50>
 8005eb2:	69e3      	ldr	r3, [r4, #28]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005eba:	b9b8      	cbnz	r0, 8005eec <_Balloc+0x68>
 8005ebc:	2101      	movs	r1, #1
 8005ebe:	fa01 f605 	lsl.w	r6, r1, r5
 8005ec2:	1d72      	adds	r2, r6, #5
 8005ec4:	0092      	lsls	r2, r2, #2
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	f001 fd98 	bl	80079fc <_calloc_r>
 8005ecc:	b160      	cbz	r0, 8005ee8 <_Balloc+0x64>
 8005ece:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005ed2:	e00e      	b.n	8005ef2 <_Balloc+0x6e>
 8005ed4:	2221      	movs	r2, #33	; 0x21
 8005ed6:	2104      	movs	r1, #4
 8005ed8:	4620      	mov	r0, r4
 8005eda:	f001 fd8f 	bl	80079fc <_calloc_r>
 8005ede:	69e3      	ldr	r3, [r4, #28]
 8005ee0:	60f0      	str	r0, [r6, #12]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1e4      	bne.n	8005eb2 <_Balloc+0x2e>
 8005ee8:	2000      	movs	r0, #0
 8005eea:	bd70      	pop	{r4, r5, r6, pc}
 8005eec:	6802      	ldr	r2, [r0, #0]
 8005eee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005ef8:	e7f7      	b.n	8005eea <_Balloc+0x66>
 8005efa:	bf00      	nop
 8005efc:	080089f7 	.word	0x080089f7
 8005f00:	08008a77 	.word	0x08008a77

08005f04 <_Bfree>:
 8005f04:	b570      	push	{r4, r5, r6, lr}
 8005f06:	69c6      	ldr	r6, [r0, #28]
 8005f08:	4605      	mov	r5, r0
 8005f0a:	460c      	mov	r4, r1
 8005f0c:	b976      	cbnz	r6, 8005f2c <_Bfree+0x28>
 8005f0e:	2010      	movs	r0, #16
 8005f10:	f7ff ff04 	bl	8005d1c <malloc>
 8005f14:	4602      	mov	r2, r0
 8005f16:	61e8      	str	r0, [r5, #28]
 8005f18:	b920      	cbnz	r0, 8005f24 <_Bfree+0x20>
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <_Bfree+0x3c>)
 8005f1c:	4809      	ldr	r0, [pc, #36]	; (8005f44 <_Bfree+0x40>)
 8005f1e:	218f      	movs	r1, #143	; 0x8f
 8005f20:	f001 fd4e 	bl	80079c0 <__assert_func>
 8005f24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f28:	6006      	str	r6, [r0, #0]
 8005f2a:	60c6      	str	r6, [r0, #12]
 8005f2c:	b13c      	cbz	r4, 8005f3e <_Bfree+0x3a>
 8005f2e:	69eb      	ldr	r3, [r5, #28]
 8005f30:	6862      	ldr	r2, [r4, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f38:	6021      	str	r1, [r4, #0]
 8005f3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f3e:	bd70      	pop	{r4, r5, r6, pc}
 8005f40:	080089f7 	.word	0x080089f7
 8005f44:	08008a77 	.word	0x08008a77

08005f48 <__multadd>:
 8005f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f4c:	690d      	ldr	r5, [r1, #16]
 8005f4e:	4607      	mov	r7, r0
 8005f50:	460c      	mov	r4, r1
 8005f52:	461e      	mov	r6, r3
 8005f54:	f101 0c14 	add.w	ip, r1, #20
 8005f58:	2000      	movs	r0, #0
 8005f5a:	f8dc 3000 	ldr.w	r3, [ip]
 8005f5e:	b299      	uxth	r1, r3
 8005f60:	fb02 6101 	mla	r1, r2, r1, r6
 8005f64:	0c1e      	lsrs	r6, r3, #16
 8005f66:	0c0b      	lsrs	r3, r1, #16
 8005f68:	fb02 3306 	mla	r3, r2, r6, r3
 8005f6c:	b289      	uxth	r1, r1
 8005f6e:	3001      	adds	r0, #1
 8005f70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f74:	4285      	cmp	r5, r0
 8005f76:	f84c 1b04 	str.w	r1, [ip], #4
 8005f7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f7e:	dcec      	bgt.n	8005f5a <__multadd+0x12>
 8005f80:	b30e      	cbz	r6, 8005fc6 <__multadd+0x7e>
 8005f82:	68a3      	ldr	r3, [r4, #8]
 8005f84:	42ab      	cmp	r3, r5
 8005f86:	dc19      	bgt.n	8005fbc <__multadd+0x74>
 8005f88:	6861      	ldr	r1, [r4, #4]
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	3101      	adds	r1, #1
 8005f8e:	f7ff ff79 	bl	8005e84 <_Balloc>
 8005f92:	4680      	mov	r8, r0
 8005f94:	b928      	cbnz	r0, 8005fa2 <__multadd+0x5a>
 8005f96:	4602      	mov	r2, r0
 8005f98:	4b0c      	ldr	r3, [pc, #48]	; (8005fcc <__multadd+0x84>)
 8005f9a:	480d      	ldr	r0, [pc, #52]	; (8005fd0 <__multadd+0x88>)
 8005f9c:	21ba      	movs	r1, #186	; 0xba
 8005f9e:	f001 fd0f 	bl	80079c0 <__assert_func>
 8005fa2:	6922      	ldr	r2, [r4, #16]
 8005fa4:	3202      	adds	r2, #2
 8005fa6:	f104 010c 	add.w	r1, r4, #12
 8005faa:	0092      	lsls	r2, r2, #2
 8005fac:	300c      	adds	r0, #12
 8005fae:	f001 fcef 	bl	8007990 <memcpy>
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	4638      	mov	r0, r7
 8005fb6:	f7ff ffa5 	bl	8005f04 <_Bfree>
 8005fba:	4644      	mov	r4, r8
 8005fbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005fc0:	3501      	adds	r5, #1
 8005fc2:	615e      	str	r6, [r3, #20]
 8005fc4:	6125      	str	r5, [r4, #16]
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fcc:	08008a66 	.word	0x08008a66
 8005fd0:	08008a77 	.word	0x08008a77

08005fd4 <__s2b>:
 8005fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fd8:	460c      	mov	r4, r1
 8005fda:	4615      	mov	r5, r2
 8005fdc:	461f      	mov	r7, r3
 8005fde:	2209      	movs	r2, #9
 8005fe0:	3308      	adds	r3, #8
 8005fe2:	4606      	mov	r6, r0
 8005fe4:	fb93 f3f2 	sdiv	r3, r3, r2
 8005fe8:	2100      	movs	r1, #0
 8005fea:	2201      	movs	r2, #1
 8005fec:	429a      	cmp	r2, r3
 8005fee:	db09      	blt.n	8006004 <__s2b+0x30>
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	f7ff ff47 	bl	8005e84 <_Balloc>
 8005ff6:	b940      	cbnz	r0, 800600a <__s2b+0x36>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	4b19      	ldr	r3, [pc, #100]	; (8006060 <__s2b+0x8c>)
 8005ffc:	4819      	ldr	r0, [pc, #100]	; (8006064 <__s2b+0x90>)
 8005ffe:	21d3      	movs	r1, #211	; 0xd3
 8006000:	f001 fcde 	bl	80079c0 <__assert_func>
 8006004:	0052      	lsls	r2, r2, #1
 8006006:	3101      	adds	r1, #1
 8006008:	e7f0      	b.n	8005fec <__s2b+0x18>
 800600a:	9b08      	ldr	r3, [sp, #32]
 800600c:	6143      	str	r3, [r0, #20]
 800600e:	2d09      	cmp	r5, #9
 8006010:	f04f 0301 	mov.w	r3, #1
 8006014:	6103      	str	r3, [r0, #16]
 8006016:	dd16      	ble.n	8006046 <__s2b+0x72>
 8006018:	f104 0909 	add.w	r9, r4, #9
 800601c:	46c8      	mov	r8, r9
 800601e:	442c      	add	r4, r5
 8006020:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006024:	4601      	mov	r1, r0
 8006026:	3b30      	subs	r3, #48	; 0x30
 8006028:	220a      	movs	r2, #10
 800602a:	4630      	mov	r0, r6
 800602c:	f7ff ff8c 	bl	8005f48 <__multadd>
 8006030:	45a0      	cmp	r8, r4
 8006032:	d1f5      	bne.n	8006020 <__s2b+0x4c>
 8006034:	f1a5 0408 	sub.w	r4, r5, #8
 8006038:	444c      	add	r4, r9
 800603a:	1b2d      	subs	r5, r5, r4
 800603c:	1963      	adds	r3, r4, r5
 800603e:	42bb      	cmp	r3, r7
 8006040:	db04      	blt.n	800604c <__s2b+0x78>
 8006042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006046:	340a      	adds	r4, #10
 8006048:	2509      	movs	r5, #9
 800604a:	e7f6      	b.n	800603a <__s2b+0x66>
 800604c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006050:	4601      	mov	r1, r0
 8006052:	3b30      	subs	r3, #48	; 0x30
 8006054:	220a      	movs	r2, #10
 8006056:	4630      	mov	r0, r6
 8006058:	f7ff ff76 	bl	8005f48 <__multadd>
 800605c:	e7ee      	b.n	800603c <__s2b+0x68>
 800605e:	bf00      	nop
 8006060:	08008a66 	.word	0x08008a66
 8006064:	08008a77 	.word	0x08008a77

08006068 <__hi0bits>:
 8006068:	0c03      	lsrs	r3, r0, #16
 800606a:	041b      	lsls	r3, r3, #16
 800606c:	b9d3      	cbnz	r3, 80060a4 <__hi0bits+0x3c>
 800606e:	0400      	lsls	r0, r0, #16
 8006070:	2310      	movs	r3, #16
 8006072:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006076:	bf04      	itt	eq
 8006078:	0200      	lsleq	r0, r0, #8
 800607a:	3308      	addeq	r3, #8
 800607c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006080:	bf04      	itt	eq
 8006082:	0100      	lsleq	r0, r0, #4
 8006084:	3304      	addeq	r3, #4
 8006086:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800608a:	bf04      	itt	eq
 800608c:	0080      	lsleq	r0, r0, #2
 800608e:	3302      	addeq	r3, #2
 8006090:	2800      	cmp	r0, #0
 8006092:	db05      	blt.n	80060a0 <__hi0bits+0x38>
 8006094:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006098:	f103 0301 	add.w	r3, r3, #1
 800609c:	bf08      	it	eq
 800609e:	2320      	moveq	r3, #32
 80060a0:	4618      	mov	r0, r3
 80060a2:	4770      	bx	lr
 80060a4:	2300      	movs	r3, #0
 80060a6:	e7e4      	b.n	8006072 <__hi0bits+0xa>

080060a8 <__lo0bits>:
 80060a8:	6803      	ldr	r3, [r0, #0]
 80060aa:	f013 0207 	ands.w	r2, r3, #7
 80060ae:	d00c      	beq.n	80060ca <__lo0bits+0x22>
 80060b0:	07d9      	lsls	r1, r3, #31
 80060b2:	d422      	bmi.n	80060fa <__lo0bits+0x52>
 80060b4:	079a      	lsls	r2, r3, #30
 80060b6:	bf49      	itett	mi
 80060b8:	085b      	lsrmi	r3, r3, #1
 80060ba:	089b      	lsrpl	r3, r3, #2
 80060bc:	6003      	strmi	r3, [r0, #0]
 80060be:	2201      	movmi	r2, #1
 80060c0:	bf5c      	itt	pl
 80060c2:	6003      	strpl	r3, [r0, #0]
 80060c4:	2202      	movpl	r2, #2
 80060c6:	4610      	mov	r0, r2
 80060c8:	4770      	bx	lr
 80060ca:	b299      	uxth	r1, r3
 80060cc:	b909      	cbnz	r1, 80060d2 <__lo0bits+0x2a>
 80060ce:	0c1b      	lsrs	r3, r3, #16
 80060d0:	2210      	movs	r2, #16
 80060d2:	b2d9      	uxtb	r1, r3
 80060d4:	b909      	cbnz	r1, 80060da <__lo0bits+0x32>
 80060d6:	3208      	adds	r2, #8
 80060d8:	0a1b      	lsrs	r3, r3, #8
 80060da:	0719      	lsls	r1, r3, #28
 80060dc:	bf04      	itt	eq
 80060de:	091b      	lsreq	r3, r3, #4
 80060e0:	3204      	addeq	r2, #4
 80060e2:	0799      	lsls	r1, r3, #30
 80060e4:	bf04      	itt	eq
 80060e6:	089b      	lsreq	r3, r3, #2
 80060e8:	3202      	addeq	r2, #2
 80060ea:	07d9      	lsls	r1, r3, #31
 80060ec:	d403      	bmi.n	80060f6 <__lo0bits+0x4e>
 80060ee:	085b      	lsrs	r3, r3, #1
 80060f0:	f102 0201 	add.w	r2, r2, #1
 80060f4:	d003      	beq.n	80060fe <__lo0bits+0x56>
 80060f6:	6003      	str	r3, [r0, #0]
 80060f8:	e7e5      	b.n	80060c6 <__lo0bits+0x1e>
 80060fa:	2200      	movs	r2, #0
 80060fc:	e7e3      	b.n	80060c6 <__lo0bits+0x1e>
 80060fe:	2220      	movs	r2, #32
 8006100:	e7e1      	b.n	80060c6 <__lo0bits+0x1e>
	...

08006104 <__i2b>:
 8006104:	b510      	push	{r4, lr}
 8006106:	460c      	mov	r4, r1
 8006108:	2101      	movs	r1, #1
 800610a:	f7ff febb 	bl	8005e84 <_Balloc>
 800610e:	4602      	mov	r2, r0
 8006110:	b928      	cbnz	r0, 800611e <__i2b+0x1a>
 8006112:	4b05      	ldr	r3, [pc, #20]	; (8006128 <__i2b+0x24>)
 8006114:	4805      	ldr	r0, [pc, #20]	; (800612c <__i2b+0x28>)
 8006116:	f240 1145 	movw	r1, #325	; 0x145
 800611a:	f001 fc51 	bl	80079c0 <__assert_func>
 800611e:	2301      	movs	r3, #1
 8006120:	6144      	str	r4, [r0, #20]
 8006122:	6103      	str	r3, [r0, #16]
 8006124:	bd10      	pop	{r4, pc}
 8006126:	bf00      	nop
 8006128:	08008a66 	.word	0x08008a66
 800612c:	08008a77 	.word	0x08008a77

08006130 <__multiply>:
 8006130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006134:	4691      	mov	r9, r2
 8006136:	690a      	ldr	r2, [r1, #16]
 8006138:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800613c:	429a      	cmp	r2, r3
 800613e:	bfb8      	it	lt
 8006140:	460b      	movlt	r3, r1
 8006142:	460c      	mov	r4, r1
 8006144:	bfbc      	itt	lt
 8006146:	464c      	movlt	r4, r9
 8006148:	4699      	movlt	r9, r3
 800614a:	6927      	ldr	r7, [r4, #16]
 800614c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006150:	68a3      	ldr	r3, [r4, #8]
 8006152:	6861      	ldr	r1, [r4, #4]
 8006154:	eb07 060a 	add.w	r6, r7, sl
 8006158:	42b3      	cmp	r3, r6
 800615a:	b085      	sub	sp, #20
 800615c:	bfb8      	it	lt
 800615e:	3101      	addlt	r1, #1
 8006160:	f7ff fe90 	bl	8005e84 <_Balloc>
 8006164:	b930      	cbnz	r0, 8006174 <__multiply+0x44>
 8006166:	4602      	mov	r2, r0
 8006168:	4b44      	ldr	r3, [pc, #272]	; (800627c <__multiply+0x14c>)
 800616a:	4845      	ldr	r0, [pc, #276]	; (8006280 <__multiply+0x150>)
 800616c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006170:	f001 fc26 	bl	80079c0 <__assert_func>
 8006174:	f100 0514 	add.w	r5, r0, #20
 8006178:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800617c:	462b      	mov	r3, r5
 800617e:	2200      	movs	r2, #0
 8006180:	4543      	cmp	r3, r8
 8006182:	d321      	bcc.n	80061c8 <__multiply+0x98>
 8006184:	f104 0314 	add.w	r3, r4, #20
 8006188:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800618c:	f109 0314 	add.w	r3, r9, #20
 8006190:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006194:	9202      	str	r2, [sp, #8]
 8006196:	1b3a      	subs	r2, r7, r4
 8006198:	3a15      	subs	r2, #21
 800619a:	f022 0203 	bic.w	r2, r2, #3
 800619e:	3204      	adds	r2, #4
 80061a0:	f104 0115 	add.w	r1, r4, #21
 80061a4:	428f      	cmp	r7, r1
 80061a6:	bf38      	it	cc
 80061a8:	2204      	movcc	r2, #4
 80061aa:	9201      	str	r2, [sp, #4]
 80061ac:	9a02      	ldr	r2, [sp, #8]
 80061ae:	9303      	str	r3, [sp, #12]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d80c      	bhi.n	80061ce <__multiply+0x9e>
 80061b4:	2e00      	cmp	r6, #0
 80061b6:	dd03      	ble.n	80061c0 <__multiply+0x90>
 80061b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d05b      	beq.n	8006278 <__multiply+0x148>
 80061c0:	6106      	str	r6, [r0, #16]
 80061c2:	b005      	add	sp, #20
 80061c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c8:	f843 2b04 	str.w	r2, [r3], #4
 80061cc:	e7d8      	b.n	8006180 <__multiply+0x50>
 80061ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80061d2:	f1ba 0f00 	cmp.w	sl, #0
 80061d6:	d024      	beq.n	8006222 <__multiply+0xf2>
 80061d8:	f104 0e14 	add.w	lr, r4, #20
 80061dc:	46a9      	mov	r9, r5
 80061de:	f04f 0c00 	mov.w	ip, #0
 80061e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80061e6:	f8d9 1000 	ldr.w	r1, [r9]
 80061ea:	fa1f fb82 	uxth.w	fp, r2
 80061ee:	b289      	uxth	r1, r1
 80061f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80061f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80061f8:	f8d9 2000 	ldr.w	r2, [r9]
 80061fc:	4461      	add	r1, ip
 80061fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006202:	fb0a c20b 	mla	r2, sl, fp, ip
 8006206:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800620a:	b289      	uxth	r1, r1
 800620c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006210:	4577      	cmp	r7, lr
 8006212:	f849 1b04 	str.w	r1, [r9], #4
 8006216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800621a:	d8e2      	bhi.n	80061e2 <__multiply+0xb2>
 800621c:	9a01      	ldr	r2, [sp, #4]
 800621e:	f845 c002 	str.w	ip, [r5, r2]
 8006222:	9a03      	ldr	r2, [sp, #12]
 8006224:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006228:	3304      	adds	r3, #4
 800622a:	f1b9 0f00 	cmp.w	r9, #0
 800622e:	d021      	beq.n	8006274 <__multiply+0x144>
 8006230:	6829      	ldr	r1, [r5, #0]
 8006232:	f104 0c14 	add.w	ip, r4, #20
 8006236:	46ae      	mov	lr, r5
 8006238:	f04f 0a00 	mov.w	sl, #0
 800623c:	f8bc b000 	ldrh.w	fp, [ip]
 8006240:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006244:	fb09 220b 	mla	r2, r9, fp, r2
 8006248:	4452      	add	r2, sl
 800624a:	b289      	uxth	r1, r1
 800624c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006250:	f84e 1b04 	str.w	r1, [lr], #4
 8006254:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006258:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800625c:	f8be 1000 	ldrh.w	r1, [lr]
 8006260:	fb09 110a 	mla	r1, r9, sl, r1
 8006264:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006268:	4567      	cmp	r7, ip
 800626a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800626e:	d8e5      	bhi.n	800623c <__multiply+0x10c>
 8006270:	9a01      	ldr	r2, [sp, #4]
 8006272:	50a9      	str	r1, [r5, r2]
 8006274:	3504      	adds	r5, #4
 8006276:	e799      	b.n	80061ac <__multiply+0x7c>
 8006278:	3e01      	subs	r6, #1
 800627a:	e79b      	b.n	80061b4 <__multiply+0x84>
 800627c:	08008a66 	.word	0x08008a66
 8006280:	08008a77 	.word	0x08008a77

08006284 <__pow5mult>:
 8006284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006288:	4615      	mov	r5, r2
 800628a:	f012 0203 	ands.w	r2, r2, #3
 800628e:	4606      	mov	r6, r0
 8006290:	460f      	mov	r7, r1
 8006292:	d007      	beq.n	80062a4 <__pow5mult+0x20>
 8006294:	4c25      	ldr	r4, [pc, #148]	; (800632c <__pow5mult+0xa8>)
 8006296:	3a01      	subs	r2, #1
 8006298:	2300      	movs	r3, #0
 800629a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800629e:	f7ff fe53 	bl	8005f48 <__multadd>
 80062a2:	4607      	mov	r7, r0
 80062a4:	10ad      	asrs	r5, r5, #2
 80062a6:	d03d      	beq.n	8006324 <__pow5mult+0xa0>
 80062a8:	69f4      	ldr	r4, [r6, #28]
 80062aa:	b97c      	cbnz	r4, 80062cc <__pow5mult+0x48>
 80062ac:	2010      	movs	r0, #16
 80062ae:	f7ff fd35 	bl	8005d1c <malloc>
 80062b2:	4602      	mov	r2, r0
 80062b4:	61f0      	str	r0, [r6, #28]
 80062b6:	b928      	cbnz	r0, 80062c4 <__pow5mult+0x40>
 80062b8:	4b1d      	ldr	r3, [pc, #116]	; (8006330 <__pow5mult+0xac>)
 80062ba:	481e      	ldr	r0, [pc, #120]	; (8006334 <__pow5mult+0xb0>)
 80062bc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80062c0:	f001 fb7e 	bl	80079c0 <__assert_func>
 80062c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062c8:	6004      	str	r4, [r0, #0]
 80062ca:	60c4      	str	r4, [r0, #12]
 80062cc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80062d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80062d4:	b94c      	cbnz	r4, 80062ea <__pow5mult+0x66>
 80062d6:	f240 2171 	movw	r1, #625	; 0x271
 80062da:	4630      	mov	r0, r6
 80062dc:	f7ff ff12 	bl	8006104 <__i2b>
 80062e0:	2300      	movs	r3, #0
 80062e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80062e6:	4604      	mov	r4, r0
 80062e8:	6003      	str	r3, [r0, #0]
 80062ea:	f04f 0900 	mov.w	r9, #0
 80062ee:	07eb      	lsls	r3, r5, #31
 80062f0:	d50a      	bpl.n	8006308 <__pow5mult+0x84>
 80062f2:	4639      	mov	r1, r7
 80062f4:	4622      	mov	r2, r4
 80062f6:	4630      	mov	r0, r6
 80062f8:	f7ff ff1a 	bl	8006130 <__multiply>
 80062fc:	4639      	mov	r1, r7
 80062fe:	4680      	mov	r8, r0
 8006300:	4630      	mov	r0, r6
 8006302:	f7ff fdff 	bl	8005f04 <_Bfree>
 8006306:	4647      	mov	r7, r8
 8006308:	106d      	asrs	r5, r5, #1
 800630a:	d00b      	beq.n	8006324 <__pow5mult+0xa0>
 800630c:	6820      	ldr	r0, [r4, #0]
 800630e:	b938      	cbnz	r0, 8006320 <__pow5mult+0x9c>
 8006310:	4622      	mov	r2, r4
 8006312:	4621      	mov	r1, r4
 8006314:	4630      	mov	r0, r6
 8006316:	f7ff ff0b 	bl	8006130 <__multiply>
 800631a:	6020      	str	r0, [r4, #0]
 800631c:	f8c0 9000 	str.w	r9, [r0]
 8006320:	4604      	mov	r4, r0
 8006322:	e7e4      	b.n	80062ee <__pow5mult+0x6a>
 8006324:	4638      	mov	r0, r7
 8006326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800632a:	bf00      	nop
 800632c:	08008bc0 	.word	0x08008bc0
 8006330:	080089f7 	.word	0x080089f7
 8006334:	08008a77 	.word	0x08008a77

08006338 <__lshift>:
 8006338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800633c:	460c      	mov	r4, r1
 800633e:	6849      	ldr	r1, [r1, #4]
 8006340:	6923      	ldr	r3, [r4, #16]
 8006342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006346:	68a3      	ldr	r3, [r4, #8]
 8006348:	4607      	mov	r7, r0
 800634a:	4691      	mov	r9, r2
 800634c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006350:	f108 0601 	add.w	r6, r8, #1
 8006354:	42b3      	cmp	r3, r6
 8006356:	db0b      	blt.n	8006370 <__lshift+0x38>
 8006358:	4638      	mov	r0, r7
 800635a:	f7ff fd93 	bl	8005e84 <_Balloc>
 800635e:	4605      	mov	r5, r0
 8006360:	b948      	cbnz	r0, 8006376 <__lshift+0x3e>
 8006362:	4602      	mov	r2, r0
 8006364:	4b28      	ldr	r3, [pc, #160]	; (8006408 <__lshift+0xd0>)
 8006366:	4829      	ldr	r0, [pc, #164]	; (800640c <__lshift+0xd4>)
 8006368:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800636c:	f001 fb28 	bl	80079c0 <__assert_func>
 8006370:	3101      	adds	r1, #1
 8006372:	005b      	lsls	r3, r3, #1
 8006374:	e7ee      	b.n	8006354 <__lshift+0x1c>
 8006376:	2300      	movs	r3, #0
 8006378:	f100 0114 	add.w	r1, r0, #20
 800637c:	f100 0210 	add.w	r2, r0, #16
 8006380:	4618      	mov	r0, r3
 8006382:	4553      	cmp	r3, sl
 8006384:	db33      	blt.n	80063ee <__lshift+0xb6>
 8006386:	6920      	ldr	r0, [r4, #16]
 8006388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800638c:	f104 0314 	add.w	r3, r4, #20
 8006390:	f019 091f 	ands.w	r9, r9, #31
 8006394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006398:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800639c:	d02b      	beq.n	80063f6 <__lshift+0xbe>
 800639e:	f1c9 0e20 	rsb	lr, r9, #32
 80063a2:	468a      	mov	sl, r1
 80063a4:	2200      	movs	r2, #0
 80063a6:	6818      	ldr	r0, [r3, #0]
 80063a8:	fa00 f009 	lsl.w	r0, r0, r9
 80063ac:	4310      	orrs	r0, r2
 80063ae:	f84a 0b04 	str.w	r0, [sl], #4
 80063b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80063b6:	459c      	cmp	ip, r3
 80063b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80063bc:	d8f3      	bhi.n	80063a6 <__lshift+0x6e>
 80063be:	ebac 0304 	sub.w	r3, ip, r4
 80063c2:	3b15      	subs	r3, #21
 80063c4:	f023 0303 	bic.w	r3, r3, #3
 80063c8:	3304      	adds	r3, #4
 80063ca:	f104 0015 	add.w	r0, r4, #21
 80063ce:	4584      	cmp	ip, r0
 80063d0:	bf38      	it	cc
 80063d2:	2304      	movcc	r3, #4
 80063d4:	50ca      	str	r2, [r1, r3]
 80063d6:	b10a      	cbz	r2, 80063dc <__lshift+0xa4>
 80063d8:	f108 0602 	add.w	r6, r8, #2
 80063dc:	3e01      	subs	r6, #1
 80063de:	4638      	mov	r0, r7
 80063e0:	612e      	str	r6, [r5, #16]
 80063e2:	4621      	mov	r1, r4
 80063e4:	f7ff fd8e 	bl	8005f04 <_Bfree>
 80063e8:	4628      	mov	r0, r5
 80063ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80063f2:	3301      	adds	r3, #1
 80063f4:	e7c5      	b.n	8006382 <__lshift+0x4a>
 80063f6:	3904      	subs	r1, #4
 80063f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80063fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006400:	459c      	cmp	ip, r3
 8006402:	d8f9      	bhi.n	80063f8 <__lshift+0xc0>
 8006404:	e7ea      	b.n	80063dc <__lshift+0xa4>
 8006406:	bf00      	nop
 8006408:	08008a66 	.word	0x08008a66
 800640c:	08008a77 	.word	0x08008a77

08006410 <__mcmp>:
 8006410:	b530      	push	{r4, r5, lr}
 8006412:	6902      	ldr	r2, [r0, #16]
 8006414:	690c      	ldr	r4, [r1, #16]
 8006416:	1b12      	subs	r2, r2, r4
 8006418:	d10e      	bne.n	8006438 <__mcmp+0x28>
 800641a:	f100 0314 	add.w	r3, r0, #20
 800641e:	3114      	adds	r1, #20
 8006420:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006424:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006428:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800642c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006430:	42a5      	cmp	r5, r4
 8006432:	d003      	beq.n	800643c <__mcmp+0x2c>
 8006434:	d305      	bcc.n	8006442 <__mcmp+0x32>
 8006436:	2201      	movs	r2, #1
 8006438:	4610      	mov	r0, r2
 800643a:	bd30      	pop	{r4, r5, pc}
 800643c:	4283      	cmp	r3, r0
 800643e:	d3f3      	bcc.n	8006428 <__mcmp+0x18>
 8006440:	e7fa      	b.n	8006438 <__mcmp+0x28>
 8006442:	f04f 32ff 	mov.w	r2, #4294967295
 8006446:	e7f7      	b.n	8006438 <__mcmp+0x28>

08006448 <__mdiff>:
 8006448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644c:	460c      	mov	r4, r1
 800644e:	4606      	mov	r6, r0
 8006450:	4611      	mov	r1, r2
 8006452:	4620      	mov	r0, r4
 8006454:	4690      	mov	r8, r2
 8006456:	f7ff ffdb 	bl	8006410 <__mcmp>
 800645a:	1e05      	subs	r5, r0, #0
 800645c:	d110      	bne.n	8006480 <__mdiff+0x38>
 800645e:	4629      	mov	r1, r5
 8006460:	4630      	mov	r0, r6
 8006462:	f7ff fd0f 	bl	8005e84 <_Balloc>
 8006466:	b930      	cbnz	r0, 8006476 <__mdiff+0x2e>
 8006468:	4b3a      	ldr	r3, [pc, #232]	; (8006554 <__mdiff+0x10c>)
 800646a:	4602      	mov	r2, r0
 800646c:	f240 2137 	movw	r1, #567	; 0x237
 8006470:	4839      	ldr	r0, [pc, #228]	; (8006558 <__mdiff+0x110>)
 8006472:	f001 faa5 	bl	80079c0 <__assert_func>
 8006476:	2301      	movs	r3, #1
 8006478:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800647c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006480:	bfa4      	itt	ge
 8006482:	4643      	movge	r3, r8
 8006484:	46a0      	movge	r8, r4
 8006486:	4630      	mov	r0, r6
 8006488:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800648c:	bfa6      	itte	ge
 800648e:	461c      	movge	r4, r3
 8006490:	2500      	movge	r5, #0
 8006492:	2501      	movlt	r5, #1
 8006494:	f7ff fcf6 	bl	8005e84 <_Balloc>
 8006498:	b920      	cbnz	r0, 80064a4 <__mdiff+0x5c>
 800649a:	4b2e      	ldr	r3, [pc, #184]	; (8006554 <__mdiff+0x10c>)
 800649c:	4602      	mov	r2, r0
 800649e:	f240 2145 	movw	r1, #581	; 0x245
 80064a2:	e7e5      	b.n	8006470 <__mdiff+0x28>
 80064a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80064a8:	6926      	ldr	r6, [r4, #16]
 80064aa:	60c5      	str	r5, [r0, #12]
 80064ac:	f104 0914 	add.w	r9, r4, #20
 80064b0:	f108 0514 	add.w	r5, r8, #20
 80064b4:	f100 0e14 	add.w	lr, r0, #20
 80064b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80064bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80064c0:	f108 0210 	add.w	r2, r8, #16
 80064c4:	46f2      	mov	sl, lr
 80064c6:	2100      	movs	r1, #0
 80064c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80064cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80064d0:	fa11 f88b 	uxtah	r8, r1, fp
 80064d4:	b299      	uxth	r1, r3
 80064d6:	0c1b      	lsrs	r3, r3, #16
 80064d8:	eba8 0801 	sub.w	r8, r8, r1
 80064dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80064e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80064e4:	fa1f f888 	uxth.w	r8, r8
 80064e8:	1419      	asrs	r1, r3, #16
 80064ea:	454e      	cmp	r6, r9
 80064ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80064f0:	f84a 3b04 	str.w	r3, [sl], #4
 80064f4:	d8e8      	bhi.n	80064c8 <__mdiff+0x80>
 80064f6:	1b33      	subs	r3, r6, r4
 80064f8:	3b15      	subs	r3, #21
 80064fa:	f023 0303 	bic.w	r3, r3, #3
 80064fe:	3304      	adds	r3, #4
 8006500:	3415      	adds	r4, #21
 8006502:	42a6      	cmp	r6, r4
 8006504:	bf38      	it	cc
 8006506:	2304      	movcc	r3, #4
 8006508:	441d      	add	r5, r3
 800650a:	4473      	add	r3, lr
 800650c:	469e      	mov	lr, r3
 800650e:	462e      	mov	r6, r5
 8006510:	4566      	cmp	r6, ip
 8006512:	d30e      	bcc.n	8006532 <__mdiff+0xea>
 8006514:	f10c 0203 	add.w	r2, ip, #3
 8006518:	1b52      	subs	r2, r2, r5
 800651a:	f022 0203 	bic.w	r2, r2, #3
 800651e:	3d03      	subs	r5, #3
 8006520:	45ac      	cmp	ip, r5
 8006522:	bf38      	it	cc
 8006524:	2200      	movcc	r2, #0
 8006526:	4413      	add	r3, r2
 8006528:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800652c:	b17a      	cbz	r2, 800654e <__mdiff+0x106>
 800652e:	6107      	str	r7, [r0, #16]
 8006530:	e7a4      	b.n	800647c <__mdiff+0x34>
 8006532:	f856 8b04 	ldr.w	r8, [r6], #4
 8006536:	fa11 f288 	uxtah	r2, r1, r8
 800653a:	1414      	asrs	r4, r2, #16
 800653c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006540:	b292      	uxth	r2, r2
 8006542:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006546:	f84e 2b04 	str.w	r2, [lr], #4
 800654a:	1421      	asrs	r1, r4, #16
 800654c:	e7e0      	b.n	8006510 <__mdiff+0xc8>
 800654e:	3f01      	subs	r7, #1
 8006550:	e7ea      	b.n	8006528 <__mdiff+0xe0>
 8006552:	bf00      	nop
 8006554:	08008a66 	.word	0x08008a66
 8006558:	08008a77 	.word	0x08008a77

0800655c <__ulp>:
 800655c:	b082      	sub	sp, #8
 800655e:	ed8d 0b00 	vstr	d0, [sp]
 8006562:	9a01      	ldr	r2, [sp, #4]
 8006564:	4b0f      	ldr	r3, [pc, #60]	; (80065a4 <__ulp+0x48>)
 8006566:	4013      	ands	r3, r2
 8006568:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800656c:	2b00      	cmp	r3, #0
 800656e:	dc08      	bgt.n	8006582 <__ulp+0x26>
 8006570:	425b      	negs	r3, r3
 8006572:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006576:	ea4f 5223 	mov.w	r2, r3, asr #20
 800657a:	da04      	bge.n	8006586 <__ulp+0x2a>
 800657c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006580:	4113      	asrs	r3, r2
 8006582:	2200      	movs	r2, #0
 8006584:	e008      	b.n	8006598 <__ulp+0x3c>
 8006586:	f1a2 0314 	sub.w	r3, r2, #20
 800658a:	2b1e      	cmp	r3, #30
 800658c:	bfda      	itte	le
 800658e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006592:	40da      	lsrle	r2, r3
 8006594:	2201      	movgt	r2, #1
 8006596:	2300      	movs	r3, #0
 8006598:	4619      	mov	r1, r3
 800659a:	4610      	mov	r0, r2
 800659c:	ec41 0b10 	vmov	d0, r0, r1
 80065a0:	b002      	add	sp, #8
 80065a2:	4770      	bx	lr
 80065a4:	7ff00000 	.word	0x7ff00000

080065a8 <__b2d>:
 80065a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ac:	6906      	ldr	r6, [r0, #16]
 80065ae:	f100 0814 	add.w	r8, r0, #20
 80065b2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80065b6:	1f37      	subs	r7, r6, #4
 80065b8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80065bc:	4610      	mov	r0, r2
 80065be:	f7ff fd53 	bl	8006068 <__hi0bits>
 80065c2:	f1c0 0320 	rsb	r3, r0, #32
 80065c6:	280a      	cmp	r0, #10
 80065c8:	600b      	str	r3, [r1, #0]
 80065ca:	491b      	ldr	r1, [pc, #108]	; (8006638 <__b2d+0x90>)
 80065cc:	dc15      	bgt.n	80065fa <__b2d+0x52>
 80065ce:	f1c0 0c0b 	rsb	ip, r0, #11
 80065d2:	fa22 f30c 	lsr.w	r3, r2, ip
 80065d6:	45b8      	cmp	r8, r7
 80065d8:	ea43 0501 	orr.w	r5, r3, r1
 80065dc:	bf34      	ite	cc
 80065de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80065e2:	2300      	movcs	r3, #0
 80065e4:	3015      	adds	r0, #21
 80065e6:	fa02 f000 	lsl.w	r0, r2, r0
 80065ea:	fa23 f30c 	lsr.w	r3, r3, ip
 80065ee:	4303      	orrs	r3, r0
 80065f0:	461c      	mov	r4, r3
 80065f2:	ec45 4b10 	vmov	d0, r4, r5
 80065f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065fa:	45b8      	cmp	r8, r7
 80065fc:	bf3a      	itte	cc
 80065fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006602:	f1a6 0708 	subcc.w	r7, r6, #8
 8006606:	2300      	movcs	r3, #0
 8006608:	380b      	subs	r0, #11
 800660a:	d012      	beq.n	8006632 <__b2d+0x8a>
 800660c:	f1c0 0120 	rsb	r1, r0, #32
 8006610:	fa23 f401 	lsr.w	r4, r3, r1
 8006614:	4082      	lsls	r2, r0
 8006616:	4322      	orrs	r2, r4
 8006618:	4547      	cmp	r7, r8
 800661a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800661e:	bf8c      	ite	hi
 8006620:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006624:	2200      	movls	r2, #0
 8006626:	4083      	lsls	r3, r0
 8006628:	40ca      	lsrs	r2, r1
 800662a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800662e:	4313      	orrs	r3, r2
 8006630:	e7de      	b.n	80065f0 <__b2d+0x48>
 8006632:	ea42 0501 	orr.w	r5, r2, r1
 8006636:	e7db      	b.n	80065f0 <__b2d+0x48>
 8006638:	3ff00000 	.word	0x3ff00000

0800663c <__d2b>:
 800663c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006640:	460f      	mov	r7, r1
 8006642:	2101      	movs	r1, #1
 8006644:	ec59 8b10 	vmov	r8, r9, d0
 8006648:	4616      	mov	r6, r2
 800664a:	f7ff fc1b 	bl	8005e84 <_Balloc>
 800664e:	4604      	mov	r4, r0
 8006650:	b930      	cbnz	r0, 8006660 <__d2b+0x24>
 8006652:	4602      	mov	r2, r0
 8006654:	4b24      	ldr	r3, [pc, #144]	; (80066e8 <__d2b+0xac>)
 8006656:	4825      	ldr	r0, [pc, #148]	; (80066ec <__d2b+0xb0>)
 8006658:	f240 310f 	movw	r1, #783	; 0x30f
 800665c:	f001 f9b0 	bl	80079c0 <__assert_func>
 8006660:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006664:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006668:	bb2d      	cbnz	r5, 80066b6 <__d2b+0x7a>
 800666a:	9301      	str	r3, [sp, #4]
 800666c:	f1b8 0300 	subs.w	r3, r8, #0
 8006670:	d026      	beq.n	80066c0 <__d2b+0x84>
 8006672:	4668      	mov	r0, sp
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	f7ff fd17 	bl	80060a8 <__lo0bits>
 800667a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800667e:	b1e8      	cbz	r0, 80066bc <__d2b+0x80>
 8006680:	f1c0 0320 	rsb	r3, r0, #32
 8006684:	fa02 f303 	lsl.w	r3, r2, r3
 8006688:	430b      	orrs	r3, r1
 800668a:	40c2      	lsrs	r2, r0
 800668c:	6163      	str	r3, [r4, #20]
 800668e:	9201      	str	r2, [sp, #4]
 8006690:	9b01      	ldr	r3, [sp, #4]
 8006692:	61a3      	str	r3, [r4, #24]
 8006694:	2b00      	cmp	r3, #0
 8006696:	bf14      	ite	ne
 8006698:	2202      	movne	r2, #2
 800669a:	2201      	moveq	r2, #1
 800669c:	6122      	str	r2, [r4, #16]
 800669e:	b1bd      	cbz	r5, 80066d0 <__d2b+0x94>
 80066a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80066a4:	4405      	add	r5, r0
 80066a6:	603d      	str	r5, [r7, #0]
 80066a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80066ac:	6030      	str	r0, [r6, #0]
 80066ae:	4620      	mov	r0, r4
 80066b0:	b003      	add	sp, #12
 80066b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066ba:	e7d6      	b.n	800666a <__d2b+0x2e>
 80066bc:	6161      	str	r1, [r4, #20]
 80066be:	e7e7      	b.n	8006690 <__d2b+0x54>
 80066c0:	a801      	add	r0, sp, #4
 80066c2:	f7ff fcf1 	bl	80060a8 <__lo0bits>
 80066c6:	9b01      	ldr	r3, [sp, #4]
 80066c8:	6163      	str	r3, [r4, #20]
 80066ca:	3020      	adds	r0, #32
 80066cc:	2201      	movs	r2, #1
 80066ce:	e7e5      	b.n	800669c <__d2b+0x60>
 80066d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80066d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80066d8:	6038      	str	r0, [r7, #0]
 80066da:	6918      	ldr	r0, [r3, #16]
 80066dc:	f7ff fcc4 	bl	8006068 <__hi0bits>
 80066e0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80066e4:	e7e2      	b.n	80066ac <__d2b+0x70>
 80066e6:	bf00      	nop
 80066e8:	08008a66 	.word	0x08008a66
 80066ec:	08008a77 	.word	0x08008a77

080066f0 <__ratio>:
 80066f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	4688      	mov	r8, r1
 80066f6:	4669      	mov	r1, sp
 80066f8:	4681      	mov	r9, r0
 80066fa:	f7ff ff55 	bl	80065a8 <__b2d>
 80066fe:	a901      	add	r1, sp, #4
 8006700:	4640      	mov	r0, r8
 8006702:	ec55 4b10 	vmov	r4, r5, d0
 8006706:	f7ff ff4f 	bl	80065a8 <__b2d>
 800670a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800670e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006712:	eba3 0c02 	sub.w	ip, r3, r2
 8006716:	e9dd 3200 	ldrd	r3, r2, [sp]
 800671a:	1a9b      	subs	r3, r3, r2
 800671c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006720:	ec51 0b10 	vmov	r0, r1, d0
 8006724:	2b00      	cmp	r3, #0
 8006726:	bfd6      	itet	le
 8006728:	460a      	movle	r2, r1
 800672a:	462a      	movgt	r2, r5
 800672c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006730:	468b      	mov	fp, r1
 8006732:	462f      	mov	r7, r5
 8006734:	bfd4      	ite	le
 8006736:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800673a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800673e:	4620      	mov	r0, r4
 8006740:	ee10 2a10 	vmov	r2, s0
 8006744:	465b      	mov	r3, fp
 8006746:	4639      	mov	r1, r7
 8006748:	f7fa f888 	bl	800085c <__aeabi_ddiv>
 800674c:	ec41 0b10 	vmov	d0, r0, r1
 8006750:	b003      	add	sp, #12
 8006752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006756 <__copybits>:
 8006756:	3901      	subs	r1, #1
 8006758:	b570      	push	{r4, r5, r6, lr}
 800675a:	1149      	asrs	r1, r1, #5
 800675c:	6914      	ldr	r4, [r2, #16]
 800675e:	3101      	adds	r1, #1
 8006760:	f102 0314 	add.w	r3, r2, #20
 8006764:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006768:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800676c:	1f05      	subs	r5, r0, #4
 800676e:	42a3      	cmp	r3, r4
 8006770:	d30c      	bcc.n	800678c <__copybits+0x36>
 8006772:	1aa3      	subs	r3, r4, r2
 8006774:	3b11      	subs	r3, #17
 8006776:	f023 0303 	bic.w	r3, r3, #3
 800677a:	3211      	adds	r2, #17
 800677c:	42a2      	cmp	r2, r4
 800677e:	bf88      	it	hi
 8006780:	2300      	movhi	r3, #0
 8006782:	4418      	add	r0, r3
 8006784:	2300      	movs	r3, #0
 8006786:	4288      	cmp	r0, r1
 8006788:	d305      	bcc.n	8006796 <__copybits+0x40>
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006790:	f845 6f04 	str.w	r6, [r5, #4]!
 8006794:	e7eb      	b.n	800676e <__copybits+0x18>
 8006796:	f840 3b04 	str.w	r3, [r0], #4
 800679a:	e7f4      	b.n	8006786 <__copybits+0x30>

0800679c <__any_on>:
 800679c:	f100 0214 	add.w	r2, r0, #20
 80067a0:	6900      	ldr	r0, [r0, #16]
 80067a2:	114b      	asrs	r3, r1, #5
 80067a4:	4298      	cmp	r0, r3
 80067a6:	b510      	push	{r4, lr}
 80067a8:	db11      	blt.n	80067ce <__any_on+0x32>
 80067aa:	dd0a      	ble.n	80067c2 <__any_on+0x26>
 80067ac:	f011 011f 	ands.w	r1, r1, #31
 80067b0:	d007      	beq.n	80067c2 <__any_on+0x26>
 80067b2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80067b6:	fa24 f001 	lsr.w	r0, r4, r1
 80067ba:	fa00 f101 	lsl.w	r1, r0, r1
 80067be:	428c      	cmp	r4, r1
 80067c0:	d10b      	bne.n	80067da <__any_on+0x3e>
 80067c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d803      	bhi.n	80067d2 <__any_on+0x36>
 80067ca:	2000      	movs	r0, #0
 80067cc:	bd10      	pop	{r4, pc}
 80067ce:	4603      	mov	r3, r0
 80067d0:	e7f7      	b.n	80067c2 <__any_on+0x26>
 80067d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067d6:	2900      	cmp	r1, #0
 80067d8:	d0f5      	beq.n	80067c6 <__any_on+0x2a>
 80067da:	2001      	movs	r0, #1
 80067dc:	e7f6      	b.n	80067cc <__any_on+0x30>

080067de <sulp>:
 80067de:	b570      	push	{r4, r5, r6, lr}
 80067e0:	4604      	mov	r4, r0
 80067e2:	460d      	mov	r5, r1
 80067e4:	ec45 4b10 	vmov	d0, r4, r5
 80067e8:	4616      	mov	r6, r2
 80067ea:	f7ff feb7 	bl	800655c <__ulp>
 80067ee:	ec51 0b10 	vmov	r0, r1, d0
 80067f2:	b17e      	cbz	r6, 8006814 <sulp+0x36>
 80067f4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80067f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	dd09      	ble.n	8006814 <sulp+0x36>
 8006800:	051b      	lsls	r3, r3, #20
 8006802:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006806:	2400      	movs	r4, #0
 8006808:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800680c:	4622      	mov	r2, r4
 800680e:	462b      	mov	r3, r5
 8006810:	f7f9 fefa 	bl	8000608 <__aeabi_dmul>
 8006814:	bd70      	pop	{r4, r5, r6, pc}
	...

08006818 <_strtod_l>:
 8006818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681c:	ed2d 8b02 	vpush	{d8}
 8006820:	b09b      	sub	sp, #108	; 0x6c
 8006822:	4604      	mov	r4, r0
 8006824:	9213      	str	r2, [sp, #76]	; 0x4c
 8006826:	2200      	movs	r2, #0
 8006828:	9216      	str	r2, [sp, #88]	; 0x58
 800682a:	460d      	mov	r5, r1
 800682c:	f04f 0800 	mov.w	r8, #0
 8006830:	f04f 0900 	mov.w	r9, #0
 8006834:	460a      	mov	r2, r1
 8006836:	9215      	str	r2, [sp, #84]	; 0x54
 8006838:	7811      	ldrb	r1, [r2, #0]
 800683a:	292b      	cmp	r1, #43	; 0x2b
 800683c:	d04c      	beq.n	80068d8 <_strtod_l+0xc0>
 800683e:	d83a      	bhi.n	80068b6 <_strtod_l+0x9e>
 8006840:	290d      	cmp	r1, #13
 8006842:	d834      	bhi.n	80068ae <_strtod_l+0x96>
 8006844:	2908      	cmp	r1, #8
 8006846:	d834      	bhi.n	80068b2 <_strtod_l+0x9a>
 8006848:	2900      	cmp	r1, #0
 800684a:	d03d      	beq.n	80068c8 <_strtod_l+0xb0>
 800684c:	2200      	movs	r2, #0
 800684e:	920a      	str	r2, [sp, #40]	; 0x28
 8006850:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006852:	7832      	ldrb	r2, [r6, #0]
 8006854:	2a30      	cmp	r2, #48	; 0x30
 8006856:	f040 80b4 	bne.w	80069c2 <_strtod_l+0x1aa>
 800685a:	7872      	ldrb	r2, [r6, #1]
 800685c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006860:	2a58      	cmp	r2, #88	; 0x58
 8006862:	d170      	bne.n	8006946 <_strtod_l+0x12e>
 8006864:	9302      	str	r3, [sp, #8]
 8006866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006868:	9301      	str	r3, [sp, #4]
 800686a:	ab16      	add	r3, sp, #88	; 0x58
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	4a8e      	ldr	r2, [pc, #568]	; (8006aa8 <_strtod_l+0x290>)
 8006870:	ab17      	add	r3, sp, #92	; 0x5c
 8006872:	a915      	add	r1, sp, #84	; 0x54
 8006874:	4620      	mov	r0, r4
 8006876:	f001 f93f 	bl	8007af8 <__gethex>
 800687a:	f010 070f 	ands.w	r7, r0, #15
 800687e:	4605      	mov	r5, r0
 8006880:	d005      	beq.n	800688e <_strtod_l+0x76>
 8006882:	2f06      	cmp	r7, #6
 8006884:	d12a      	bne.n	80068dc <_strtod_l+0xc4>
 8006886:	3601      	adds	r6, #1
 8006888:	2300      	movs	r3, #0
 800688a:	9615      	str	r6, [sp, #84]	; 0x54
 800688c:	930a      	str	r3, [sp, #40]	; 0x28
 800688e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006890:	2b00      	cmp	r3, #0
 8006892:	f040 857f 	bne.w	8007394 <_strtod_l+0xb7c>
 8006896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006898:	b1db      	cbz	r3, 80068d2 <_strtod_l+0xba>
 800689a:	4642      	mov	r2, r8
 800689c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80068a0:	ec43 2b10 	vmov	d0, r2, r3
 80068a4:	b01b      	add	sp, #108	; 0x6c
 80068a6:	ecbd 8b02 	vpop	{d8}
 80068aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ae:	2920      	cmp	r1, #32
 80068b0:	d1cc      	bne.n	800684c <_strtod_l+0x34>
 80068b2:	3201      	adds	r2, #1
 80068b4:	e7bf      	b.n	8006836 <_strtod_l+0x1e>
 80068b6:	292d      	cmp	r1, #45	; 0x2d
 80068b8:	d1c8      	bne.n	800684c <_strtod_l+0x34>
 80068ba:	2101      	movs	r1, #1
 80068bc:	910a      	str	r1, [sp, #40]	; 0x28
 80068be:	1c51      	adds	r1, r2, #1
 80068c0:	9115      	str	r1, [sp, #84]	; 0x54
 80068c2:	7852      	ldrb	r2, [r2, #1]
 80068c4:	2a00      	cmp	r2, #0
 80068c6:	d1c3      	bne.n	8006850 <_strtod_l+0x38>
 80068c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80068ca:	9515      	str	r5, [sp, #84]	; 0x54
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f040 855f 	bne.w	8007390 <_strtod_l+0xb78>
 80068d2:	4642      	mov	r2, r8
 80068d4:	464b      	mov	r3, r9
 80068d6:	e7e3      	b.n	80068a0 <_strtod_l+0x88>
 80068d8:	2100      	movs	r1, #0
 80068da:	e7ef      	b.n	80068bc <_strtod_l+0xa4>
 80068dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80068de:	b13a      	cbz	r2, 80068f0 <_strtod_l+0xd8>
 80068e0:	2135      	movs	r1, #53	; 0x35
 80068e2:	a818      	add	r0, sp, #96	; 0x60
 80068e4:	f7ff ff37 	bl	8006756 <__copybits>
 80068e8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80068ea:	4620      	mov	r0, r4
 80068ec:	f7ff fb0a 	bl	8005f04 <_Bfree>
 80068f0:	3f01      	subs	r7, #1
 80068f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80068f4:	2f04      	cmp	r7, #4
 80068f6:	d806      	bhi.n	8006906 <_strtod_l+0xee>
 80068f8:	e8df f007 	tbb	[pc, r7]
 80068fc:	201d0314 	.word	0x201d0314
 8006900:	14          	.byte	0x14
 8006901:	00          	.byte	0x00
 8006902:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006906:	05e9      	lsls	r1, r5, #23
 8006908:	bf48      	it	mi
 800690a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800690e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006912:	0d1b      	lsrs	r3, r3, #20
 8006914:	051b      	lsls	r3, r3, #20
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1b9      	bne.n	800688e <_strtod_l+0x76>
 800691a:	f7fe fb05 	bl	8004f28 <__errno>
 800691e:	2322      	movs	r3, #34	; 0x22
 8006920:	6003      	str	r3, [r0, #0]
 8006922:	e7b4      	b.n	800688e <_strtod_l+0x76>
 8006924:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006928:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800692c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006930:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006934:	e7e7      	b.n	8006906 <_strtod_l+0xee>
 8006936:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006ab0 <_strtod_l+0x298>
 800693a:	e7e4      	b.n	8006906 <_strtod_l+0xee>
 800693c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006940:	f04f 38ff 	mov.w	r8, #4294967295
 8006944:	e7df      	b.n	8006906 <_strtod_l+0xee>
 8006946:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	9215      	str	r2, [sp, #84]	; 0x54
 800694c:	785b      	ldrb	r3, [r3, #1]
 800694e:	2b30      	cmp	r3, #48	; 0x30
 8006950:	d0f9      	beq.n	8006946 <_strtod_l+0x12e>
 8006952:	2b00      	cmp	r3, #0
 8006954:	d09b      	beq.n	800688e <_strtod_l+0x76>
 8006956:	2301      	movs	r3, #1
 8006958:	f04f 0a00 	mov.w	sl, #0
 800695c:	9304      	str	r3, [sp, #16]
 800695e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006960:	930b      	str	r3, [sp, #44]	; 0x2c
 8006962:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006966:	46d3      	mov	fp, sl
 8006968:	220a      	movs	r2, #10
 800696a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800696c:	7806      	ldrb	r6, [r0, #0]
 800696e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006972:	b2d9      	uxtb	r1, r3
 8006974:	2909      	cmp	r1, #9
 8006976:	d926      	bls.n	80069c6 <_strtod_l+0x1ae>
 8006978:	494c      	ldr	r1, [pc, #304]	; (8006aac <_strtod_l+0x294>)
 800697a:	2201      	movs	r2, #1
 800697c:	f000 ffe6 	bl	800794c <strncmp>
 8006980:	2800      	cmp	r0, #0
 8006982:	d030      	beq.n	80069e6 <_strtod_l+0x1ce>
 8006984:	2000      	movs	r0, #0
 8006986:	4632      	mov	r2, r6
 8006988:	9005      	str	r0, [sp, #20]
 800698a:	465e      	mov	r6, fp
 800698c:	4603      	mov	r3, r0
 800698e:	2a65      	cmp	r2, #101	; 0x65
 8006990:	d001      	beq.n	8006996 <_strtod_l+0x17e>
 8006992:	2a45      	cmp	r2, #69	; 0x45
 8006994:	d113      	bne.n	80069be <_strtod_l+0x1a6>
 8006996:	b91e      	cbnz	r6, 80069a0 <_strtod_l+0x188>
 8006998:	9a04      	ldr	r2, [sp, #16]
 800699a:	4302      	orrs	r2, r0
 800699c:	d094      	beq.n	80068c8 <_strtod_l+0xb0>
 800699e:	2600      	movs	r6, #0
 80069a0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80069a2:	1c6a      	adds	r2, r5, #1
 80069a4:	9215      	str	r2, [sp, #84]	; 0x54
 80069a6:	786a      	ldrb	r2, [r5, #1]
 80069a8:	2a2b      	cmp	r2, #43	; 0x2b
 80069aa:	d074      	beq.n	8006a96 <_strtod_l+0x27e>
 80069ac:	2a2d      	cmp	r2, #45	; 0x2d
 80069ae:	d078      	beq.n	8006aa2 <_strtod_l+0x28a>
 80069b0:	f04f 0c00 	mov.w	ip, #0
 80069b4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80069b8:	2909      	cmp	r1, #9
 80069ba:	d97f      	bls.n	8006abc <_strtod_l+0x2a4>
 80069bc:	9515      	str	r5, [sp, #84]	; 0x54
 80069be:	2700      	movs	r7, #0
 80069c0:	e09e      	b.n	8006b00 <_strtod_l+0x2e8>
 80069c2:	2300      	movs	r3, #0
 80069c4:	e7c8      	b.n	8006958 <_strtod_l+0x140>
 80069c6:	f1bb 0f08 	cmp.w	fp, #8
 80069ca:	bfd8      	it	le
 80069cc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80069ce:	f100 0001 	add.w	r0, r0, #1
 80069d2:	bfda      	itte	le
 80069d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80069d8:	9309      	strle	r3, [sp, #36]	; 0x24
 80069da:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80069de:	f10b 0b01 	add.w	fp, fp, #1
 80069e2:	9015      	str	r0, [sp, #84]	; 0x54
 80069e4:	e7c1      	b.n	800696a <_strtod_l+0x152>
 80069e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	9215      	str	r2, [sp, #84]	; 0x54
 80069ec:	785a      	ldrb	r2, [r3, #1]
 80069ee:	f1bb 0f00 	cmp.w	fp, #0
 80069f2:	d037      	beq.n	8006a64 <_strtod_l+0x24c>
 80069f4:	9005      	str	r0, [sp, #20]
 80069f6:	465e      	mov	r6, fp
 80069f8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80069fc:	2b09      	cmp	r3, #9
 80069fe:	d912      	bls.n	8006a26 <_strtod_l+0x20e>
 8006a00:	2301      	movs	r3, #1
 8006a02:	e7c4      	b.n	800698e <_strtod_l+0x176>
 8006a04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a06:	1c5a      	adds	r2, r3, #1
 8006a08:	9215      	str	r2, [sp, #84]	; 0x54
 8006a0a:	785a      	ldrb	r2, [r3, #1]
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	2a30      	cmp	r2, #48	; 0x30
 8006a10:	d0f8      	beq.n	8006a04 <_strtod_l+0x1ec>
 8006a12:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006a16:	2b08      	cmp	r3, #8
 8006a18:	f200 84c1 	bhi.w	800739e <_strtod_l+0xb86>
 8006a1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a1e:	9005      	str	r0, [sp, #20]
 8006a20:	2000      	movs	r0, #0
 8006a22:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a24:	4606      	mov	r6, r0
 8006a26:	3a30      	subs	r2, #48	; 0x30
 8006a28:	f100 0301 	add.w	r3, r0, #1
 8006a2c:	d014      	beq.n	8006a58 <_strtod_l+0x240>
 8006a2e:	9905      	ldr	r1, [sp, #20]
 8006a30:	4419      	add	r1, r3
 8006a32:	9105      	str	r1, [sp, #20]
 8006a34:	4633      	mov	r3, r6
 8006a36:	eb00 0c06 	add.w	ip, r0, r6
 8006a3a:	210a      	movs	r1, #10
 8006a3c:	4563      	cmp	r3, ip
 8006a3e:	d113      	bne.n	8006a68 <_strtod_l+0x250>
 8006a40:	1833      	adds	r3, r6, r0
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	f106 0601 	add.w	r6, r6, #1
 8006a48:	4406      	add	r6, r0
 8006a4a:	dc1a      	bgt.n	8006a82 <_strtod_l+0x26a>
 8006a4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a4e:	230a      	movs	r3, #10
 8006a50:	fb03 2301 	mla	r3, r3, r1, r2
 8006a54:	9309      	str	r3, [sp, #36]	; 0x24
 8006a56:	2300      	movs	r3, #0
 8006a58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a5a:	1c51      	adds	r1, r2, #1
 8006a5c:	9115      	str	r1, [sp, #84]	; 0x54
 8006a5e:	7852      	ldrb	r2, [r2, #1]
 8006a60:	4618      	mov	r0, r3
 8006a62:	e7c9      	b.n	80069f8 <_strtod_l+0x1e0>
 8006a64:	4658      	mov	r0, fp
 8006a66:	e7d2      	b.n	8006a0e <_strtod_l+0x1f6>
 8006a68:	2b08      	cmp	r3, #8
 8006a6a:	f103 0301 	add.w	r3, r3, #1
 8006a6e:	dc03      	bgt.n	8006a78 <_strtod_l+0x260>
 8006a70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006a72:	434f      	muls	r7, r1
 8006a74:	9709      	str	r7, [sp, #36]	; 0x24
 8006a76:	e7e1      	b.n	8006a3c <_strtod_l+0x224>
 8006a78:	2b10      	cmp	r3, #16
 8006a7a:	bfd8      	it	le
 8006a7c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006a80:	e7dc      	b.n	8006a3c <_strtod_l+0x224>
 8006a82:	2e10      	cmp	r6, #16
 8006a84:	bfdc      	itt	le
 8006a86:	230a      	movle	r3, #10
 8006a88:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006a8c:	e7e3      	b.n	8006a56 <_strtod_l+0x23e>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	9305      	str	r3, [sp, #20]
 8006a92:	2301      	movs	r3, #1
 8006a94:	e780      	b.n	8006998 <_strtod_l+0x180>
 8006a96:	f04f 0c00 	mov.w	ip, #0
 8006a9a:	1caa      	adds	r2, r5, #2
 8006a9c:	9215      	str	r2, [sp, #84]	; 0x54
 8006a9e:	78aa      	ldrb	r2, [r5, #2]
 8006aa0:	e788      	b.n	80069b4 <_strtod_l+0x19c>
 8006aa2:	f04f 0c01 	mov.w	ip, #1
 8006aa6:	e7f8      	b.n	8006a9a <_strtod_l+0x282>
 8006aa8:	08008bd0 	.word	0x08008bd0
 8006aac:	08008bcc 	.word	0x08008bcc
 8006ab0:	7ff00000 	.word	0x7ff00000
 8006ab4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ab6:	1c51      	adds	r1, r2, #1
 8006ab8:	9115      	str	r1, [sp, #84]	; 0x54
 8006aba:	7852      	ldrb	r2, [r2, #1]
 8006abc:	2a30      	cmp	r2, #48	; 0x30
 8006abe:	d0f9      	beq.n	8006ab4 <_strtod_l+0x29c>
 8006ac0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006ac4:	2908      	cmp	r1, #8
 8006ac6:	f63f af7a 	bhi.w	80069be <_strtod_l+0x1a6>
 8006aca:	3a30      	subs	r2, #48	; 0x30
 8006acc:	9208      	str	r2, [sp, #32]
 8006ace:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ad0:	920c      	str	r2, [sp, #48]	; 0x30
 8006ad2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ad4:	1c57      	adds	r7, r2, #1
 8006ad6:	9715      	str	r7, [sp, #84]	; 0x54
 8006ad8:	7852      	ldrb	r2, [r2, #1]
 8006ada:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006ade:	f1be 0f09 	cmp.w	lr, #9
 8006ae2:	d938      	bls.n	8006b56 <_strtod_l+0x33e>
 8006ae4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006ae6:	1a7f      	subs	r7, r7, r1
 8006ae8:	2f08      	cmp	r7, #8
 8006aea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006aee:	dc03      	bgt.n	8006af8 <_strtod_l+0x2e0>
 8006af0:	9908      	ldr	r1, [sp, #32]
 8006af2:	428f      	cmp	r7, r1
 8006af4:	bfa8      	it	ge
 8006af6:	460f      	movge	r7, r1
 8006af8:	f1bc 0f00 	cmp.w	ip, #0
 8006afc:	d000      	beq.n	8006b00 <_strtod_l+0x2e8>
 8006afe:	427f      	negs	r7, r7
 8006b00:	2e00      	cmp	r6, #0
 8006b02:	d14f      	bne.n	8006ba4 <_strtod_l+0x38c>
 8006b04:	9904      	ldr	r1, [sp, #16]
 8006b06:	4301      	orrs	r1, r0
 8006b08:	f47f aec1 	bne.w	800688e <_strtod_l+0x76>
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f47f aedb 	bne.w	80068c8 <_strtod_l+0xb0>
 8006b12:	2a69      	cmp	r2, #105	; 0x69
 8006b14:	d029      	beq.n	8006b6a <_strtod_l+0x352>
 8006b16:	dc26      	bgt.n	8006b66 <_strtod_l+0x34e>
 8006b18:	2a49      	cmp	r2, #73	; 0x49
 8006b1a:	d026      	beq.n	8006b6a <_strtod_l+0x352>
 8006b1c:	2a4e      	cmp	r2, #78	; 0x4e
 8006b1e:	f47f aed3 	bne.w	80068c8 <_strtod_l+0xb0>
 8006b22:	499b      	ldr	r1, [pc, #620]	; (8006d90 <_strtod_l+0x578>)
 8006b24:	a815      	add	r0, sp, #84	; 0x54
 8006b26:	f001 fa27 	bl	8007f78 <__match>
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	f43f aecc 	beq.w	80068c8 <_strtod_l+0xb0>
 8006b30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	2b28      	cmp	r3, #40	; 0x28
 8006b36:	d12f      	bne.n	8006b98 <_strtod_l+0x380>
 8006b38:	4996      	ldr	r1, [pc, #600]	; (8006d94 <_strtod_l+0x57c>)
 8006b3a:	aa18      	add	r2, sp, #96	; 0x60
 8006b3c:	a815      	add	r0, sp, #84	; 0x54
 8006b3e:	f001 fa2f 	bl	8007fa0 <__hexnan>
 8006b42:	2805      	cmp	r0, #5
 8006b44:	d128      	bne.n	8006b98 <_strtod_l+0x380>
 8006b46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b4c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006b50:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006b54:	e69b      	b.n	800688e <_strtod_l+0x76>
 8006b56:	9f08      	ldr	r7, [sp, #32]
 8006b58:	210a      	movs	r1, #10
 8006b5a:	fb01 2107 	mla	r1, r1, r7, r2
 8006b5e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006b62:	9208      	str	r2, [sp, #32]
 8006b64:	e7b5      	b.n	8006ad2 <_strtod_l+0x2ba>
 8006b66:	2a6e      	cmp	r2, #110	; 0x6e
 8006b68:	e7d9      	b.n	8006b1e <_strtod_l+0x306>
 8006b6a:	498b      	ldr	r1, [pc, #556]	; (8006d98 <_strtod_l+0x580>)
 8006b6c:	a815      	add	r0, sp, #84	; 0x54
 8006b6e:	f001 fa03 	bl	8007f78 <__match>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	f43f aea8 	beq.w	80068c8 <_strtod_l+0xb0>
 8006b78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b7a:	4988      	ldr	r1, [pc, #544]	; (8006d9c <_strtod_l+0x584>)
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	a815      	add	r0, sp, #84	; 0x54
 8006b80:	9315      	str	r3, [sp, #84]	; 0x54
 8006b82:	f001 f9f9 	bl	8007f78 <__match>
 8006b86:	b910      	cbnz	r0, 8006b8e <_strtod_l+0x376>
 8006b88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	9315      	str	r3, [sp, #84]	; 0x54
 8006b8e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006dac <_strtod_l+0x594>
 8006b92:	f04f 0800 	mov.w	r8, #0
 8006b96:	e67a      	b.n	800688e <_strtod_l+0x76>
 8006b98:	4881      	ldr	r0, [pc, #516]	; (8006da0 <_strtod_l+0x588>)
 8006b9a:	f000 ff09 	bl	80079b0 <nan>
 8006b9e:	ec59 8b10 	vmov	r8, r9, d0
 8006ba2:	e674      	b.n	800688e <_strtod_l+0x76>
 8006ba4:	9b05      	ldr	r3, [sp, #20]
 8006ba6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ba8:	1afb      	subs	r3, r7, r3
 8006baa:	f1bb 0f00 	cmp.w	fp, #0
 8006bae:	bf08      	it	eq
 8006bb0:	46b3      	moveq	fp, r6
 8006bb2:	2e10      	cmp	r6, #16
 8006bb4:	9308      	str	r3, [sp, #32]
 8006bb6:	4635      	mov	r5, r6
 8006bb8:	bfa8      	it	ge
 8006bba:	2510      	movge	r5, #16
 8006bbc:	f7f9 fcaa 	bl	8000514 <__aeabi_ui2d>
 8006bc0:	2e09      	cmp	r6, #9
 8006bc2:	4680      	mov	r8, r0
 8006bc4:	4689      	mov	r9, r1
 8006bc6:	dd13      	ble.n	8006bf0 <_strtod_l+0x3d8>
 8006bc8:	4b76      	ldr	r3, [pc, #472]	; (8006da4 <_strtod_l+0x58c>)
 8006bca:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006bce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006bd2:	f7f9 fd19 	bl	8000608 <__aeabi_dmul>
 8006bd6:	4680      	mov	r8, r0
 8006bd8:	4650      	mov	r0, sl
 8006bda:	4689      	mov	r9, r1
 8006bdc:	f7f9 fc9a 	bl	8000514 <__aeabi_ui2d>
 8006be0:	4602      	mov	r2, r0
 8006be2:	460b      	mov	r3, r1
 8006be4:	4640      	mov	r0, r8
 8006be6:	4649      	mov	r1, r9
 8006be8:	f7f9 fb58 	bl	800029c <__adddf3>
 8006bec:	4680      	mov	r8, r0
 8006bee:	4689      	mov	r9, r1
 8006bf0:	2e0f      	cmp	r6, #15
 8006bf2:	dc38      	bgt.n	8006c66 <_strtod_l+0x44e>
 8006bf4:	9b08      	ldr	r3, [sp, #32]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f43f ae49 	beq.w	800688e <_strtod_l+0x76>
 8006bfc:	dd24      	ble.n	8006c48 <_strtod_l+0x430>
 8006bfe:	2b16      	cmp	r3, #22
 8006c00:	dc0b      	bgt.n	8006c1a <_strtod_l+0x402>
 8006c02:	4968      	ldr	r1, [pc, #416]	; (8006da4 <_strtod_l+0x58c>)
 8006c04:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	464b      	mov	r3, r9
 8006c10:	f7f9 fcfa 	bl	8000608 <__aeabi_dmul>
 8006c14:	4680      	mov	r8, r0
 8006c16:	4689      	mov	r9, r1
 8006c18:	e639      	b.n	800688e <_strtod_l+0x76>
 8006c1a:	9a08      	ldr	r2, [sp, #32]
 8006c1c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006c20:	4293      	cmp	r3, r2
 8006c22:	db20      	blt.n	8006c66 <_strtod_l+0x44e>
 8006c24:	4c5f      	ldr	r4, [pc, #380]	; (8006da4 <_strtod_l+0x58c>)
 8006c26:	f1c6 060f 	rsb	r6, r6, #15
 8006c2a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006c2e:	4642      	mov	r2, r8
 8006c30:	464b      	mov	r3, r9
 8006c32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c36:	f7f9 fce7 	bl	8000608 <__aeabi_dmul>
 8006c3a:	9b08      	ldr	r3, [sp, #32]
 8006c3c:	1b9e      	subs	r6, r3, r6
 8006c3e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006c42:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006c46:	e7e3      	b.n	8006c10 <_strtod_l+0x3f8>
 8006c48:	9b08      	ldr	r3, [sp, #32]
 8006c4a:	3316      	adds	r3, #22
 8006c4c:	db0b      	blt.n	8006c66 <_strtod_l+0x44e>
 8006c4e:	9b05      	ldr	r3, [sp, #20]
 8006c50:	1bdf      	subs	r7, r3, r7
 8006c52:	4b54      	ldr	r3, [pc, #336]	; (8006da4 <_strtod_l+0x58c>)
 8006c54:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006c58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c5c:	4640      	mov	r0, r8
 8006c5e:	4649      	mov	r1, r9
 8006c60:	f7f9 fdfc 	bl	800085c <__aeabi_ddiv>
 8006c64:	e7d6      	b.n	8006c14 <_strtod_l+0x3fc>
 8006c66:	9b08      	ldr	r3, [sp, #32]
 8006c68:	1b75      	subs	r5, r6, r5
 8006c6a:	441d      	add	r5, r3
 8006c6c:	2d00      	cmp	r5, #0
 8006c6e:	dd70      	ble.n	8006d52 <_strtod_l+0x53a>
 8006c70:	f015 030f 	ands.w	r3, r5, #15
 8006c74:	d00a      	beq.n	8006c8c <_strtod_l+0x474>
 8006c76:	494b      	ldr	r1, [pc, #300]	; (8006da4 <_strtod_l+0x58c>)
 8006c78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c7c:	4642      	mov	r2, r8
 8006c7e:	464b      	mov	r3, r9
 8006c80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c84:	f7f9 fcc0 	bl	8000608 <__aeabi_dmul>
 8006c88:	4680      	mov	r8, r0
 8006c8a:	4689      	mov	r9, r1
 8006c8c:	f035 050f 	bics.w	r5, r5, #15
 8006c90:	d04d      	beq.n	8006d2e <_strtod_l+0x516>
 8006c92:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006c96:	dd22      	ble.n	8006cde <_strtod_l+0x4c6>
 8006c98:	2500      	movs	r5, #0
 8006c9a:	46ab      	mov	fp, r5
 8006c9c:	9509      	str	r5, [sp, #36]	; 0x24
 8006c9e:	9505      	str	r5, [sp, #20]
 8006ca0:	2322      	movs	r3, #34	; 0x22
 8006ca2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006dac <_strtod_l+0x594>
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	f04f 0800 	mov.w	r8, #0
 8006cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f43f aded 	beq.w	800688e <_strtod_l+0x76>
 8006cb4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f7ff f924 	bl	8005f04 <_Bfree>
 8006cbc:	9905      	ldr	r1, [sp, #20]
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	f7ff f920 	bl	8005f04 <_Bfree>
 8006cc4:	4659      	mov	r1, fp
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	f7ff f91c 	bl	8005f04 <_Bfree>
 8006ccc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cce:	4620      	mov	r0, r4
 8006cd0:	f7ff f918 	bl	8005f04 <_Bfree>
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f7ff f914 	bl	8005f04 <_Bfree>
 8006cdc:	e5d7      	b.n	800688e <_strtod_l+0x76>
 8006cde:	4b32      	ldr	r3, [pc, #200]	; (8006da8 <_strtod_l+0x590>)
 8006ce0:	9304      	str	r3, [sp, #16]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	112d      	asrs	r5, r5, #4
 8006ce6:	4640      	mov	r0, r8
 8006ce8:	4649      	mov	r1, r9
 8006cea:	469a      	mov	sl, r3
 8006cec:	2d01      	cmp	r5, #1
 8006cee:	dc21      	bgt.n	8006d34 <_strtod_l+0x51c>
 8006cf0:	b10b      	cbz	r3, 8006cf6 <_strtod_l+0x4de>
 8006cf2:	4680      	mov	r8, r0
 8006cf4:	4689      	mov	r9, r1
 8006cf6:	492c      	ldr	r1, [pc, #176]	; (8006da8 <_strtod_l+0x590>)
 8006cf8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006cfc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006d00:	4642      	mov	r2, r8
 8006d02:	464b      	mov	r3, r9
 8006d04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d08:	f7f9 fc7e 	bl	8000608 <__aeabi_dmul>
 8006d0c:	4b27      	ldr	r3, [pc, #156]	; (8006dac <_strtod_l+0x594>)
 8006d0e:	460a      	mov	r2, r1
 8006d10:	400b      	ands	r3, r1
 8006d12:	4927      	ldr	r1, [pc, #156]	; (8006db0 <_strtod_l+0x598>)
 8006d14:	428b      	cmp	r3, r1
 8006d16:	4680      	mov	r8, r0
 8006d18:	d8be      	bhi.n	8006c98 <_strtod_l+0x480>
 8006d1a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006d1e:	428b      	cmp	r3, r1
 8006d20:	bf86      	itte	hi
 8006d22:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006db4 <_strtod_l+0x59c>
 8006d26:	f04f 38ff 	movhi.w	r8, #4294967295
 8006d2a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006d2e:	2300      	movs	r3, #0
 8006d30:	9304      	str	r3, [sp, #16]
 8006d32:	e07b      	b.n	8006e2c <_strtod_l+0x614>
 8006d34:	07ea      	lsls	r2, r5, #31
 8006d36:	d505      	bpl.n	8006d44 <_strtod_l+0x52c>
 8006d38:	9b04      	ldr	r3, [sp, #16]
 8006d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3e:	f7f9 fc63 	bl	8000608 <__aeabi_dmul>
 8006d42:	2301      	movs	r3, #1
 8006d44:	9a04      	ldr	r2, [sp, #16]
 8006d46:	3208      	adds	r2, #8
 8006d48:	f10a 0a01 	add.w	sl, sl, #1
 8006d4c:	106d      	asrs	r5, r5, #1
 8006d4e:	9204      	str	r2, [sp, #16]
 8006d50:	e7cc      	b.n	8006cec <_strtod_l+0x4d4>
 8006d52:	d0ec      	beq.n	8006d2e <_strtod_l+0x516>
 8006d54:	426d      	negs	r5, r5
 8006d56:	f015 020f 	ands.w	r2, r5, #15
 8006d5a:	d00a      	beq.n	8006d72 <_strtod_l+0x55a>
 8006d5c:	4b11      	ldr	r3, [pc, #68]	; (8006da4 <_strtod_l+0x58c>)
 8006d5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d62:	4640      	mov	r0, r8
 8006d64:	4649      	mov	r1, r9
 8006d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6a:	f7f9 fd77 	bl	800085c <__aeabi_ddiv>
 8006d6e:	4680      	mov	r8, r0
 8006d70:	4689      	mov	r9, r1
 8006d72:	112d      	asrs	r5, r5, #4
 8006d74:	d0db      	beq.n	8006d2e <_strtod_l+0x516>
 8006d76:	2d1f      	cmp	r5, #31
 8006d78:	dd1e      	ble.n	8006db8 <_strtod_l+0x5a0>
 8006d7a:	2500      	movs	r5, #0
 8006d7c:	46ab      	mov	fp, r5
 8006d7e:	9509      	str	r5, [sp, #36]	; 0x24
 8006d80:	9505      	str	r5, [sp, #20]
 8006d82:	2322      	movs	r3, #34	; 0x22
 8006d84:	f04f 0800 	mov.w	r8, #0
 8006d88:	f04f 0900 	mov.w	r9, #0
 8006d8c:	6023      	str	r3, [r4, #0]
 8006d8e:	e78d      	b.n	8006cac <_strtod_l+0x494>
 8006d90:	080089be 	.word	0x080089be
 8006d94:	08008be4 	.word	0x08008be4
 8006d98:	080089b6 	.word	0x080089b6
 8006d9c:	080089ed 	.word	0x080089ed
 8006da0:	08008720 	.word	0x08008720
 8006da4:	08008af8 	.word	0x08008af8
 8006da8:	08008ad0 	.word	0x08008ad0
 8006dac:	7ff00000 	.word	0x7ff00000
 8006db0:	7ca00000 	.word	0x7ca00000
 8006db4:	7fefffff 	.word	0x7fefffff
 8006db8:	f015 0310 	ands.w	r3, r5, #16
 8006dbc:	bf18      	it	ne
 8006dbe:	236a      	movne	r3, #106	; 0x6a
 8006dc0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8007164 <_strtod_l+0x94c>
 8006dc4:	9304      	str	r3, [sp, #16]
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	4649      	mov	r1, r9
 8006dca:	2300      	movs	r3, #0
 8006dcc:	07ea      	lsls	r2, r5, #31
 8006dce:	d504      	bpl.n	8006dda <_strtod_l+0x5c2>
 8006dd0:	e9da 2300 	ldrd	r2, r3, [sl]
 8006dd4:	f7f9 fc18 	bl	8000608 <__aeabi_dmul>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	106d      	asrs	r5, r5, #1
 8006ddc:	f10a 0a08 	add.w	sl, sl, #8
 8006de0:	d1f4      	bne.n	8006dcc <_strtod_l+0x5b4>
 8006de2:	b10b      	cbz	r3, 8006de8 <_strtod_l+0x5d0>
 8006de4:	4680      	mov	r8, r0
 8006de6:	4689      	mov	r9, r1
 8006de8:	9b04      	ldr	r3, [sp, #16]
 8006dea:	b1bb      	cbz	r3, 8006e1c <_strtod_l+0x604>
 8006dec:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006df0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	4649      	mov	r1, r9
 8006df8:	dd10      	ble.n	8006e1c <_strtod_l+0x604>
 8006dfa:	2b1f      	cmp	r3, #31
 8006dfc:	f340 811e 	ble.w	800703c <_strtod_l+0x824>
 8006e00:	2b34      	cmp	r3, #52	; 0x34
 8006e02:	bfde      	ittt	le
 8006e04:	f04f 33ff 	movle.w	r3, #4294967295
 8006e08:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006e0c:	4093      	lslle	r3, r2
 8006e0e:	f04f 0800 	mov.w	r8, #0
 8006e12:	bfcc      	ite	gt
 8006e14:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006e18:	ea03 0901 	andle.w	r9, r3, r1
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	2300      	movs	r3, #0
 8006e20:	4640      	mov	r0, r8
 8006e22:	4649      	mov	r1, r9
 8006e24:	f7f9 fe58 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	d1a6      	bne.n	8006d7a <_strtod_l+0x562>
 8006e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e2e:	9300      	str	r3, [sp, #0]
 8006e30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e32:	4633      	mov	r3, r6
 8006e34:	465a      	mov	r2, fp
 8006e36:	4620      	mov	r0, r4
 8006e38:	f7ff f8cc 	bl	8005fd4 <__s2b>
 8006e3c:	9009      	str	r0, [sp, #36]	; 0x24
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	f43f af2a 	beq.w	8006c98 <_strtod_l+0x480>
 8006e44:	9a08      	ldr	r2, [sp, #32]
 8006e46:	9b05      	ldr	r3, [sp, #20]
 8006e48:	2a00      	cmp	r2, #0
 8006e4a:	eba3 0307 	sub.w	r3, r3, r7
 8006e4e:	bfa8      	it	ge
 8006e50:	2300      	movge	r3, #0
 8006e52:	930c      	str	r3, [sp, #48]	; 0x30
 8006e54:	2500      	movs	r5, #0
 8006e56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006e5a:	9312      	str	r3, [sp, #72]	; 0x48
 8006e5c:	46ab      	mov	fp, r5
 8006e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e60:	4620      	mov	r0, r4
 8006e62:	6859      	ldr	r1, [r3, #4]
 8006e64:	f7ff f80e 	bl	8005e84 <_Balloc>
 8006e68:	9005      	str	r0, [sp, #20]
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	f43f af18 	beq.w	8006ca0 <_strtod_l+0x488>
 8006e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	3202      	adds	r2, #2
 8006e76:	f103 010c 	add.w	r1, r3, #12
 8006e7a:	0092      	lsls	r2, r2, #2
 8006e7c:	300c      	adds	r0, #12
 8006e7e:	f000 fd87 	bl	8007990 <memcpy>
 8006e82:	ec49 8b10 	vmov	d0, r8, r9
 8006e86:	aa18      	add	r2, sp, #96	; 0x60
 8006e88:	a917      	add	r1, sp, #92	; 0x5c
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f7ff fbd6 	bl	800663c <__d2b>
 8006e90:	ec49 8b18 	vmov	d8, r8, r9
 8006e94:	9016      	str	r0, [sp, #88]	; 0x58
 8006e96:	2800      	cmp	r0, #0
 8006e98:	f43f af02 	beq.w	8006ca0 <_strtod_l+0x488>
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	f7ff f930 	bl	8006104 <__i2b>
 8006ea4:	4683      	mov	fp, r0
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	f43f aefa 	beq.w	8006ca0 <_strtod_l+0x488>
 8006eac:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006eae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006eb0:	2e00      	cmp	r6, #0
 8006eb2:	bfab      	itete	ge
 8006eb4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006eb6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006eb8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006eba:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006ebe:	bfac      	ite	ge
 8006ec0:	eb06 0a03 	addge.w	sl, r6, r3
 8006ec4:	1b9f      	sublt	r7, r3, r6
 8006ec6:	9b04      	ldr	r3, [sp, #16]
 8006ec8:	1af6      	subs	r6, r6, r3
 8006eca:	4416      	add	r6, r2
 8006ecc:	4ba0      	ldr	r3, [pc, #640]	; (8007150 <_strtod_l+0x938>)
 8006ece:	3e01      	subs	r6, #1
 8006ed0:	429e      	cmp	r6, r3
 8006ed2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006ed6:	f280 80c4 	bge.w	8007062 <_strtod_l+0x84a>
 8006eda:	1b9b      	subs	r3, r3, r6
 8006edc:	2b1f      	cmp	r3, #31
 8006ede:	eba2 0203 	sub.w	r2, r2, r3
 8006ee2:	f04f 0101 	mov.w	r1, #1
 8006ee6:	f300 80b0 	bgt.w	800704a <_strtod_l+0x832>
 8006eea:	fa01 f303 	lsl.w	r3, r1, r3
 8006eee:	930e      	str	r3, [sp, #56]	; 0x38
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	930d      	str	r3, [sp, #52]	; 0x34
 8006ef4:	eb0a 0602 	add.w	r6, sl, r2
 8006ef8:	9b04      	ldr	r3, [sp, #16]
 8006efa:	45b2      	cmp	sl, r6
 8006efc:	4417      	add	r7, r2
 8006efe:	441f      	add	r7, r3
 8006f00:	4653      	mov	r3, sl
 8006f02:	bfa8      	it	ge
 8006f04:	4633      	movge	r3, r6
 8006f06:	42bb      	cmp	r3, r7
 8006f08:	bfa8      	it	ge
 8006f0a:	463b      	movge	r3, r7
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	bfc2      	ittt	gt
 8006f10:	1af6      	subgt	r6, r6, r3
 8006f12:	1aff      	subgt	r7, r7, r3
 8006f14:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	dd17      	ble.n	8006f4e <_strtod_l+0x736>
 8006f1e:	4659      	mov	r1, fp
 8006f20:	461a      	mov	r2, r3
 8006f22:	4620      	mov	r0, r4
 8006f24:	f7ff f9ae 	bl	8006284 <__pow5mult>
 8006f28:	4683      	mov	fp, r0
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	f43f aeb8 	beq.w	8006ca0 <_strtod_l+0x488>
 8006f30:	4601      	mov	r1, r0
 8006f32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006f34:	4620      	mov	r0, r4
 8006f36:	f7ff f8fb 	bl	8006130 <__multiply>
 8006f3a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	f43f aeaf 	beq.w	8006ca0 <_strtod_l+0x488>
 8006f42:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006f44:	4620      	mov	r0, r4
 8006f46:	f7fe ffdd 	bl	8005f04 <_Bfree>
 8006f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f4c:	9316      	str	r3, [sp, #88]	; 0x58
 8006f4e:	2e00      	cmp	r6, #0
 8006f50:	f300 808c 	bgt.w	800706c <_strtod_l+0x854>
 8006f54:	9b08      	ldr	r3, [sp, #32]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	dd08      	ble.n	8006f6c <_strtod_l+0x754>
 8006f5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f5c:	9905      	ldr	r1, [sp, #20]
 8006f5e:	4620      	mov	r0, r4
 8006f60:	f7ff f990 	bl	8006284 <__pow5mult>
 8006f64:	9005      	str	r0, [sp, #20]
 8006f66:	2800      	cmp	r0, #0
 8006f68:	f43f ae9a 	beq.w	8006ca0 <_strtod_l+0x488>
 8006f6c:	2f00      	cmp	r7, #0
 8006f6e:	dd08      	ble.n	8006f82 <_strtod_l+0x76a>
 8006f70:	9905      	ldr	r1, [sp, #20]
 8006f72:	463a      	mov	r2, r7
 8006f74:	4620      	mov	r0, r4
 8006f76:	f7ff f9df 	bl	8006338 <__lshift>
 8006f7a:	9005      	str	r0, [sp, #20]
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	f43f ae8f 	beq.w	8006ca0 <_strtod_l+0x488>
 8006f82:	f1ba 0f00 	cmp.w	sl, #0
 8006f86:	dd08      	ble.n	8006f9a <_strtod_l+0x782>
 8006f88:	4659      	mov	r1, fp
 8006f8a:	4652      	mov	r2, sl
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f7ff f9d3 	bl	8006338 <__lshift>
 8006f92:	4683      	mov	fp, r0
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f43f ae83 	beq.w	8006ca0 <_strtod_l+0x488>
 8006f9a:	9a05      	ldr	r2, [sp, #20]
 8006f9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f7ff fa52 	bl	8006448 <__mdiff>
 8006fa4:	4605      	mov	r5, r0
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	f43f ae7a 	beq.w	8006ca0 <_strtod_l+0x488>
 8006fac:	68c3      	ldr	r3, [r0, #12]
 8006fae:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	60c3      	str	r3, [r0, #12]
 8006fb4:	4659      	mov	r1, fp
 8006fb6:	f7ff fa2b 	bl	8006410 <__mcmp>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	da60      	bge.n	8007080 <_strtod_l+0x868>
 8006fbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fc0:	ea53 0308 	orrs.w	r3, r3, r8
 8006fc4:	f040 8084 	bne.w	80070d0 <_strtod_l+0x8b8>
 8006fc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d17f      	bne.n	80070d0 <_strtod_l+0x8b8>
 8006fd0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fd4:	0d1b      	lsrs	r3, r3, #20
 8006fd6:	051b      	lsls	r3, r3, #20
 8006fd8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006fdc:	d978      	bls.n	80070d0 <_strtod_l+0x8b8>
 8006fde:	696b      	ldr	r3, [r5, #20]
 8006fe0:	b913      	cbnz	r3, 8006fe8 <_strtod_l+0x7d0>
 8006fe2:	692b      	ldr	r3, [r5, #16]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	dd73      	ble.n	80070d0 <_strtod_l+0x8b8>
 8006fe8:	4629      	mov	r1, r5
 8006fea:	2201      	movs	r2, #1
 8006fec:	4620      	mov	r0, r4
 8006fee:	f7ff f9a3 	bl	8006338 <__lshift>
 8006ff2:	4659      	mov	r1, fp
 8006ff4:	4605      	mov	r5, r0
 8006ff6:	f7ff fa0b 	bl	8006410 <__mcmp>
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	dd68      	ble.n	80070d0 <_strtod_l+0x8b8>
 8006ffe:	9904      	ldr	r1, [sp, #16]
 8007000:	4a54      	ldr	r2, [pc, #336]	; (8007154 <_strtod_l+0x93c>)
 8007002:	464b      	mov	r3, r9
 8007004:	2900      	cmp	r1, #0
 8007006:	f000 8084 	beq.w	8007112 <_strtod_l+0x8fa>
 800700a:	ea02 0109 	and.w	r1, r2, r9
 800700e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007012:	dc7e      	bgt.n	8007112 <_strtod_l+0x8fa>
 8007014:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007018:	f77f aeb3 	ble.w	8006d82 <_strtod_l+0x56a>
 800701c:	4b4e      	ldr	r3, [pc, #312]	; (8007158 <_strtod_l+0x940>)
 800701e:	4640      	mov	r0, r8
 8007020:	4649      	mov	r1, r9
 8007022:	2200      	movs	r2, #0
 8007024:	f7f9 faf0 	bl	8000608 <__aeabi_dmul>
 8007028:	4b4a      	ldr	r3, [pc, #296]	; (8007154 <_strtod_l+0x93c>)
 800702a:	400b      	ands	r3, r1
 800702c:	4680      	mov	r8, r0
 800702e:	4689      	mov	r9, r1
 8007030:	2b00      	cmp	r3, #0
 8007032:	f47f ae3f 	bne.w	8006cb4 <_strtod_l+0x49c>
 8007036:	2322      	movs	r3, #34	; 0x22
 8007038:	6023      	str	r3, [r4, #0]
 800703a:	e63b      	b.n	8006cb4 <_strtod_l+0x49c>
 800703c:	f04f 32ff 	mov.w	r2, #4294967295
 8007040:	fa02 f303 	lsl.w	r3, r2, r3
 8007044:	ea03 0808 	and.w	r8, r3, r8
 8007048:	e6e8      	b.n	8006e1c <_strtod_l+0x604>
 800704a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800704e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007052:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007056:	36e2      	adds	r6, #226	; 0xe2
 8007058:	fa01 f306 	lsl.w	r3, r1, r6
 800705c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007060:	e748      	b.n	8006ef4 <_strtod_l+0x6dc>
 8007062:	2100      	movs	r1, #0
 8007064:	2301      	movs	r3, #1
 8007066:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800706a:	e743      	b.n	8006ef4 <_strtod_l+0x6dc>
 800706c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800706e:	4632      	mov	r2, r6
 8007070:	4620      	mov	r0, r4
 8007072:	f7ff f961 	bl	8006338 <__lshift>
 8007076:	9016      	str	r0, [sp, #88]	; 0x58
 8007078:	2800      	cmp	r0, #0
 800707a:	f47f af6b 	bne.w	8006f54 <_strtod_l+0x73c>
 800707e:	e60f      	b.n	8006ca0 <_strtod_l+0x488>
 8007080:	46ca      	mov	sl, r9
 8007082:	d171      	bne.n	8007168 <_strtod_l+0x950>
 8007084:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007086:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800708a:	b352      	cbz	r2, 80070e2 <_strtod_l+0x8ca>
 800708c:	4a33      	ldr	r2, [pc, #204]	; (800715c <_strtod_l+0x944>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d12a      	bne.n	80070e8 <_strtod_l+0x8d0>
 8007092:	9b04      	ldr	r3, [sp, #16]
 8007094:	4641      	mov	r1, r8
 8007096:	b1fb      	cbz	r3, 80070d8 <_strtod_l+0x8c0>
 8007098:	4b2e      	ldr	r3, [pc, #184]	; (8007154 <_strtod_l+0x93c>)
 800709a:	ea09 0303 	and.w	r3, r9, r3
 800709e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80070a2:	f04f 32ff 	mov.w	r2, #4294967295
 80070a6:	d81a      	bhi.n	80070de <_strtod_l+0x8c6>
 80070a8:	0d1b      	lsrs	r3, r3, #20
 80070aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070ae:	fa02 f303 	lsl.w	r3, r2, r3
 80070b2:	4299      	cmp	r1, r3
 80070b4:	d118      	bne.n	80070e8 <_strtod_l+0x8d0>
 80070b6:	4b2a      	ldr	r3, [pc, #168]	; (8007160 <_strtod_l+0x948>)
 80070b8:	459a      	cmp	sl, r3
 80070ba:	d102      	bne.n	80070c2 <_strtod_l+0x8aa>
 80070bc:	3101      	adds	r1, #1
 80070be:	f43f adef 	beq.w	8006ca0 <_strtod_l+0x488>
 80070c2:	4b24      	ldr	r3, [pc, #144]	; (8007154 <_strtod_l+0x93c>)
 80070c4:	ea0a 0303 	and.w	r3, sl, r3
 80070c8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80070cc:	f04f 0800 	mov.w	r8, #0
 80070d0:	9b04      	ldr	r3, [sp, #16]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1a2      	bne.n	800701c <_strtod_l+0x804>
 80070d6:	e5ed      	b.n	8006cb4 <_strtod_l+0x49c>
 80070d8:	f04f 33ff 	mov.w	r3, #4294967295
 80070dc:	e7e9      	b.n	80070b2 <_strtod_l+0x89a>
 80070de:	4613      	mov	r3, r2
 80070e0:	e7e7      	b.n	80070b2 <_strtod_l+0x89a>
 80070e2:	ea53 0308 	orrs.w	r3, r3, r8
 80070e6:	d08a      	beq.n	8006ffe <_strtod_l+0x7e6>
 80070e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070ea:	b1e3      	cbz	r3, 8007126 <_strtod_l+0x90e>
 80070ec:	ea13 0f0a 	tst.w	r3, sl
 80070f0:	d0ee      	beq.n	80070d0 <_strtod_l+0x8b8>
 80070f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070f4:	9a04      	ldr	r2, [sp, #16]
 80070f6:	4640      	mov	r0, r8
 80070f8:	4649      	mov	r1, r9
 80070fa:	b1c3      	cbz	r3, 800712e <_strtod_l+0x916>
 80070fc:	f7ff fb6f 	bl	80067de <sulp>
 8007100:	4602      	mov	r2, r0
 8007102:	460b      	mov	r3, r1
 8007104:	ec51 0b18 	vmov	r0, r1, d8
 8007108:	f7f9 f8c8 	bl	800029c <__adddf3>
 800710c:	4680      	mov	r8, r0
 800710e:	4689      	mov	r9, r1
 8007110:	e7de      	b.n	80070d0 <_strtod_l+0x8b8>
 8007112:	4013      	ands	r3, r2
 8007114:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007118:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800711c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007120:	f04f 38ff 	mov.w	r8, #4294967295
 8007124:	e7d4      	b.n	80070d0 <_strtod_l+0x8b8>
 8007126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007128:	ea13 0f08 	tst.w	r3, r8
 800712c:	e7e0      	b.n	80070f0 <_strtod_l+0x8d8>
 800712e:	f7ff fb56 	bl	80067de <sulp>
 8007132:	4602      	mov	r2, r0
 8007134:	460b      	mov	r3, r1
 8007136:	ec51 0b18 	vmov	r0, r1, d8
 800713a:	f7f9 f8ad 	bl	8000298 <__aeabi_dsub>
 800713e:	2200      	movs	r2, #0
 8007140:	2300      	movs	r3, #0
 8007142:	4680      	mov	r8, r0
 8007144:	4689      	mov	r9, r1
 8007146:	f7f9 fcc7 	bl	8000ad8 <__aeabi_dcmpeq>
 800714a:	2800      	cmp	r0, #0
 800714c:	d0c0      	beq.n	80070d0 <_strtod_l+0x8b8>
 800714e:	e618      	b.n	8006d82 <_strtod_l+0x56a>
 8007150:	fffffc02 	.word	0xfffffc02
 8007154:	7ff00000 	.word	0x7ff00000
 8007158:	39500000 	.word	0x39500000
 800715c:	000fffff 	.word	0x000fffff
 8007160:	7fefffff 	.word	0x7fefffff
 8007164:	08008bf8 	.word	0x08008bf8
 8007168:	4659      	mov	r1, fp
 800716a:	4628      	mov	r0, r5
 800716c:	f7ff fac0 	bl	80066f0 <__ratio>
 8007170:	ec57 6b10 	vmov	r6, r7, d0
 8007174:	ee10 0a10 	vmov	r0, s0
 8007178:	2200      	movs	r2, #0
 800717a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800717e:	4639      	mov	r1, r7
 8007180:	f7f9 fcbe 	bl	8000b00 <__aeabi_dcmple>
 8007184:	2800      	cmp	r0, #0
 8007186:	d071      	beq.n	800726c <_strtod_l+0xa54>
 8007188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800718a:	2b00      	cmp	r3, #0
 800718c:	d17c      	bne.n	8007288 <_strtod_l+0xa70>
 800718e:	f1b8 0f00 	cmp.w	r8, #0
 8007192:	d15a      	bne.n	800724a <_strtod_l+0xa32>
 8007194:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007198:	2b00      	cmp	r3, #0
 800719a:	d15d      	bne.n	8007258 <_strtod_l+0xa40>
 800719c:	4b90      	ldr	r3, [pc, #576]	; (80073e0 <_strtod_l+0xbc8>)
 800719e:	2200      	movs	r2, #0
 80071a0:	4630      	mov	r0, r6
 80071a2:	4639      	mov	r1, r7
 80071a4:	f7f9 fca2 	bl	8000aec <__aeabi_dcmplt>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	d15c      	bne.n	8007266 <_strtod_l+0xa4e>
 80071ac:	4630      	mov	r0, r6
 80071ae:	4639      	mov	r1, r7
 80071b0:	4b8c      	ldr	r3, [pc, #560]	; (80073e4 <_strtod_l+0xbcc>)
 80071b2:	2200      	movs	r2, #0
 80071b4:	f7f9 fa28 	bl	8000608 <__aeabi_dmul>
 80071b8:	4606      	mov	r6, r0
 80071ba:	460f      	mov	r7, r1
 80071bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80071c0:	9606      	str	r6, [sp, #24]
 80071c2:	9307      	str	r3, [sp, #28]
 80071c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80071cc:	4b86      	ldr	r3, [pc, #536]	; (80073e8 <_strtod_l+0xbd0>)
 80071ce:	ea0a 0303 	and.w	r3, sl, r3
 80071d2:	930d      	str	r3, [sp, #52]	; 0x34
 80071d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80071d6:	4b85      	ldr	r3, [pc, #532]	; (80073ec <_strtod_l+0xbd4>)
 80071d8:	429a      	cmp	r2, r3
 80071da:	f040 8090 	bne.w	80072fe <_strtod_l+0xae6>
 80071de:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80071e2:	ec49 8b10 	vmov	d0, r8, r9
 80071e6:	f7ff f9b9 	bl	800655c <__ulp>
 80071ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071ee:	ec51 0b10 	vmov	r0, r1, d0
 80071f2:	f7f9 fa09 	bl	8000608 <__aeabi_dmul>
 80071f6:	4642      	mov	r2, r8
 80071f8:	464b      	mov	r3, r9
 80071fa:	f7f9 f84f 	bl	800029c <__adddf3>
 80071fe:	460b      	mov	r3, r1
 8007200:	4979      	ldr	r1, [pc, #484]	; (80073e8 <_strtod_l+0xbd0>)
 8007202:	4a7b      	ldr	r2, [pc, #492]	; (80073f0 <_strtod_l+0xbd8>)
 8007204:	4019      	ands	r1, r3
 8007206:	4291      	cmp	r1, r2
 8007208:	4680      	mov	r8, r0
 800720a:	d944      	bls.n	8007296 <_strtod_l+0xa7e>
 800720c:	ee18 2a90 	vmov	r2, s17
 8007210:	4b78      	ldr	r3, [pc, #480]	; (80073f4 <_strtod_l+0xbdc>)
 8007212:	429a      	cmp	r2, r3
 8007214:	d104      	bne.n	8007220 <_strtod_l+0xa08>
 8007216:	ee18 3a10 	vmov	r3, s16
 800721a:	3301      	adds	r3, #1
 800721c:	f43f ad40 	beq.w	8006ca0 <_strtod_l+0x488>
 8007220:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80073f4 <_strtod_l+0xbdc>
 8007224:	f04f 38ff 	mov.w	r8, #4294967295
 8007228:	9916      	ldr	r1, [sp, #88]	; 0x58
 800722a:	4620      	mov	r0, r4
 800722c:	f7fe fe6a 	bl	8005f04 <_Bfree>
 8007230:	9905      	ldr	r1, [sp, #20]
 8007232:	4620      	mov	r0, r4
 8007234:	f7fe fe66 	bl	8005f04 <_Bfree>
 8007238:	4659      	mov	r1, fp
 800723a:	4620      	mov	r0, r4
 800723c:	f7fe fe62 	bl	8005f04 <_Bfree>
 8007240:	4629      	mov	r1, r5
 8007242:	4620      	mov	r0, r4
 8007244:	f7fe fe5e 	bl	8005f04 <_Bfree>
 8007248:	e609      	b.n	8006e5e <_strtod_l+0x646>
 800724a:	f1b8 0f01 	cmp.w	r8, #1
 800724e:	d103      	bne.n	8007258 <_strtod_l+0xa40>
 8007250:	f1b9 0f00 	cmp.w	r9, #0
 8007254:	f43f ad95 	beq.w	8006d82 <_strtod_l+0x56a>
 8007258:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80073b0 <_strtod_l+0xb98>
 800725c:	4f60      	ldr	r7, [pc, #384]	; (80073e0 <_strtod_l+0xbc8>)
 800725e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007262:	2600      	movs	r6, #0
 8007264:	e7ae      	b.n	80071c4 <_strtod_l+0x9ac>
 8007266:	4f5f      	ldr	r7, [pc, #380]	; (80073e4 <_strtod_l+0xbcc>)
 8007268:	2600      	movs	r6, #0
 800726a:	e7a7      	b.n	80071bc <_strtod_l+0x9a4>
 800726c:	4b5d      	ldr	r3, [pc, #372]	; (80073e4 <_strtod_l+0xbcc>)
 800726e:	4630      	mov	r0, r6
 8007270:	4639      	mov	r1, r7
 8007272:	2200      	movs	r2, #0
 8007274:	f7f9 f9c8 	bl	8000608 <__aeabi_dmul>
 8007278:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800727a:	4606      	mov	r6, r0
 800727c:	460f      	mov	r7, r1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d09c      	beq.n	80071bc <_strtod_l+0x9a4>
 8007282:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007286:	e79d      	b.n	80071c4 <_strtod_l+0x9ac>
 8007288:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80073b8 <_strtod_l+0xba0>
 800728c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007290:	ec57 6b17 	vmov	r6, r7, d7
 8007294:	e796      	b.n	80071c4 <_strtod_l+0x9ac>
 8007296:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800729a:	9b04      	ldr	r3, [sp, #16]
 800729c:	46ca      	mov	sl, r9
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1c2      	bne.n	8007228 <_strtod_l+0xa10>
 80072a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072a8:	0d1b      	lsrs	r3, r3, #20
 80072aa:	051b      	lsls	r3, r3, #20
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d1bb      	bne.n	8007228 <_strtod_l+0xa10>
 80072b0:	4630      	mov	r0, r6
 80072b2:	4639      	mov	r1, r7
 80072b4:	f7f9 fd08 	bl	8000cc8 <__aeabi_d2lz>
 80072b8:	f7f9 f978 	bl	80005ac <__aeabi_l2d>
 80072bc:	4602      	mov	r2, r0
 80072be:	460b      	mov	r3, r1
 80072c0:	4630      	mov	r0, r6
 80072c2:	4639      	mov	r1, r7
 80072c4:	f7f8 ffe8 	bl	8000298 <__aeabi_dsub>
 80072c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072ce:	ea43 0308 	orr.w	r3, r3, r8
 80072d2:	4313      	orrs	r3, r2
 80072d4:	4606      	mov	r6, r0
 80072d6:	460f      	mov	r7, r1
 80072d8:	d054      	beq.n	8007384 <_strtod_l+0xb6c>
 80072da:	a339      	add	r3, pc, #228	; (adr r3, 80073c0 <_strtod_l+0xba8>)
 80072dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e0:	f7f9 fc04 	bl	8000aec <__aeabi_dcmplt>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	f47f ace5 	bne.w	8006cb4 <_strtod_l+0x49c>
 80072ea:	a337      	add	r3, pc, #220	; (adr r3, 80073c8 <_strtod_l+0xbb0>)
 80072ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f0:	4630      	mov	r0, r6
 80072f2:	4639      	mov	r1, r7
 80072f4:	f7f9 fc18 	bl	8000b28 <__aeabi_dcmpgt>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d095      	beq.n	8007228 <_strtod_l+0xa10>
 80072fc:	e4da      	b.n	8006cb4 <_strtod_l+0x49c>
 80072fe:	9b04      	ldr	r3, [sp, #16]
 8007300:	b333      	cbz	r3, 8007350 <_strtod_l+0xb38>
 8007302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007304:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007308:	d822      	bhi.n	8007350 <_strtod_l+0xb38>
 800730a:	a331      	add	r3, pc, #196	; (adr r3, 80073d0 <_strtod_l+0xbb8>)
 800730c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007310:	4630      	mov	r0, r6
 8007312:	4639      	mov	r1, r7
 8007314:	f7f9 fbf4 	bl	8000b00 <__aeabi_dcmple>
 8007318:	b1a0      	cbz	r0, 8007344 <_strtod_l+0xb2c>
 800731a:	4639      	mov	r1, r7
 800731c:	4630      	mov	r0, r6
 800731e:	f7f9 fc4b 	bl	8000bb8 <__aeabi_d2uiz>
 8007322:	2801      	cmp	r0, #1
 8007324:	bf38      	it	cc
 8007326:	2001      	movcc	r0, #1
 8007328:	f7f9 f8f4 	bl	8000514 <__aeabi_ui2d>
 800732c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800732e:	4606      	mov	r6, r0
 8007330:	460f      	mov	r7, r1
 8007332:	bb23      	cbnz	r3, 800737e <_strtod_l+0xb66>
 8007334:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007338:	9010      	str	r0, [sp, #64]	; 0x40
 800733a:	9311      	str	r3, [sp, #68]	; 0x44
 800733c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007340:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007346:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007348:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800734c:	1a9b      	subs	r3, r3, r2
 800734e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007350:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007354:	eeb0 0a48 	vmov.f32	s0, s16
 8007358:	eef0 0a68 	vmov.f32	s1, s17
 800735c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007360:	f7ff f8fc 	bl	800655c <__ulp>
 8007364:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007368:	ec53 2b10 	vmov	r2, r3, d0
 800736c:	f7f9 f94c 	bl	8000608 <__aeabi_dmul>
 8007370:	ec53 2b18 	vmov	r2, r3, d8
 8007374:	f7f8 ff92 	bl	800029c <__adddf3>
 8007378:	4680      	mov	r8, r0
 800737a:	4689      	mov	r9, r1
 800737c:	e78d      	b.n	800729a <_strtod_l+0xa82>
 800737e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007382:	e7db      	b.n	800733c <_strtod_l+0xb24>
 8007384:	a314      	add	r3, pc, #80	; (adr r3, 80073d8 <_strtod_l+0xbc0>)
 8007386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738a:	f7f9 fbaf 	bl	8000aec <__aeabi_dcmplt>
 800738e:	e7b3      	b.n	80072f8 <_strtod_l+0xae0>
 8007390:	2300      	movs	r3, #0
 8007392:	930a      	str	r3, [sp, #40]	; 0x28
 8007394:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007396:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007398:	6013      	str	r3, [r2, #0]
 800739a:	f7ff ba7c 	b.w	8006896 <_strtod_l+0x7e>
 800739e:	2a65      	cmp	r2, #101	; 0x65
 80073a0:	f43f ab75 	beq.w	8006a8e <_strtod_l+0x276>
 80073a4:	2a45      	cmp	r2, #69	; 0x45
 80073a6:	f43f ab72 	beq.w	8006a8e <_strtod_l+0x276>
 80073aa:	2301      	movs	r3, #1
 80073ac:	f7ff bbaa 	b.w	8006b04 <_strtod_l+0x2ec>
 80073b0:	00000000 	.word	0x00000000
 80073b4:	bff00000 	.word	0xbff00000
 80073b8:	00000000 	.word	0x00000000
 80073bc:	3ff00000 	.word	0x3ff00000
 80073c0:	94a03595 	.word	0x94a03595
 80073c4:	3fdfffff 	.word	0x3fdfffff
 80073c8:	35afe535 	.word	0x35afe535
 80073cc:	3fe00000 	.word	0x3fe00000
 80073d0:	ffc00000 	.word	0xffc00000
 80073d4:	41dfffff 	.word	0x41dfffff
 80073d8:	94a03595 	.word	0x94a03595
 80073dc:	3fcfffff 	.word	0x3fcfffff
 80073e0:	3ff00000 	.word	0x3ff00000
 80073e4:	3fe00000 	.word	0x3fe00000
 80073e8:	7ff00000 	.word	0x7ff00000
 80073ec:	7fe00000 	.word	0x7fe00000
 80073f0:	7c9fffff 	.word	0x7c9fffff
 80073f4:	7fefffff 	.word	0x7fefffff

080073f8 <_strtod_r>:
 80073f8:	4b01      	ldr	r3, [pc, #4]	; (8007400 <_strtod_r+0x8>)
 80073fa:	f7ff ba0d 	b.w	8006818 <_strtod_l>
 80073fe:	bf00      	nop
 8007400:	2000006c 	.word	0x2000006c

08007404 <_strtol_l.constprop.0>:
 8007404:	2b01      	cmp	r3, #1
 8007406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800740a:	d001      	beq.n	8007410 <_strtol_l.constprop.0+0xc>
 800740c:	2b24      	cmp	r3, #36	; 0x24
 800740e:	d906      	bls.n	800741e <_strtol_l.constprop.0+0x1a>
 8007410:	f7fd fd8a 	bl	8004f28 <__errno>
 8007414:	2316      	movs	r3, #22
 8007416:	6003      	str	r3, [r0, #0]
 8007418:	2000      	movs	r0, #0
 800741a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800741e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007504 <_strtol_l.constprop.0+0x100>
 8007422:	460d      	mov	r5, r1
 8007424:	462e      	mov	r6, r5
 8007426:	f815 4b01 	ldrb.w	r4, [r5], #1
 800742a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800742e:	f017 0708 	ands.w	r7, r7, #8
 8007432:	d1f7      	bne.n	8007424 <_strtol_l.constprop.0+0x20>
 8007434:	2c2d      	cmp	r4, #45	; 0x2d
 8007436:	d132      	bne.n	800749e <_strtol_l.constprop.0+0x9a>
 8007438:	782c      	ldrb	r4, [r5, #0]
 800743a:	2701      	movs	r7, #1
 800743c:	1cb5      	adds	r5, r6, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d05b      	beq.n	80074fa <_strtol_l.constprop.0+0xf6>
 8007442:	2b10      	cmp	r3, #16
 8007444:	d109      	bne.n	800745a <_strtol_l.constprop.0+0x56>
 8007446:	2c30      	cmp	r4, #48	; 0x30
 8007448:	d107      	bne.n	800745a <_strtol_l.constprop.0+0x56>
 800744a:	782c      	ldrb	r4, [r5, #0]
 800744c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007450:	2c58      	cmp	r4, #88	; 0x58
 8007452:	d14d      	bne.n	80074f0 <_strtol_l.constprop.0+0xec>
 8007454:	786c      	ldrb	r4, [r5, #1]
 8007456:	2310      	movs	r3, #16
 8007458:	3502      	adds	r5, #2
 800745a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800745e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007462:	f04f 0e00 	mov.w	lr, #0
 8007466:	fbb8 f9f3 	udiv	r9, r8, r3
 800746a:	4676      	mov	r6, lr
 800746c:	fb03 8a19 	mls	sl, r3, r9, r8
 8007470:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007474:	f1bc 0f09 	cmp.w	ip, #9
 8007478:	d816      	bhi.n	80074a8 <_strtol_l.constprop.0+0xa4>
 800747a:	4664      	mov	r4, ip
 800747c:	42a3      	cmp	r3, r4
 800747e:	dd24      	ble.n	80074ca <_strtol_l.constprop.0+0xc6>
 8007480:	f1be 3fff 	cmp.w	lr, #4294967295
 8007484:	d008      	beq.n	8007498 <_strtol_l.constprop.0+0x94>
 8007486:	45b1      	cmp	r9, r6
 8007488:	d31c      	bcc.n	80074c4 <_strtol_l.constprop.0+0xc0>
 800748a:	d101      	bne.n	8007490 <_strtol_l.constprop.0+0x8c>
 800748c:	45a2      	cmp	sl, r4
 800748e:	db19      	blt.n	80074c4 <_strtol_l.constprop.0+0xc0>
 8007490:	fb06 4603 	mla	r6, r6, r3, r4
 8007494:	f04f 0e01 	mov.w	lr, #1
 8007498:	f815 4b01 	ldrb.w	r4, [r5], #1
 800749c:	e7e8      	b.n	8007470 <_strtol_l.constprop.0+0x6c>
 800749e:	2c2b      	cmp	r4, #43	; 0x2b
 80074a0:	bf04      	itt	eq
 80074a2:	782c      	ldrbeq	r4, [r5, #0]
 80074a4:	1cb5      	addeq	r5, r6, #2
 80074a6:	e7ca      	b.n	800743e <_strtol_l.constprop.0+0x3a>
 80074a8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80074ac:	f1bc 0f19 	cmp.w	ip, #25
 80074b0:	d801      	bhi.n	80074b6 <_strtol_l.constprop.0+0xb2>
 80074b2:	3c37      	subs	r4, #55	; 0x37
 80074b4:	e7e2      	b.n	800747c <_strtol_l.constprop.0+0x78>
 80074b6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80074ba:	f1bc 0f19 	cmp.w	ip, #25
 80074be:	d804      	bhi.n	80074ca <_strtol_l.constprop.0+0xc6>
 80074c0:	3c57      	subs	r4, #87	; 0x57
 80074c2:	e7db      	b.n	800747c <_strtol_l.constprop.0+0x78>
 80074c4:	f04f 3eff 	mov.w	lr, #4294967295
 80074c8:	e7e6      	b.n	8007498 <_strtol_l.constprop.0+0x94>
 80074ca:	f1be 3fff 	cmp.w	lr, #4294967295
 80074ce:	d105      	bne.n	80074dc <_strtol_l.constprop.0+0xd8>
 80074d0:	2322      	movs	r3, #34	; 0x22
 80074d2:	6003      	str	r3, [r0, #0]
 80074d4:	4646      	mov	r6, r8
 80074d6:	b942      	cbnz	r2, 80074ea <_strtol_l.constprop.0+0xe6>
 80074d8:	4630      	mov	r0, r6
 80074da:	e79e      	b.n	800741a <_strtol_l.constprop.0+0x16>
 80074dc:	b107      	cbz	r7, 80074e0 <_strtol_l.constprop.0+0xdc>
 80074de:	4276      	negs	r6, r6
 80074e0:	2a00      	cmp	r2, #0
 80074e2:	d0f9      	beq.n	80074d8 <_strtol_l.constprop.0+0xd4>
 80074e4:	f1be 0f00 	cmp.w	lr, #0
 80074e8:	d000      	beq.n	80074ec <_strtol_l.constprop.0+0xe8>
 80074ea:	1e69      	subs	r1, r5, #1
 80074ec:	6011      	str	r1, [r2, #0]
 80074ee:	e7f3      	b.n	80074d8 <_strtol_l.constprop.0+0xd4>
 80074f0:	2430      	movs	r4, #48	; 0x30
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1b1      	bne.n	800745a <_strtol_l.constprop.0+0x56>
 80074f6:	2308      	movs	r3, #8
 80074f8:	e7af      	b.n	800745a <_strtol_l.constprop.0+0x56>
 80074fa:	2c30      	cmp	r4, #48	; 0x30
 80074fc:	d0a5      	beq.n	800744a <_strtol_l.constprop.0+0x46>
 80074fe:	230a      	movs	r3, #10
 8007500:	e7ab      	b.n	800745a <_strtol_l.constprop.0+0x56>
 8007502:	bf00      	nop
 8007504:	08008c21 	.word	0x08008c21

08007508 <_strtol_r>:
 8007508:	f7ff bf7c 	b.w	8007404 <_strtol_l.constprop.0>

0800750c <__ssputs_r>:
 800750c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007510:	688e      	ldr	r6, [r1, #8]
 8007512:	461f      	mov	r7, r3
 8007514:	42be      	cmp	r6, r7
 8007516:	680b      	ldr	r3, [r1, #0]
 8007518:	4682      	mov	sl, r0
 800751a:	460c      	mov	r4, r1
 800751c:	4690      	mov	r8, r2
 800751e:	d82c      	bhi.n	800757a <__ssputs_r+0x6e>
 8007520:	898a      	ldrh	r2, [r1, #12]
 8007522:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007526:	d026      	beq.n	8007576 <__ssputs_r+0x6a>
 8007528:	6965      	ldr	r5, [r4, #20]
 800752a:	6909      	ldr	r1, [r1, #16]
 800752c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007530:	eba3 0901 	sub.w	r9, r3, r1
 8007534:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007538:	1c7b      	adds	r3, r7, #1
 800753a:	444b      	add	r3, r9
 800753c:	106d      	asrs	r5, r5, #1
 800753e:	429d      	cmp	r5, r3
 8007540:	bf38      	it	cc
 8007542:	461d      	movcc	r5, r3
 8007544:	0553      	lsls	r3, r2, #21
 8007546:	d527      	bpl.n	8007598 <__ssputs_r+0x8c>
 8007548:	4629      	mov	r1, r5
 800754a:	f7fe fc0f 	bl	8005d6c <_malloc_r>
 800754e:	4606      	mov	r6, r0
 8007550:	b360      	cbz	r0, 80075ac <__ssputs_r+0xa0>
 8007552:	6921      	ldr	r1, [r4, #16]
 8007554:	464a      	mov	r2, r9
 8007556:	f000 fa1b 	bl	8007990 <memcpy>
 800755a:	89a3      	ldrh	r3, [r4, #12]
 800755c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007564:	81a3      	strh	r3, [r4, #12]
 8007566:	6126      	str	r6, [r4, #16]
 8007568:	6165      	str	r5, [r4, #20]
 800756a:	444e      	add	r6, r9
 800756c:	eba5 0509 	sub.w	r5, r5, r9
 8007570:	6026      	str	r6, [r4, #0]
 8007572:	60a5      	str	r5, [r4, #8]
 8007574:	463e      	mov	r6, r7
 8007576:	42be      	cmp	r6, r7
 8007578:	d900      	bls.n	800757c <__ssputs_r+0x70>
 800757a:	463e      	mov	r6, r7
 800757c:	6820      	ldr	r0, [r4, #0]
 800757e:	4632      	mov	r2, r6
 8007580:	4641      	mov	r1, r8
 8007582:	f000 f9c9 	bl	8007918 <memmove>
 8007586:	68a3      	ldr	r3, [r4, #8]
 8007588:	1b9b      	subs	r3, r3, r6
 800758a:	60a3      	str	r3, [r4, #8]
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	4433      	add	r3, r6
 8007590:	6023      	str	r3, [r4, #0]
 8007592:	2000      	movs	r0, #0
 8007594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007598:	462a      	mov	r2, r5
 800759a:	f000 fdae 	bl	80080fa <_realloc_r>
 800759e:	4606      	mov	r6, r0
 80075a0:	2800      	cmp	r0, #0
 80075a2:	d1e0      	bne.n	8007566 <__ssputs_r+0x5a>
 80075a4:	6921      	ldr	r1, [r4, #16]
 80075a6:	4650      	mov	r0, sl
 80075a8:	f7fe fb6c 	bl	8005c84 <_free_r>
 80075ac:	230c      	movs	r3, #12
 80075ae:	f8ca 3000 	str.w	r3, [sl]
 80075b2:	89a3      	ldrh	r3, [r4, #12]
 80075b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075b8:	81a3      	strh	r3, [r4, #12]
 80075ba:	f04f 30ff 	mov.w	r0, #4294967295
 80075be:	e7e9      	b.n	8007594 <__ssputs_r+0x88>

080075c0 <_svfiprintf_r>:
 80075c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c4:	4698      	mov	r8, r3
 80075c6:	898b      	ldrh	r3, [r1, #12]
 80075c8:	061b      	lsls	r3, r3, #24
 80075ca:	b09d      	sub	sp, #116	; 0x74
 80075cc:	4607      	mov	r7, r0
 80075ce:	460d      	mov	r5, r1
 80075d0:	4614      	mov	r4, r2
 80075d2:	d50e      	bpl.n	80075f2 <_svfiprintf_r+0x32>
 80075d4:	690b      	ldr	r3, [r1, #16]
 80075d6:	b963      	cbnz	r3, 80075f2 <_svfiprintf_r+0x32>
 80075d8:	2140      	movs	r1, #64	; 0x40
 80075da:	f7fe fbc7 	bl	8005d6c <_malloc_r>
 80075de:	6028      	str	r0, [r5, #0]
 80075e0:	6128      	str	r0, [r5, #16]
 80075e2:	b920      	cbnz	r0, 80075ee <_svfiprintf_r+0x2e>
 80075e4:	230c      	movs	r3, #12
 80075e6:	603b      	str	r3, [r7, #0]
 80075e8:	f04f 30ff 	mov.w	r0, #4294967295
 80075ec:	e0d0      	b.n	8007790 <_svfiprintf_r+0x1d0>
 80075ee:	2340      	movs	r3, #64	; 0x40
 80075f0:	616b      	str	r3, [r5, #20]
 80075f2:	2300      	movs	r3, #0
 80075f4:	9309      	str	r3, [sp, #36]	; 0x24
 80075f6:	2320      	movs	r3, #32
 80075f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007600:	2330      	movs	r3, #48	; 0x30
 8007602:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80077a8 <_svfiprintf_r+0x1e8>
 8007606:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800760a:	f04f 0901 	mov.w	r9, #1
 800760e:	4623      	mov	r3, r4
 8007610:	469a      	mov	sl, r3
 8007612:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007616:	b10a      	cbz	r2, 800761c <_svfiprintf_r+0x5c>
 8007618:	2a25      	cmp	r2, #37	; 0x25
 800761a:	d1f9      	bne.n	8007610 <_svfiprintf_r+0x50>
 800761c:	ebba 0b04 	subs.w	fp, sl, r4
 8007620:	d00b      	beq.n	800763a <_svfiprintf_r+0x7a>
 8007622:	465b      	mov	r3, fp
 8007624:	4622      	mov	r2, r4
 8007626:	4629      	mov	r1, r5
 8007628:	4638      	mov	r0, r7
 800762a:	f7ff ff6f 	bl	800750c <__ssputs_r>
 800762e:	3001      	adds	r0, #1
 8007630:	f000 80a9 	beq.w	8007786 <_svfiprintf_r+0x1c6>
 8007634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007636:	445a      	add	r2, fp
 8007638:	9209      	str	r2, [sp, #36]	; 0x24
 800763a:	f89a 3000 	ldrb.w	r3, [sl]
 800763e:	2b00      	cmp	r3, #0
 8007640:	f000 80a1 	beq.w	8007786 <_svfiprintf_r+0x1c6>
 8007644:	2300      	movs	r3, #0
 8007646:	f04f 32ff 	mov.w	r2, #4294967295
 800764a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800764e:	f10a 0a01 	add.w	sl, sl, #1
 8007652:	9304      	str	r3, [sp, #16]
 8007654:	9307      	str	r3, [sp, #28]
 8007656:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800765a:	931a      	str	r3, [sp, #104]	; 0x68
 800765c:	4654      	mov	r4, sl
 800765e:	2205      	movs	r2, #5
 8007660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007664:	4850      	ldr	r0, [pc, #320]	; (80077a8 <_svfiprintf_r+0x1e8>)
 8007666:	f7f8 fdbb 	bl	80001e0 <memchr>
 800766a:	9a04      	ldr	r2, [sp, #16]
 800766c:	b9d8      	cbnz	r0, 80076a6 <_svfiprintf_r+0xe6>
 800766e:	06d0      	lsls	r0, r2, #27
 8007670:	bf44      	itt	mi
 8007672:	2320      	movmi	r3, #32
 8007674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007678:	0711      	lsls	r1, r2, #28
 800767a:	bf44      	itt	mi
 800767c:	232b      	movmi	r3, #43	; 0x2b
 800767e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007682:	f89a 3000 	ldrb.w	r3, [sl]
 8007686:	2b2a      	cmp	r3, #42	; 0x2a
 8007688:	d015      	beq.n	80076b6 <_svfiprintf_r+0xf6>
 800768a:	9a07      	ldr	r2, [sp, #28]
 800768c:	4654      	mov	r4, sl
 800768e:	2000      	movs	r0, #0
 8007690:	f04f 0c0a 	mov.w	ip, #10
 8007694:	4621      	mov	r1, r4
 8007696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800769a:	3b30      	subs	r3, #48	; 0x30
 800769c:	2b09      	cmp	r3, #9
 800769e:	d94d      	bls.n	800773c <_svfiprintf_r+0x17c>
 80076a0:	b1b0      	cbz	r0, 80076d0 <_svfiprintf_r+0x110>
 80076a2:	9207      	str	r2, [sp, #28]
 80076a4:	e014      	b.n	80076d0 <_svfiprintf_r+0x110>
 80076a6:	eba0 0308 	sub.w	r3, r0, r8
 80076aa:	fa09 f303 	lsl.w	r3, r9, r3
 80076ae:	4313      	orrs	r3, r2
 80076b0:	9304      	str	r3, [sp, #16]
 80076b2:	46a2      	mov	sl, r4
 80076b4:	e7d2      	b.n	800765c <_svfiprintf_r+0x9c>
 80076b6:	9b03      	ldr	r3, [sp, #12]
 80076b8:	1d19      	adds	r1, r3, #4
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	9103      	str	r1, [sp, #12]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	bfbb      	ittet	lt
 80076c2:	425b      	neglt	r3, r3
 80076c4:	f042 0202 	orrlt.w	r2, r2, #2
 80076c8:	9307      	strge	r3, [sp, #28]
 80076ca:	9307      	strlt	r3, [sp, #28]
 80076cc:	bfb8      	it	lt
 80076ce:	9204      	strlt	r2, [sp, #16]
 80076d0:	7823      	ldrb	r3, [r4, #0]
 80076d2:	2b2e      	cmp	r3, #46	; 0x2e
 80076d4:	d10c      	bne.n	80076f0 <_svfiprintf_r+0x130>
 80076d6:	7863      	ldrb	r3, [r4, #1]
 80076d8:	2b2a      	cmp	r3, #42	; 0x2a
 80076da:	d134      	bne.n	8007746 <_svfiprintf_r+0x186>
 80076dc:	9b03      	ldr	r3, [sp, #12]
 80076de:	1d1a      	adds	r2, r3, #4
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	9203      	str	r2, [sp, #12]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	bfb8      	it	lt
 80076e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80076ec:	3402      	adds	r4, #2
 80076ee:	9305      	str	r3, [sp, #20]
 80076f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80077b8 <_svfiprintf_r+0x1f8>
 80076f4:	7821      	ldrb	r1, [r4, #0]
 80076f6:	2203      	movs	r2, #3
 80076f8:	4650      	mov	r0, sl
 80076fa:	f7f8 fd71 	bl	80001e0 <memchr>
 80076fe:	b138      	cbz	r0, 8007710 <_svfiprintf_r+0x150>
 8007700:	9b04      	ldr	r3, [sp, #16]
 8007702:	eba0 000a 	sub.w	r0, r0, sl
 8007706:	2240      	movs	r2, #64	; 0x40
 8007708:	4082      	lsls	r2, r0
 800770a:	4313      	orrs	r3, r2
 800770c:	3401      	adds	r4, #1
 800770e:	9304      	str	r3, [sp, #16]
 8007710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007714:	4825      	ldr	r0, [pc, #148]	; (80077ac <_svfiprintf_r+0x1ec>)
 8007716:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800771a:	2206      	movs	r2, #6
 800771c:	f7f8 fd60 	bl	80001e0 <memchr>
 8007720:	2800      	cmp	r0, #0
 8007722:	d038      	beq.n	8007796 <_svfiprintf_r+0x1d6>
 8007724:	4b22      	ldr	r3, [pc, #136]	; (80077b0 <_svfiprintf_r+0x1f0>)
 8007726:	bb1b      	cbnz	r3, 8007770 <_svfiprintf_r+0x1b0>
 8007728:	9b03      	ldr	r3, [sp, #12]
 800772a:	3307      	adds	r3, #7
 800772c:	f023 0307 	bic.w	r3, r3, #7
 8007730:	3308      	adds	r3, #8
 8007732:	9303      	str	r3, [sp, #12]
 8007734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007736:	4433      	add	r3, r6
 8007738:	9309      	str	r3, [sp, #36]	; 0x24
 800773a:	e768      	b.n	800760e <_svfiprintf_r+0x4e>
 800773c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007740:	460c      	mov	r4, r1
 8007742:	2001      	movs	r0, #1
 8007744:	e7a6      	b.n	8007694 <_svfiprintf_r+0xd4>
 8007746:	2300      	movs	r3, #0
 8007748:	3401      	adds	r4, #1
 800774a:	9305      	str	r3, [sp, #20]
 800774c:	4619      	mov	r1, r3
 800774e:	f04f 0c0a 	mov.w	ip, #10
 8007752:	4620      	mov	r0, r4
 8007754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007758:	3a30      	subs	r2, #48	; 0x30
 800775a:	2a09      	cmp	r2, #9
 800775c:	d903      	bls.n	8007766 <_svfiprintf_r+0x1a6>
 800775e:	2b00      	cmp	r3, #0
 8007760:	d0c6      	beq.n	80076f0 <_svfiprintf_r+0x130>
 8007762:	9105      	str	r1, [sp, #20]
 8007764:	e7c4      	b.n	80076f0 <_svfiprintf_r+0x130>
 8007766:	fb0c 2101 	mla	r1, ip, r1, r2
 800776a:	4604      	mov	r4, r0
 800776c:	2301      	movs	r3, #1
 800776e:	e7f0      	b.n	8007752 <_svfiprintf_r+0x192>
 8007770:	ab03      	add	r3, sp, #12
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	462a      	mov	r2, r5
 8007776:	4b0f      	ldr	r3, [pc, #60]	; (80077b4 <_svfiprintf_r+0x1f4>)
 8007778:	a904      	add	r1, sp, #16
 800777a:	4638      	mov	r0, r7
 800777c:	f7fc fc4e 	bl	800401c <_printf_float>
 8007780:	1c42      	adds	r2, r0, #1
 8007782:	4606      	mov	r6, r0
 8007784:	d1d6      	bne.n	8007734 <_svfiprintf_r+0x174>
 8007786:	89ab      	ldrh	r3, [r5, #12]
 8007788:	065b      	lsls	r3, r3, #25
 800778a:	f53f af2d 	bmi.w	80075e8 <_svfiprintf_r+0x28>
 800778e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007790:	b01d      	add	sp, #116	; 0x74
 8007792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007796:	ab03      	add	r3, sp, #12
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	462a      	mov	r2, r5
 800779c:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <_svfiprintf_r+0x1f4>)
 800779e:	a904      	add	r1, sp, #16
 80077a0:	4638      	mov	r0, r7
 80077a2:	f7fc fedf 	bl	8004564 <_printf_i>
 80077a6:	e7eb      	b.n	8007780 <_svfiprintf_r+0x1c0>
 80077a8:	08008d21 	.word	0x08008d21
 80077ac:	08008d2b 	.word	0x08008d2b
 80077b0:	0800401d 	.word	0x0800401d
 80077b4:	0800750d 	.word	0x0800750d
 80077b8:	08008d27 	.word	0x08008d27

080077bc <__sflush_r>:
 80077bc:	898a      	ldrh	r2, [r1, #12]
 80077be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077c2:	4605      	mov	r5, r0
 80077c4:	0710      	lsls	r0, r2, #28
 80077c6:	460c      	mov	r4, r1
 80077c8:	d458      	bmi.n	800787c <__sflush_r+0xc0>
 80077ca:	684b      	ldr	r3, [r1, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	dc05      	bgt.n	80077dc <__sflush_r+0x20>
 80077d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	dc02      	bgt.n	80077dc <__sflush_r+0x20>
 80077d6:	2000      	movs	r0, #0
 80077d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077de:	2e00      	cmp	r6, #0
 80077e0:	d0f9      	beq.n	80077d6 <__sflush_r+0x1a>
 80077e2:	2300      	movs	r3, #0
 80077e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80077e8:	682f      	ldr	r7, [r5, #0]
 80077ea:	6a21      	ldr	r1, [r4, #32]
 80077ec:	602b      	str	r3, [r5, #0]
 80077ee:	d032      	beq.n	8007856 <__sflush_r+0x9a>
 80077f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	075a      	lsls	r2, r3, #29
 80077f6:	d505      	bpl.n	8007804 <__sflush_r+0x48>
 80077f8:	6863      	ldr	r3, [r4, #4]
 80077fa:	1ac0      	subs	r0, r0, r3
 80077fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80077fe:	b10b      	cbz	r3, 8007804 <__sflush_r+0x48>
 8007800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007802:	1ac0      	subs	r0, r0, r3
 8007804:	2300      	movs	r3, #0
 8007806:	4602      	mov	r2, r0
 8007808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800780a:	6a21      	ldr	r1, [r4, #32]
 800780c:	4628      	mov	r0, r5
 800780e:	47b0      	blx	r6
 8007810:	1c43      	adds	r3, r0, #1
 8007812:	89a3      	ldrh	r3, [r4, #12]
 8007814:	d106      	bne.n	8007824 <__sflush_r+0x68>
 8007816:	6829      	ldr	r1, [r5, #0]
 8007818:	291d      	cmp	r1, #29
 800781a:	d82b      	bhi.n	8007874 <__sflush_r+0xb8>
 800781c:	4a29      	ldr	r2, [pc, #164]	; (80078c4 <__sflush_r+0x108>)
 800781e:	410a      	asrs	r2, r1
 8007820:	07d6      	lsls	r6, r2, #31
 8007822:	d427      	bmi.n	8007874 <__sflush_r+0xb8>
 8007824:	2200      	movs	r2, #0
 8007826:	6062      	str	r2, [r4, #4]
 8007828:	04d9      	lsls	r1, r3, #19
 800782a:	6922      	ldr	r2, [r4, #16]
 800782c:	6022      	str	r2, [r4, #0]
 800782e:	d504      	bpl.n	800783a <__sflush_r+0x7e>
 8007830:	1c42      	adds	r2, r0, #1
 8007832:	d101      	bne.n	8007838 <__sflush_r+0x7c>
 8007834:	682b      	ldr	r3, [r5, #0]
 8007836:	b903      	cbnz	r3, 800783a <__sflush_r+0x7e>
 8007838:	6560      	str	r0, [r4, #84]	; 0x54
 800783a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800783c:	602f      	str	r7, [r5, #0]
 800783e:	2900      	cmp	r1, #0
 8007840:	d0c9      	beq.n	80077d6 <__sflush_r+0x1a>
 8007842:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007846:	4299      	cmp	r1, r3
 8007848:	d002      	beq.n	8007850 <__sflush_r+0x94>
 800784a:	4628      	mov	r0, r5
 800784c:	f7fe fa1a 	bl	8005c84 <_free_r>
 8007850:	2000      	movs	r0, #0
 8007852:	6360      	str	r0, [r4, #52]	; 0x34
 8007854:	e7c0      	b.n	80077d8 <__sflush_r+0x1c>
 8007856:	2301      	movs	r3, #1
 8007858:	4628      	mov	r0, r5
 800785a:	47b0      	blx	r6
 800785c:	1c41      	adds	r1, r0, #1
 800785e:	d1c8      	bne.n	80077f2 <__sflush_r+0x36>
 8007860:	682b      	ldr	r3, [r5, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d0c5      	beq.n	80077f2 <__sflush_r+0x36>
 8007866:	2b1d      	cmp	r3, #29
 8007868:	d001      	beq.n	800786e <__sflush_r+0xb2>
 800786a:	2b16      	cmp	r3, #22
 800786c:	d101      	bne.n	8007872 <__sflush_r+0xb6>
 800786e:	602f      	str	r7, [r5, #0]
 8007870:	e7b1      	b.n	80077d6 <__sflush_r+0x1a>
 8007872:	89a3      	ldrh	r3, [r4, #12]
 8007874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007878:	81a3      	strh	r3, [r4, #12]
 800787a:	e7ad      	b.n	80077d8 <__sflush_r+0x1c>
 800787c:	690f      	ldr	r7, [r1, #16]
 800787e:	2f00      	cmp	r7, #0
 8007880:	d0a9      	beq.n	80077d6 <__sflush_r+0x1a>
 8007882:	0793      	lsls	r3, r2, #30
 8007884:	680e      	ldr	r6, [r1, #0]
 8007886:	bf08      	it	eq
 8007888:	694b      	ldreq	r3, [r1, #20]
 800788a:	600f      	str	r7, [r1, #0]
 800788c:	bf18      	it	ne
 800788e:	2300      	movne	r3, #0
 8007890:	eba6 0807 	sub.w	r8, r6, r7
 8007894:	608b      	str	r3, [r1, #8]
 8007896:	f1b8 0f00 	cmp.w	r8, #0
 800789a:	dd9c      	ble.n	80077d6 <__sflush_r+0x1a>
 800789c:	6a21      	ldr	r1, [r4, #32]
 800789e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80078a0:	4643      	mov	r3, r8
 80078a2:	463a      	mov	r2, r7
 80078a4:	4628      	mov	r0, r5
 80078a6:	47b0      	blx	r6
 80078a8:	2800      	cmp	r0, #0
 80078aa:	dc06      	bgt.n	80078ba <__sflush_r+0xfe>
 80078ac:	89a3      	ldrh	r3, [r4, #12]
 80078ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078b2:	81a3      	strh	r3, [r4, #12]
 80078b4:	f04f 30ff 	mov.w	r0, #4294967295
 80078b8:	e78e      	b.n	80077d8 <__sflush_r+0x1c>
 80078ba:	4407      	add	r7, r0
 80078bc:	eba8 0800 	sub.w	r8, r8, r0
 80078c0:	e7e9      	b.n	8007896 <__sflush_r+0xda>
 80078c2:	bf00      	nop
 80078c4:	dfbffffe 	.word	0xdfbffffe

080078c8 <_fflush_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	690b      	ldr	r3, [r1, #16]
 80078cc:	4605      	mov	r5, r0
 80078ce:	460c      	mov	r4, r1
 80078d0:	b913      	cbnz	r3, 80078d8 <_fflush_r+0x10>
 80078d2:	2500      	movs	r5, #0
 80078d4:	4628      	mov	r0, r5
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	b118      	cbz	r0, 80078e2 <_fflush_r+0x1a>
 80078da:	6a03      	ldr	r3, [r0, #32]
 80078dc:	b90b      	cbnz	r3, 80078e2 <_fflush_r+0x1a>
 80078de:	f7fd f9ff 	bl	8004ce0 <__sinit>
 80078e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0f3      	beq.n	80078d2 <_fflush_r+0xa>
 80078ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80078ec:	07d0      	lsls	r0, r2, #31
 80078ee:	d404      	bmi.n	80078fa <_fflush_r+0x32>
 80078f0:	0599      	lsls	r1, r3, #22
 80078f2:	d402      	bmi.n	80078fa <_fflush_r+0x32>
 80078f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078f6:	f7fd fb42 	bl	8004f7e <__retarget_lock_acquire_recursive>
 80078fa:	4628      	mov	r0, r5
 80078fc:	4621      	mov	r1, r4
 80078fe:	f7ff ff5d 	bl	80077bc <__sflush_r>
 8007902:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007904:	07da      	lsls	r2, r3, #31
 8007906:	4605      	mov	r5, r0
 8007908:	d4e4      	bmi.n	80078d4 <_fflush_r+0xc>
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	059b      	lsls	r3, r3, #22
 800790e:	d4e1      	bmi.n	80078d4 <_fflush_r+0xc>
 8007910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007912:	f7fd fb35 	bl	8004f80 <__retarget_lock_release_recursive>
 8007916:	e7dd      	b.n	80078d4 <_fflush_r+0xc>

08007918 <memmove>:
 8007918:	4288      	cmp	r0, r1
 800791a:	b510      	push	{r4, lr}
 800791c:	eb01 0402 	add.w	r4, r1, r2
 8007920:	d902      	bls.n	8007928 <memmove+0x10>
 8007922:	4284      	cmp	r4, r0
 8007924:	4623      	mov	r3, r4
 8007926:	d807      	bhi.n	8007938 <memmove+0x20>
 8007928:	1e43      	subs	r3, r0, #1
 800792a:	42a1      	cmp	r1, r4
 800792c:	d008      	beq.n	8007940 <memmove+0x28>
 800792e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007932:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007936:	e7f8      	b.n	800792a <memmove+0x12>
 8007938:	4402      	add	r2, r0
 800793a:	4601      	mov	r1, r0
 800793c:	428a      	cmp	r2, r1
 800793e:	d100      	bne.n	8007942 <memmove+0x2a>
 8007940:	bd10      	pop	{r4, pc}
 8007942:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007946:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800794a:	e7f7      	b.n	800793c <memmove+0x24>

0800794c <strncmp>:
 800794c:	b510      	push	{r4, lr}
 800794e:	b16a      	cbz	r2, 800796c <strncmp+0x20>
 8007950:	3901      	subs	r1, #1
 8007952:	1884      	adds	r4, r0, r2
 8007954:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007958:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800795c:	429a      	cmp	r2, r3
 800795e:	d103      	bne.n	8007968 <strncmp+0x1c>
 8007960:	42a0      	cmp	r0, r4
 8007962:	d001      	beq.n	8007968 <strncmp+0x1c>
 8007964:	2a00      	cmp	r2, #0
 8007966:	d1f5      	bne.n	8007954 <strncmp+0x8>
 8007968:	1ad0      	subs	r0, r2, r3
 800796a:	bd10      	pop	{r4, pc}
 800796c:	4610      	mov	r0, r2
 800796e:	e7fc      	b.n	800796a <strncmp+0x1e>

08007970 <_sbrk_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	4d06      	ldr	r5, [pc, #24]	; (800798c <_sbrk_r+0x1c>)
 8007974:	2300      	movs	r3, #0
 8007976:	4604      	mov	r4, r0
 8007978:	4608      	mov	r0, r1
 800797a:	602b      	str	r3, [r5, #0]
 800797c:	f7f9 fe62 	bl	8001644 <_sbrk>
 8007980:	1c43      	adds	r3, r0, #1
 8007982:	d102      	bne.n	800798a <_sbrk_r+0x1a>
 8007984:	682b      	ldr	r3, [r5, #0]
 8007986:	b103      	cbz	r3, 800798a <_sbrk_r+0x1a>
 8007988:	6023      	str	r3, [r4, #0]
 800798a:	bd38      	pop	{r3, r4, r5, pc}
 800798c:	200006c4 	.word	0x200006c4

08007990 <memcpy>:
 8007990:	440a      	add	r2, r1
 8007992:	4291      	cmp	r1, r2
 8007994:	f100 33ff 	add.w	r3, r0, #4294967295
 8007998:	d100      	bne.n	800799c <memcpy+0xc>
 800799a:	4770      	bx	lr
 800799c:	b510      	push	{r4, lr}
 800799e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079a6:	4291      	cmp	r1, r2
 80079a8:	d1f9      	bne.n	800799e <memcpy+0xe>
 80079aa:	bd10      	pop	{r4, pc}
 80079ac:	0000      	movs	r0, r0
	...

080079b0 <nan>:
 80079b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80079b8 <nan+0x8>
 80079b4:	4770      	bx	lr
 80079b6:	bf00      	nop
 80079b8:	00000000 	.word	0x00000000
 80079bc:	7ff80000 	.word	0x7ff80000

080079c0 <__assert_func>:
 80079c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079c2:	4614      	mov	r4, r2
 80079c4:	461a      	mov	r2, r3
 80079c6:	4b09      	ldr	r3, [pc, #36]	; (80079ec <__assert_func+0x2c>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4605      	mov	r5, r0
 80079cc:	68d8      	ldr	r0, [r3, #12]
 80079ce:	b14c      	cbz	r4, 80079e4 <__assert_func+0x24>
 80079d0:	4b07      	ldr	r3, [pc, #28]	; (80079f0 <__assert_func+0x30>)
 80079d2:	9100      	str	r1, [sp, #0]
 80079d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079d8:	4906      	ldr	r1, [pc, #24]	; (80079f4 <__assert_func+0x34>)
 80079da:	462b      	mov	r3, r5
 80079dc:	f000 fbca 	bl	8008174 <fiprintf>
 80079e0:	f000 fbda 	bl	8008198 <abort>
 80079e4:	4b04      	ldr	r3, [pc, #16]	; (80079f8 <__assert_func+0x38>)
 80079e6:	461c      	mov	r4, r3
 80079e8:	e7f3      	b.n	80079d2 <__assert_func+0x12>
 80079ea:	bf00      	nop
 80079ec:	20000068 	.word	0x20000068
 80079f0:	08008d3a 	.word	0x08008d3a
 80079f4:	08008d47 	.word	0x08008d47
 80079f8:	08008720 	.word	0x08008720

080079fc <_calloc_r>:
 80079fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079fe:	fba1 2402 	umull	r2, r4, r1, r2
 8007a02:	b94c      	cbnz	r4, 8007a18 <_calloc_r+0x1c>
 8007a04:	4611      	mov	r1, r2
 8007a06:	9201      	str	r2, [sp, #4]
 8007a08:	f7fe f9b0 	bl	8005d6c <_malloc_r>
 8007a0c:	9a01      	ldr	r2, [sp, #4]
 8007a0e:	4605      	mov	r5, r0
 8007a10:	b930      	cbnz	r0, 8007a20 <_calloc_r+0x24>
 8007a12:	4628      	mov	r0, r5
 8007a14:	b003      	add	sp, #12
 8007a16:	bd30      	pop	{r4, r5, pc}
 8007a18:	220c      	movs	r2, #12
 8007a1a:	6002      	str	r2, [r0, #0]
 8007a1c:	2500      	movs	r5, #0
 8007a1e:	e7f8      	b.n	8007a12 <_calloc_r+0x16>
 8007a20:	4621      	mov	r1, r4
 8007a22:	f7fd fa2f 	bl	8004e84 <memset>
 8007a26:	e7f4      	b.n	8007a12 <_calloc_r+0x16>

08007a28 <rshift>:
 8007a28:	6903      	ldr	r3, [r0, #16]
 8007a2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a32:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a36:	f100 0414 	add.w	r4, r0, #20
 8007a3a:	dd45      	ble.n	8007ac8 <rshift+0xa0>
 8007a3c:	f011 011f 	ands.w	r1, r1, #31
 8007a40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a48:	d10c      	bne.n	8007a64 <rshift+0x3c>
 8007a4a:	f100 0710 	add.w	r7, r0, #16
 8007a4e:	4629      	mov	r1, r5
 8007a50:	42b1      	cmp	r1, r6
 8007a52:	d334      	bcc.n	8007abe <rshift+0x96>
 8007a54:	1a9b      	subs	r3, r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	1eea      	subs	r2, r5, #3
 8007a5a:	4296      	cmp	r6, r2
 8007a5c:	bf38      	it	cc
 8007a5e:	2300      	movcc	r3, #0
 8007a60:	4423      	add	r3, r4
 8007a62:	e015      	b.n	8007a90 <rshift+0x68>
 8007a64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007a68:	f1c1 0820 	rsb	r8, r1, #32
 8007a6c:	40cf      	lsrs	r7, r1
 8007a6e:	f105 0e04 	add.w	lr, r5, #4
 8007a72:	46a1      	mov	r9, r4
 8007a74:	4576      	cmp	r6, lr
 8007a76:	46f4      	mov	ip, lr
 8007a78:	d815      	bhi.n	8007aa6 <rshift+0x7e>
 8007a7a:	1a9a      	subs	r2, r3, r2
 8007a7c:	0092      	lsls	r2, r2, #2
 8007a7e:	3a04      	subs	r2, #4
 8007a80:	3501      	adds	r5, #1
 8007a82:	42ae      	cmp	r6, r5
 8007a84:	bf38      	it	cc
 8007a86:	2200      	movcc	r2, #0
 8007a88:	18a3      	adds	r3, r4, r2
 8007a8a:	50a7      	str	r7, [r4, r2]
 8007a8c:	b107      	cbz	r7, 8007a90 <rshift+0x68>
 8007a8e:	3304      	adds	r3, #4
 8007a90:	1b1a      	subs	r2, r3, r4
 8007a92:	42a3      	cmp	r3, r4
 8007a94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007a98:	bf08      	it	eq
 8007a9a:	2300      	moveq	r3, #0
 8007a9c:	6102      	str	r2, [r0, #16]
 8007a9e:	bf08      	it	eq
 8007aa0:	6143      	streq	r3, [r0, #20]
 8007aa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aa6:	f8dc c000 	ldr.w	ip, [ip]
 8007aaa:	fa0c fc08 	lsl.w	ip, ip, r8
 8007aae:	ea4c 0707 	orr.w	r7, ip, r7
 8007ab2:	f849 7b04 	str.w	r7, [r9], #4
 8007ab6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007aba:	40cf      	lsrs	r7, r1
 8007abc:	e7da      	b.n	8007a74 <rshift+0x4c>
 8007abe:	f851 cb04 	ldr.w	ip, [r1], #4
 8007ac2:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ac6:	e7c3      	b.n	8007a50 <rshift+0x28>
 8007ac8:	4623      	mov	r3, r4
 8007aca:	e7e1      	b.n	8007a90 <rshift+0x68>

08007acc <__hexdig_fun>:
 8007acc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007ad0:	2b09      	cmp	r3, #9
 8007ad2:	d802      	bhi.n	8007ada <__hexdig_fun+0xe>
 8007ad4:	3820      	subs	r0, #32
 8007ad6:	b2c0      	uxtb	r0, r0
 8007ad8:	4770      	bx	lr
 8007ada:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007ade:	2b05      	cmp	r3, #5
 8007ae0:	d801      	bhi.n	8007ae6 <__hexdig_fun+0x1a>
 8007ae2:	3847      	subs	r0, #71	; 0x47
 8007ae4:	e7f7      	b.n	8007ad6 <__hexdig_fun+0xa>
 8007ae6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007aea:	2b05      	cmp	r3, #5
 8007aec:	d801      	bhi.n	8007af2 <__hexdig_fun+0x26>
 8007aee:	3827      	subs	r0, #39	; 0x27
 8007af0:	e7f1      	b.n	8007ad6 <__hexdig_fun+0xa>
 8007af2:	2000      	movs	r0, #0
 8007af4:	4770      	bx	lr
	...

08007af8 <__gethex>:
 8007af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afc:	4617      	mov	r7, r2
 8007afe:	680a      	ldr	r2, [r1, #0]
 8007b00:	b085      	sub	sp, #20
 8007b02:	f102 0b02 	add.w	fp, r2, #2
 8007b06:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007b0a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007b0e:	4681      	mov	r9, r0
 8007b10:	468a      	mov	sl, r1
 8007b12:	9302      	str	r3, [sp, #8]
 8007b14:	32fe      	adds	r2, #254	; 0xfe
 8007b16:	eb02 030b 	add.w	r3, r2, fp
 8007b1a:	46d8      	mov	r8, fp
 8007b1c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007b20:	9301      	str	r3, [sp, #4]
 8007b22:	2830      	cmp	r0, #48	; 0x30
 8007b24:	d0f7      	beq.n	8007b16 <__gethex+0x1e>
 8007b26:	f7ff ffd1 	bl	8007acc <__hexdig_fun>
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	d138      	bne.n	8007ba2 <__gethex+0xaa>
 8007b30:	49a7      	ldr	r1, [pc, #668]	; (8007dd0 <__gethex+0x2d8>)
 8007b32:	2201      	movs	r2, #1
 8007b34:	4640      	mov	r0, r8
 8007b36:	f7ff ff09 	bl	800794c <strncmp>
 8007b3a:	4606      	mov	r6, r0
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d169      	bne.n	8007c14 <__gethex+0x11c>
 8007b40:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007b44:	465d      	mov	r5, fp
 8007b46:	f7ff ffc1 	bl	8007acc <__hexdig_fun>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d064      	beq.n	8007c18 <__gethex+0x120>
 8007b4e:	465a      	mov	r2, fp
 8007b50:	7810      	ldrb	r0, [r2, #0]
 8007b52:	2830      	cmp	r0, #48	; 0x30
 8007b54:	4690      	mov	r8, r2
 8007b56:	f102 0201 	add.w	r2, r2, #1
 8007b5a:	d0f9      	beq.n	8007b50 <__gethex+0x58>
 8007b5c:	f7ff ffb6 	bl	8007acc <__hexdig_fun>
 8007b60:	2301      	movs	r3, #1
 8007b62:	fab0 f480 	clz	r4, r0
 8007b66:	0964      	lsrs	r4, r4, #5
 8007b68:	465e      	mov	r6, fp
 8007b6a:	9301      	str	r3, [sp, #4]
 8007b6c:	4642      	mov	r2, r8
 8007b6e:	4615      	mov	r5, r2
 8007b70:	3201      	adds	r2, #1
 8007b72:	7828      	ldrb	r0, [r5, #0]
 8007b74:	f7ff ffaa 	bl	8007acc <__hexdig_fun>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	d1f8      	bne.n	8007b6e <__gethex+0x76>
 8007b7c:	4994      	ldr	r1, [pc, #592]	; (8007dd0 <__gethex+0x2d8>)
 8007b7e:	2201      	movs	r2, #1
 8007b80:	4628      	mov	r0, r5
 8007b82:	f7ff fee3 	bl	800794c <strncmp>
 8007b86:	b978      	cbnz	r0, 8007ba8 <__gethex+0xb0>
 8007b88:	b946      	cbnz	r6, 8007b9c <__gethex+0xa4>
 8007b8a:	1c6e      	adds	r6, r5, #1
 8007b8c:	4632      	mov	r2, r6
 8007b8e:	4615      	mov	r5, r2
 8007b90:	3201      	adds	r2, #1
 8007b92:	7828      	ldrb	r0, [r5, #0]
 8007b94:	f7ff ff9a 	bl	8007acc <__hexdig_fun>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	d1f8      	bne.n	8007b8e <__gethex+0x96>
 8007b9c:	1b73      	subs	r3, r6, r5
 8007b9e:	009e      	lsls	r6, r3, #2
 8007ba0:	e004      	b.n	8007bac <__gethex+0xb4>
 8007ba2:	2400      	movs	r4, #0
 8007ba4:	4626      	mov	r6, r4
 8007ba6:	e7e1      	b.n	8007b6c <__gethex+0x74>
 8007ba8:	2e00      	cmp	r6, #0
 8007baa:	d1f7      	bne.n	8007b9c <__gethex+0xa4>
 8007bac:	782b      	ldrb	r3, [r5, #0]
 8007bae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007bb2:	2b50      	cmp	r3, #80	; 0x50
 8007bb4:	d13d      	bne.n	8007c32 <__gethex+0x13a>
 8007bb6:	786b      	ldrb	r3, [r5, #1]
 8007bb8:	2b2b      	cmp	r3, #43	; 0x2b
 8007bba:	d02f      	beq.n	8007c1c <__gethex+0x124>
 8007bbc:	2b2d      	cmp	r3, #45	; 0x2d
 8007bbe:	d031      	beq.n	8007c24 <__gethex+0x12c>
 8007bc0:	1c69      	adds	r1, r5, #1
 8007bc2:	f04f 0b00 	mov.w	fp, #0
 8007bc6:	7808      	ldrb	r0, [r1, #0]
 8007bc8:	f7ff ff80 	bl	8007acc <__hexdig_fun>
 8007bcc:	1e42      	subs	r2, r0, #1
 8007bce:	b2d2      	uxtb	r2, r2
 8007bd0:	2a18      	cmp	r2, #24
 8007bd2:	d82e      	bhi.n	8007c32 <__gethex+0x13a>
 8007bd4:	f1a0 0210 	sub.w	r2, r0, #16
 8007bd8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007bdc:	f7ff ff76 	bl	8007acc <__hexdig_fun>
 8007be0:	f100 3cff 	add.w	ip, r0, #4294967295
 8007be4:	fa5f fc8c 	uxtb.w	ip, ip
 8007be8:	f1bc 0f18 	cmp.w	ip, #24
 8007bec:	d91d      	bls.n	8007c2a <__gethex+0x132>
 8007bee:	f1bb 0f00 	cmp.w	fp, #0
 8007bf2:	d000      	beq.n	8007bf6 <__gethex+0xfe>
 8007bf4:	4252      	negs	r2, r2
 8007bf6:	4416      	add	r6, r2
 8007bf8:	f8ca 1000 	str.w	r1, [sl]
 8007bfc:	b1dc      	cbz	r4, 8007c36 <__gethex+0x13e>
 8007bfe:	9b01      	ldr	r3, [sp, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	bf14      	ite	ne
 8007c04:	f04f 0800 	movne.w	r8, #0
 8007c08:	f04f 0806 	moveq.w	r8, #6
 8007c0c:	4640      	mov	r0, r8
 8007c0e:	b005      	add	sp, #20
 8007c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c14:	4645      	mov	r5, r8
 8007c16:	4626      	mov	r6, r4
 8007c18:	2401      	movs	r4, #1
 8007c1a:	e7c7      	b.n	8007bac <__gethex+0xb4>
 8007c1c:	f04f 0b00 	mov.w	fp, #0
 8007c20:	1ca9      	adds	r1, r5, #2
 8007c22:	e7d0      	b.n	8007bc6 <__gethex+0xce>
 8007c24:	f04f 0b01 	mov.w	fp, #1
 8007c28:	e7fa      	b.n	8007c20 <__gethex+0x128>
 8007c2a:	230a      	movs	r3, #10
 8007c2c:	fb03 0002 	mla	r0, r3, r2, r0
 8007c30:	e7d0      	b.n	8007bd4 <__gethex+0xdc>
 8007c32:	4629      	mov	r1, r5
 8007c34:	e7e0      	b.n	8007bf8 <__gethex+0x100>
 8007c36:	eba5 0308 	sub.w	r3, r5, r8
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	2b07      	cmp	r3, #7
 8007c40:	dc0a      	bgt.n	8007c58 <__gethex+0x160>
 8007c42:	4648      	mov	r0, r9
 8007c44:	f7fe f91e 	bl	8005e84 <_Balloc>
 8007c48:	4604      	mov	r4, r0
 8007c4a:	b940      	cbnz	r0, 8007c5e <__gethex+0x166>
 8007c4c:	4b61      	ldr	r3, [pc, #388]	; (8007dd4 <__gethex+0x2dc>)
 8007c4e:	4602      	mov	r2, r0
 8007c50:	21e4      	movs	r1, #228	; 0xe4
 8007c52:	4861      	ldr	r0, [pc, #388]	; (8007dd8 <__gethex+0x2e0>)
 8007c54:	f7ff feb4 	bl	80079c0 <__assert_func>
 8007c58:	3101      	adds	r1, #1
 8007c5a:	105b      	asrs	r3, r3, #1
 8007c5c:	e7ef      	b.n	8007c3e <__gethex+0x146>
 8007c5e:	f100 0a14 	add.w	sl, r0, #20
 8007c62:	2300      	movs	r3, #0
 8007c64:	495a      	ldr	r1, [pc, #360]	; (8007dd0 <__gethex+0x2d8>)
 8007c66:	f8cd a004 	str.w	sl, [sp, #4]
 8007c6a:	469b      	mov	fp, r3
 8007c6c:	45a8      	cmp	r8, r5
 8007c6e:	d342      	bcc.n	8007cf6 <__gethex+0x1fe>
 8007c70:	9801      	ldr	r0, [sp, #4]
 8007c72:	f840 bb04 	str.w	fp, [r0], #4
 8007c76:	eba0 000a 	sub.w	r0, r0, sl
 8007c7a:	1080      	asrs	r0, r0, #2
 8007c7c:	6120      	str	r0, [r4, #16]
 8007c7e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007c82:	4658      	mov	r0, fp
 8007c84:	f7fe f9f0 	bl	8006068 <__hi0bits>
 8007c88:	683d      	ldr	r5, [r7, #0]
 8007c8a:	eba8 0000 	sub.w	r0, r8, r0
 8007c8e:	42a8      	cmp	r0, r5
 8007c90:	dd59      	ble.n	8007d46 <__gethex+0x24e>
 8007c92:	eba0 0805 	sub.w	r8, r0, r5
 8007c96:	4641      	mov	r1, r8
 8007c98:	4620      	mov	r0, r4
 8007c9a:	f7fe fd7f 	bl	800679c <__any_on>
 8007c9e:	4683      	mov	fp, r0
 8007ca0:	b1b8      	cbz	r0, 8007cd2 <__gethex+0x1da>
 8007ca2:	f108 33ff 	add.w	r3, r8, #4294967295
 8007ca6:	1159      	asrs	r1, r3, #5
 8007ca8:	f003 021f 	and.w	r2, r3, #31
 8007cac:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007cb0:	f04f 0b01 	mov.w	fp, #1
 8007cb4:	fa0b f202 	lsl.w	r2, fp, r2
 8007cb8:	420a      	tst	r2, r1
 8007cba:	d00a      	beq.n	8007cd2 <__gethex+0x1da>
 8007cbc:	455b      	cmp	r3, fp
 8007cbe:	dd06      	ble.n	8007cce <__gethex+0x1d6>
 8007cc0:	f1a8 0102 	sub.w	r1, r8, #2
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f7fe fd69 	bl	800679c <__any_on>
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	d138      	bne.n	8007d40 <__gethex+0x248>
 8007cce:	f04f 0b02 	mov.w	fp, #2
 8007cd2:	4641      	mov	r1, r8
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	f7ff fea7 	bl	8007a28 <rshift>
 8007cda:	4446      	add	r6, r8
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	42b3      	cmp	r3, r6
 8007ce0:	da41      	bge.n	8007d66 <__gethex+0x26e>
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	4648      	mov	r0, r9
 8007ce6:	f7fe f90d 	bl	8005f04 <_Bfree>
 8007cea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cec:	2300      	movs	r3, #0
 8007cee:	6013      	str	r3, [r2, #0]
 8007cf0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007cf4:	e78a      	b.n	8007c0c <__gethex+0x114>
 8007cf6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8007cfa:	2a2e      	cmp	r2, #46	; 0x2e
 8007cfc:	d014      	beq.n	8007d28 <__gethex+0x230>
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	d106      	bne.n	8007d10 <__gethex+0x218>
 8007d02:	9b01      	ldr	r3, [sp, #4]
 8007d04:	f843 bb04 	str.w	fp, [r3], #4
 8007d08:	f04f 0b00 	mov.w	fp, #0
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	465b      	mov	r3, fp
 8007d10:	7828      	ldrb	r0, [r5, #0]
 8007d12:	9303      	str	r3, [sp, #12]
 8007d14:	f7ff feda 	bl	8007acc <__hexdig_fun>
 8007d18:	9b03      	ldr	r3, [sp, #12]
 8007d1a:	f000 000f 	and.w	r0, r0, #15
 8007d1e:	4098      	lsls	r0, r3
 8007d20:	ea4b 0b00 	orr.w	fp, fp, r0
 8007d24:	3304      	adds	r3, #4
 8007d26:	e7a1      	b.n	8007c6c <__gethex+0x174>
 8007d28:	45a8      	cmp	r8, r5
 8007d2a:	d8e8      	bhi.n	8007cfe <__gethex+0x206>
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	4628      	mov	r0, r5
 8007d30:	9303      	str	r3, [sp, #12]
 8007d32:	f7ff fe0b 	bl	800794c <strncmp>
 8007d36:	4926      	ldr	r1, [pc, #152]	; (8007dd0 <__gethex+0x2d8>)
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	d1df      	bne.n	8007cfe <__gethex+0x206>
 8007d3e:	e795      	b.n	8007c6c <__gethex+0x174>
 8007d40:	f04f 0b03 	mov.w	fp, #3
 8007d44:	e7c5      	b.n	8007cd2 <__gethex+0x1da>
 8007d46:	da0b      	bge.n	8007d60 <__gethex+0x268>
 8007d48:	eba5 0800 	sub.w	r8, r5, r0
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	4642      	mov	r2, r8
 8007d50:	4648      	mov	r0, r9
 8007d52:	f7fe faf1 	bl	8006338 <__lshift>
 8007d56:	eba6 0608 	sub.w	r6, r6, r8
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	f100 0a14 	add.w	sl, r0, #20
 8007d60:	f04f 0b00 	mov.w	fp, #0
 8007d64:	e7ba      	b.n	8007cdc <__gethex+0x1e4>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	42b3      	cmp	r3, r6
 8007d6a:	dd73      	ble.n	8007e54 <__gethex+0x35c>
 8007d6c:	1b9e      	subs	r6, r3, r6
 8007d6e:	42b5      	cmp	r5, r6
 8007d70:	dc34      	bgt.n	8007ddc <__gethex+0x2e4>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d023      	beq.n	8007dc0 <__gethex+0x2c8>
 8007d78:	2b03      	cmp	r3, #3
 8007d7a:	d025      	beq.n	8007dc8 <__gethex+0x2d0>
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d115      	bne.n	8007dac <__gethex+0x2b4>
 8007d80:	42b5      	cmp	r5, r6
 8007d82:	d113      	bne.n	8007dac <__gethex+0x2b4>
 8007d84:	2d01      	cmp	r5, #1
 8007d86:	d10b      	bne.n	8007da0 <__gethex+0x2a8>
 8007d88:	9a02      	ldr	r2, [sp, #8]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6013      	str	r3, [r2, #0]
 8007d8e:	2301      	movs	r3, #1
 8007d90:	6123      	str	r3, [r4, #16]
 8007d92:	f8ca 3000 	str.w	r3, [sl]
 8007d96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d98:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007d9c:	601c      	str	r4, [r3, #0]
 8007d9e:	e735      	b.n	8007c0c <__gethex+0x114>
 8007da0:	1e69      	subs	r1, r5, #1
 8007da2:	4620      	mov	r0, r4
 8007da4:	f7fe fcfa 	bl	800679c <__any_on>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d1ed      	bne.n	8007d88 <__gethex+0x290>
 8007dac:	4621      	mov	r1, r4
 8007dae:	4648      	mov	r0, r9
 8007db0:	f7fe f8a8 	bl	8005f04 <_Bfree>
 8007db4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007db6:	2300      	movs	r3, #0
 8007db8:	6013      	str	r3, [r2, #0]
 8007dba:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007dbe:	e725      	b.n	8007c0c <__gethex+0x114>
 8007dc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1f2      	bne.n	8007dac <__gethex+0x2b4>
 8007dc6:	e7df      	b.n	8007d88 <__gethex+0x290>
 8007dc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1dc      	bne.n	8007d88 <__gethex+0x290>
 8007dce:	e7ed      	b.n	8007dac <__gethex+0x2b4>
 8007dd0:	08008bcc 	.word	0x08008bcc
 8007dd4:	08008a66 	.word	0x08008a66
 8007dd8:	08008d76 	.word	0x08008d76
 8007ddc:	f106 38ff 	add.w	r8, r6, #4294967295
 8007de0:	f1bb 0f00 	cmp.w	fp, #0
 8007de4:	d133      	bne.n	8007e4e <__gethex+0x356>
 8007de6:	f1b8 0f00 	cmp.w	r8, #0
 8007dea:	d004      	beq.n	8007df6 <__gethex+0x2fe>
 8007dec:	4641      	mov	r1, r8
 8007dee:	4620      	mov	r0, r4
 8007df0:	f7fe fcd4 	bl	800679c <__any_on>
 8007df4:	4683      	mov	fp, r0
 8007df6:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007e00:	f008 081f 	and.w	r8, r8, #31
 8007e04:	fa03 f308 	lsl.w	r3, r3, r8
 8007e08:	4213      	tst	r3, r2
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	bf18      	it	ne
 8007e10:	f04b 0b02 	orrne.w	fp, fp, #2
 8007e14:	1bad      	subs	r5, r5, r6
 8007e16:	f7ff fe07 	bl	8007a28 <rshift>
 8007e1a:	687e      	ldr	r6, [r7, #4]
 8007e1c:	f04f 0802 	mov.w	r8, #2
 8007e20:	f1bb 0f00 	cmp.w	fp, #0
 8007e24:	d04a      	beq.n	8007ebc <__gethex+0x3c4>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d016      	beq.n	8007e5a <__gethex+0x362>
 8007e2c:	2b03      	cmp	r3, #3
 8007e2e:	d018      	beq.n	8007e62 <__gethex+0x36a>
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d109      	bne.n	8007e48 <__gethex+0x350>
 8007e34:	f01b 0f02 	tst.w	fp, #2
 8007e38:	d006      	beq.n	8007e48 <__gethex+0x350>
 8007e3a:	f8da 3000 	ldr.w	r3, [sl]
 8007e3e:	ea4b 0b03 	orr.w	fp, fp, r3
 8007e42:	f01b 0f01 	tst.w	fp, #1
 8007e46:	d10f      	bne.n	8007e68 <__gethex+0x370>
 8007e48:	f048 0810 	orr.w	r8, r8, #16
 8007e4c:	e036      	b.n	8007ebc <__gethex+0x3c4>
 8007e4e:	f04f 0b01 	mov.w	fp, #1
 8007e52:	e7d0      	b.n	8007df6 <__gethex+0x2fe>
 8007e54:	f04f 0801 	mov.w	r8, #1
 8007e58:	e7e2      	b.n	8007e20 <__gethex+0x328>
 8007e5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e5c:	f1c3 0301 	rsb	r3, r3, #1
 8007e60:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d0ef      	beq.n	8007e48 <__gethex+0x350>
 8007e68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007e6c:	f104 0214 	add.w	r2, r4, #20
 8007e70:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007e74:	9301      	str	r3, [sp, #4]
 8007e76:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	4694      	mov	ip, r2
 8007e7e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007e82:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007e86:	d01e      	beq.n	8007ec6 <__gethex+0x3ce>
 8007e88:	3101      	adds	r1, #1
 8007e8a:	f8cc 1000 	str.w	r1, [ip]
 8007e8e:	f1b8 0f02 	cmp.w	r8, #2
 8007e92:	f104 0214 	add.w	r2, r4, #20
 8007e96:	d13d      	bne.n	8007f14 <__gethex+0x41c>
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	3b01      	subs	r3, #1
 8007e9c:	42ab      	cmp	r3, r5
 8007e9e:	d10b      	bne.n	8007eb8 <__gethex+0x3c0>
 8007ea0:	1169      	asrs	r1, r5, #5
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	f005 051f 	and.w	r5, r5, #31
 8007ea8:	fa03 f505 	lsl.w	r5, r3, r5
 8007eac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007eb0:	421d      	tst	r5, r3
 8007eb2:	bf18      	it	ne
 8007eb4:	f04f 0801 	movne.w	r8, #1
 8007eb8:	f048 0820 	orr.w	r8, r8, #32
 8007ebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ebe:	601c      	str	r4, [r3, #0]
 8007ec0:	9b02      	ldr	r3, [sp, #8]
 8007ec2:	601e      	str	r6, [r3, #0]
 8007ec4:	e6a2      	b.n	8007c0c <__gethex+0x114>
 8007ec6:	4290      	cmp	r0, r2
 8007ec8:	f842 3c04 	str.w	r3, [r2, #-4]
 8007ecc:	d8d6      	bhi.n	8007e7c <__gethex+0x384>
 8007ece:	68a2      	ldr	r2, [r4, #8]
 8007ed0:	4593      	cmp	fp, r2
 8007ed2:	db17      	blt.n	8007f04 <__gethex+0x40c>
 8007ed4:	6861      	ldr	r1, [r4, #4]
 8007ed6:	4648      	mov	r0, r9
 8007ed8:	3101      	adds	r1, #1
 8007eda:	f7fd ffd3 	bl	8005e84 <_Balloc>
 8007ede:	4682      	mov	sl, r0
 8007ee0:	b918      	cbnz	r0, 8007eea <__gethex+0x3f2>
 8007ee2:	4b1b      	ldr	r3, [pc, #108]	; (8007f50 <__gethex+0x458>)
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	2184      	movs	r1, #132	; 0x84
 8007ee8:	e6b3      	b.n	8007c52 <__gethex+0x15a>
 8007eea:	6922      	ldr	r2, [r4, #16]
 8007eec:	3202      	adds	r2, #2
 8007eee:	f104 010c 	add.w	r1, r4, #12
 8007ef2:	0092      	lsls	r2, r2, #2
 8007ef4:	300c      	adds	r0, #12
 8007ef6:	f7ff fd4b 	bl	8007990 <memcpy>
 8007efa:	4621      	mov	r1, r4
 8007efc:	4648      	mov	r0, r9
 8007efe:	f7fe f801 	bl	8005f04 <_Bfree>
 8007f02:	4654      	mov	r4, sl
 8007f04:	6922      	ldr	r2, [r4, #16]
 8007f06:	1c51      	adds	r1, r2, #1
 8007f08:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007f0c:	6121      	str	r1, [r4, #16]
 8007f0e:	2101      	movs	r1, #1
 8007f10:	6151      	str	r1, [r2, #20]
 8007f12:	e7bc      	b.n	8007e8e <__gethex+0x396>
 8007f14:	6921      	ldr	r1, [r4, #16]
 8007f16:	4559      	cmp	r1, fp
 8007f18:	dd0b      	ble.n	8007f32 <__gethex+0x43a>
 8007f1a:	2101      	movs	r1, #1
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	f7ff fd83 	bl	8007a28 <rshift>
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	3601      	adds	r6, #1
 8007f26:	42b3      	cmp	r3, r6
 8007f28:	f6ff aedb 	blt.w	8007ce2 <__gethex+0x1ea>
 8007f2c:	f04f 0801 	mov.w	r8, #1
 8007f30:	e7c2      	b.n	8007eb8 <__gethex+0x3c0>
 8007f32:	f015 051f 	ands.w	r5, r5, #31
 8007f36:	d0f9      	beq.n	8007f2c <__gethex+0x434>
 8007f38:	9b01      	ldr	r3, [sp, #4]
 8007f3a:	441a      	add	r2, r3
 8007f3c:	f1c5 0520 	rsb	r5, r5, #32
 8007f40:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007f44:	f7fe f890 	bl	8006068 <__hi0bits>
 8007f48:	42a8      	cmp	r0, r5
 8007f4a:	dbe6      	blt.n	8007f1a <__gethex+0x422>
 8007f4c:	e7ee      	b.n	8007f2c <__gethex+0x434>
 8007f4e:	bf00      	nop
 8007f50:	08008a66 	.word	0x08008a66

08007f54 <L_shift>:
 8007f54:	f1c2 0208 	rsb	r2, r2, #8
 8007f58:	0092      	lsls	r2, r2, #2
 8007f5a:	b570      	push	{r4, r5, r6, lr}
 8007f5c:	f1c2 0620 	rsb	r6, r2, #32
 8007f60:	6843      	ldr	r3, [r0, #4]
 8007f62:	6804      	ldr	r4, [r0, #0]
 8007f64:	fa03 f506 	lsl.w	r5, r3, r6
 8007f68:	432c      	orrs	r4, r5
 8007f6a:	40d3      	lsrs	r3, r2
 8007f6c:	6004      	str	r4, [r0, #0]
 8007f6e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f72:	4288      	cmp	r0, r1
 8007f74:	d3f4      	bcc.n	8007f60 <L_shift+0xc>
 8007f76:	bd70      	pop	{r4, r5, r6, pc}

08007f78 <__match>:
 8007f78:	b530      	push	{r4, r5, lr}
 8007f7a:	6803      	ldr	r3, [r0, #0]
 8007f7c:	3301      	adds	r3, #1
 8007f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f82:	b914      	cbnz	r4, 8007f8a <__match+0x12>
 8007f84:	6003      	str	r3, [r0, #0]
 8007f86:	2001      	movs	r0, #1
 8007f88:	bd30      	pop	{r4, r5, pc}
 8007f8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f8e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007f92:	2d19      	cmp	r5, #25
 8007f94:	bf98      	it	ls
 8007f96:	3220      	addls	r2, #32
 8007f98:	42a2      	cmp	r2, r4
 8007f9a:	d0f0      	beq.n	8007f7e <__match+0x6>
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	e7f3      	b.n	8007f88 <__match+0x10>

08007fa0 <__hexnan>:
 8007fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa4:	680b      	ldr	r3, [r1, #0]
 8007fa6:	6801      	ldr	r1, [r0, #0]
 8007fa8:	115e      	asrs	r6, r3, #5
 8007faa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007fae:	f013 031f 	ands.w	r3, r3, #31
 8007fb2:	b087      	sub	sp, #28
 8007fb4:	bf18      	it	ne
 8007fb6:	3604      	addne	r6, #4
 8007fb8:	2500      	movs	r5, #0
 8007fba:	1f37      	subs	r7, r6, #4
 8007fbc:	4682      	mov	sl, r0
 8007fbe:	4690      	mov	r8, r2
 8007fc0:	9301      	str	r3, [sp, #4]
 8007fc2:	f846 5c04 	str.w	r5, [r6, #-4]
 8007fc6:	46b9      	mov	r9, r7
 8007fc8:	463c      	mov	r4, r7
 8007fca:	9502      	str	r5, [sp, #8]
 8007fcc:	46ab      	mov	fp, r5
 8007fce:	784a      	ldrb	r2, [r1, #1]
 8007fd0:	1c4b      	adds	r3, r1, #1
 8007fd2:	9303      	str	r3, [sp, #12]
 8007fd4:	b342      	cbz	r2, 8008028 <__hexnan+0x88>
 8007fd6:	4610      	mov	r0, r2
 8007fd8:	9105      	str	r1, [sp, #20]
 8007fda:	9204      	str	r2, [sp, #16]
 8007fdc:	f7ff fd76 	bl	8007acc <__hexdig_fun>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d14f      	bne.n	8008084 <__hexnan+0xe4>
 8007fe4:	9a04      	ldr	r2, [sp, #16]
 8007fe6:	9905      	ldr	r1, [sp, #20]
 8007fe8:	2a20      	cmp	r2, #32
 8007fea:	d818      	bhi.n	800801e <__hexnan+0x7e>
 8007fec:	9b02      	ldr	r3, [sp, #8]
 8007fee:	459b      	cmp	fp, r3
 8007ff0:	dd13      	ble.n	800801a <__hexnan+0x7a>
 8007ff2:	454c      	cmp	r4, r9
 8007ff4:	d206      	bcs.n	8008004 <__hexnan+0x64>
 8007ff6:	2d07      	cmp	r5, #7
 8007ff8:	dc04      	bgt.n	8008004 <__hexnan+0x64>
 8007ffa:	462a      	mov	r2, r5
 8007ffc:	4649      	mov	r1, r9
 8007ffe:	4620      	mov	r0, r4
 8008000:	f7ff ffa8 	bl	8007f54 <L_shift>
 8008004:	4544      	cmp	r4, r8
 8008006:	d950      	bls.n	80080aa <__hexnan+0x10a>
 8008008:	2300      	movs	r3, #0
 800800a:	f1a4 0904 	sub.w	r9, r4, #4
 800800e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008012:	f8cd b008 	str.w	fp, [sp, #8]
 8008016:	464c      	mov	r4, r9
 8008018:	461d      	mov	r5, r3
 800801a:	9903      	ldr	r1, [sp, #12]
 800801c:	e7d7      	b.n	8007fce <__hexnan+0x2e>
 800801e:	2a29      	cmp	r2, #41	; 0x29
 8008020:	d155      	bne.n	80080ce <__hexnan+0x12e>
 8008022:	3102      	adds	r1, #2
 8008024:	f8ca 1000 	str.w	r1, [sl]
 8008028:	f1bb 0f00 	cmp.w	fp, #0
 800802c:	d04f      	beq.n	80080ce <__hexnan+0x12e>
 800802e:	454c      	cmp	r4, r9
 8008030:	d206      	bcs.n	8008040 <__hexnan+0xa0>
 8008032:	2d07      	cmp	r5, #7
 8008034:	dc04      	bgt.n	8008040 <__hexnan+0xa0>
 8008036:	462a      	mov	r2, r5
 8008038:	4649      	mov	r1, r9
 800803a:	4620      	mov	r0, r4
 800803c:	f7ff ff8a 	bl	8007f54 <L_shift>
 8008040:	4544      	cmp	r4, r8
 8008042:	d934      	bls.n	80080ae <__hexnan+0x10e>
 8008044:	f1a8 0204 	sub.w	r2, r8, #4
 8008048:	4623      	mov	r3, r4
 800804a:	f853 1b04 	ldr.w	r1, [r3], #4
 800804e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008052:	429f      	cmp	r7, r3
 8008054:	d2f9      	bcs.n	800804a <__hexnan+0xaa>
 8008056:	1b3b      	subs	r3, r7, r4
 8008058:	f023 0303 	bic.w	r3, r3, #3
 800805c:	3304      	adds	r3, #4
 800805e:	3e03      	subs	r6, #3
 8008060:	3401      	adds	r4, #1
 8008062:	42a6      	cmp	r6, r4
 8008064:	bf38      	it	cc
 8008066:	2304      	movcc	r3, #4
 8008068:	4443      	add	r3, r8
 800806a:	2200      	movs	r2, #0
 800806c:	f843 2b04 	str.w	r2, [r3], #4
 8008070:	429f      	cmp	r7, r3
 8008072:	d2fb      	bcs.n	800806c <__hexnan+0xcc>
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	b91b      	cbnz	r3, 8008080 <__hexnan+0xe0>
 8008078:	4547      	cmp	r7, r8
 800807a:	d126      	bne.n	80080ca <__hexnan+0x12a>
 800807c:	2301      	movs	r3, #1
 800807e:	603b      	str	r3, [r7, #0]
 8008080:	2005      	movs	r0, #5
 8008082:	e025      	b.n	80080d0 <__hexnan+0x130>
 8008084:	3501      	adds	r5, #1
 8008086:	2d08      	cmp	r5, #8
 8008088:	f10b 0b01 	add.w	fp, fp, #1
 800808c:	dd06      	ble.n	800809c <__hexnan+0xfc>
 800808e:	4544      	cmp	r4, r8
 8008090:	d9c3      	bls.n	800801a <__hexnan+0x7a>
 8008092:	2300      	movs	r3, #0
 8008094:	f844 3c04 	str.w	r3, [r4, #-4]
 8008098:	2501      	movs	r5, #1
 800809a:	3c04      	subs	r4, #4
 800809c:	6822      	ldr	r2, [r4, #0]
 800809e:	f000 000f 	and.w	r0, r0, #15
 80080a2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80080a6:	6020      	str	r0, [r4, #0]
 80080a8:	e7b7      	b.n	800801a <__hexnan+0x7a>
 80080aa:	2508      	movs	r5, #8
 80080ac:	e7b5      	b.n	800801a <__hexnan+0x7a>
 80080ae:	9b01      	ldr	r3, [sp, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d0df      	beq.n	8008074 <__hexnan+0xd4>
 80080b4:	f1c3 0320 	rsb	r3, r3, #32
 80080b8:	f04f 32ff 	mov.w	r2, #4294967295
 80080bc:	40da      	lsrs	r2, r3
 80080be:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80080c2:	4013      	ands	r3, r2
 80080c4:	f846 3c04 	str.w	r3, [r6, #-4]
 80080c8:	e7d4      	b.n	8008074 <__hexnan+0xd4>
 80080ca:	3f04      	subs	r7, #4
 80080cc:	e7d2      	b.n	8008074 <__hexnan+0xd4>
 80080ce:	2004      	movs	r0, #4
 80080d0:	b007      	add	sp, #28
 80080d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080d6 <__ascii_mbtowc>:
 80080d6:	b082      	sub	sp, #8
 80080d8:	b901      	cbnz	r1, 80080dc <__ascii_mbtowc+0x6>
 80080da:	a901      	add	r1, sp, #4
 80080dc:	b142      	cbz	r2, 80080f0 <__ascii_mbtowc+0x1a>
 80080de:	b14b      	cbz	r3, 80080f4 <__ascii_mbtowc+0x1e>
 80080e0:	7813      	ldrb	r3, [r2, #0]
 80080e2:	600b      	str	r3, [r1, #0]
 80080e4:	7812      	ldrb	r2, [r2, #0]
 80080e6:	1e10      	subs	r0, r2, #0
 80080e8:	bf18      	it	ne
 80080ea:	2001      	movne	r0, #1
 80080ec:	b002      	add	sp, #8
 80080ee:	4770      	bx	lr
 80080f0:	4610      	mov	r0, r2
 80080f2:	e7fb      	b.n	80080ec <__ascii_mbtowc+0x16>
 80080f4:	f06f 0001 	mvn.w	r0, #1
 80080f8:	e7f8      	b.n	80080ec <__ascii_mbtowc+0x16>

080080fa <_realloc_r>:
 80080fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080fe:	4680      	mov	r8, r0
 8008100:	4614      	mov	r4, r2
 8008102:	460e      	mov	r6, r1
 8008104:	b921      	cbnz	r1, 8008110 <_realloc_r+0x16>
 8008106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800810a:	4611      	mov	r1, r2
 800810c:	f7fd be2e 	b.w	8005d6c <_malloc_r>
 8008110:	b92a      	cbnz	r2, 800811e <_realloc_r+0x24>
 8008112:	f7fd fdb7 	bl	8005c84 <_free_r>
 8008116:	4625      	mov	r5, r4
 8008118:	4628      	mov	r0, r5
 800811a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800811e:	f000 f842 	bl	80081a6 <_malloc_usable_size_r>
 8008122:	4284      	cmp	r4, r0
 8008124:	4607      	mov	r7, r0
 8008126:	d802      	bhi.n	800812e <_realloc_r+0x34>
 8008128:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800812c:	d812      	bhi.n	8008154 <_realloc_r+0x5a>
 800812e:	4621      	mov	r1, r4
 8008130:	4640      	mov	r0, r8
 8008132:	f7fd fe1b 	bl	8005d6c <_malloc_r>
 8008136:	4605      	mov	r5, r0
 8008138:	2800      	cmp	r0, #0
 800813a:	d0ed      	beq.n	8008118 <_realloc_r+0x1e>
 800813c:	42bc      	cmp	r4, r7
 800813e:	4622      	mov	r2, r4
 8008140:	4631      	mov	r1, r6
 8008142:	bf28      	it	cs
 8008144:	463a      	movcs	r2, r7
 8008146:	f7ff fc23 	bl	8007990 <memcpy>
 800814a:	4631      	mov	r1, r6
 800814c:	4640      	mov	r0, r8
 800814e:	f7fd fd99 	bl	8005c84 <_free_r>
 8008152:	e7e1      	b.n	8008118 <_realloc_r+0x1e>
 8008154:	4635      	mov	r5, r6
 8008156:	e7df      	b.n	8008118 <_realloc_r+0x1e>

08008158 <__ascii_wctomb>:
 8008158:	b149      	cbz	r1, 800816e <__ascii_wctomb+0x16>
 800815a:	2aff      	cmp	r2, #255	; 0xff
 800815c:	bf85      	ittet	hi
 800815e:	238a      	movhi	r3, #138	; 0x8a
 8008160:	6003      	strhi	r3, [r0, #0]
 8008162:	700a      	strbls	r2, [r1, #0]
 8008164:	f04f 30ff 	movhi.w	r0, #4294967295
 8008168:	bf98      	it	ls
 800816a:	2001      	movls	r0, #1
 800816c:	4770      	bx	lr
 800816e:	4608      	mov	r0, r1
 8008170:	4770      	bx	lr
	...

08008174 <fiprintf>:
 8008174:	b40e      	push	{r1, r2, r3}
 8008176:	b503      	push	{r0, r1, lr}
 8008178:	4601      	mov	r1, r0
 800817a:	ab03      	add	r3, sp, #12
 800817c:	4805      	ldr	r0, [pc, #20]	; (8008194 <fiprintf+0x20>)
 800817e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008182:	6800      	ldr	r0, [r0, #0]
 8008184:	9301      	str	r3, [sp, #4]
 8008186:	f000 f83f 	bl	8008208 <_vfiprintf_r>
 800818a:	b002      	add	sp, #8
 800818c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008190:	b003      	add	sp, #12
 8008192:	4770      	bx	lr
 8008194:	20000068 	.word	0x20000068

08008198 <abort>:
 8008198:	b508      	push	{r3, lr}
 800819a:	2006      	movs	r0, #6
 800819c:	f000 fa0c 	bl	80085b8 <raise>
 80081a0:	2001      	movs	r0, #1
 80081a2:	f7f9 fa21 	bl	80015e8 <_exit>

080081a6 <_malloc_usable_size_r>:
 80081a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081aa:	1f18      	subs	r0, r3, #4
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	bfbc      	itt	lt
 80081b0:	580b      	ldrlt	r3, [r1, r0]
 80081b2:	18c0      	addlt	r0, r0, r3
 80081b4:	4770      	bx	lr

080081b6 <__sfputc_r>:
 80081b6:	6893      	ldr	r3, [r2, #8]
 80081b8:	3b01      	subs	r3, #1
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	b410      	push	{r4}
 80081be:	6093      	str	r3, [r2, #8]
 80081c0:	da08      	bge.n	80081d4 <__sfputc_r+0x1e>
 80081c2:	6994      	ldr	r4, [r2, #24]
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	db01      	blt.n	80081cc <__sfputc_r+0x16>
 80081c8:	290a      	cmp	r1, #10
 80081ca:	d103      	bne.n	80081d4 <__sfputc_r+0x1e>
 80081cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081d0:	f000 b934 	b.w	800843c <__swbuf_r>
 80081d4:	6813      	ldr	r3, [r2, #0]
 80081d6:	1c58      	adds	r0, r3, #1
 80081d8:	6010      	str	r0, [r2, #0]
 80081da:	7019      	strb	r1, [r3, #0]
 80081dc:	4608      	mov	r0, r1
 80081de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <__sfputs_r>:
 80081e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e6:	4606      	mov	r6, r0
 80081e8:	460f      	mov	r7, r1
 80081ea:	4614      	mov	r4, r2
 80081ec:	18d5      	adds	r5, r2, r3
 80081ee:	42ac      	cmp	r4, r5
 80081f0:	d101      	bne.n	80081f6 <__sfputs_r+0x12>
 80081f2:	2000      	movs	r0, #0
 80081f4:	e007      	b.n	8008206 <__sfputs_r+0x22>
 80081f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081fa:	463a      	mov	r2, r7
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7ff ffda 	bl	80081b6 <__sfputc_r>
 8008202:	1c43      	adds	r3, r0, #1
 8008204:	d1f3      	bne.n	80081ee <__sfputs_r+0xa>
 8008206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008208 <_vfiprintf_r>:
 8008208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820c:	460d      	mov	r5, r1
 800820e:	b09d      	sub	sp, #116	; 0x74
 8008210:	4614      	mov	r4, r2
 8008212:	4698      	mov	r8, r3
 8008214:	4606      	mov	r6, r0
 8008216:	b118      	cbz	r0, 8008220 <_vfiprintf_r+0x18>
 8008218:	6a03      	ldr	r3, [r0, #32]
 800821a:	b90b      	cbnz	r3, 8008220 <_vfiprintf_r+0x18>
 800821c:	f7fc fd60 	bl	8004ce0 <__sinit>
 8008220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008222:	07d9      	lsls	r1, r3, #31
 8008224:	d405      	bmi.n	8008232 <_vfiprintf_r+0x2a>
 8008226:	89ab      	ldrh	r3, [r5, #12]
 8008228:	059a      	lsls	r2, r3, #22
 800822a:	d402      	bmi.n	8008232 <_vfiprintf_r+0x2a>
 800822c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800822e:	f7fc fea6 	bl	8004f7e <__retarget_lock_acquire_recursive>
 8008232:	89ab      	ldrh	r3, [r5, #12]
 8008234:	071b      	lsls	r3, r3, #28
 8008236:	d501      	bpl.n	800823c <_vfiprintf_r+0x34>
 8008238:	692b      	ldr	r3, [r5, #16]
 800823a:	b99b      	cbnz	r3, 8008264 <_vfiprintf_r+0x5c>
 800823c:	4629      	mov	r1, r5
 800823e:	4630      	mov	r0, r6
 8008240:	f000 f93a 	bl	80084b8 <__swsetup_r>
 8008244:	b170      	cbz	r0, 8008264 <_vfiprintf_r+0x5c>
 8008246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008248:	07dc      	lsls	r4, r3, #31
 800824a:	d504      	bpl.n	8008256 <_vfiprintf_r+0x4e>
 800824c:	f04f 30ff 	mov.w	r0, #4294967295
 8008250:	b01d      	add	sp, #116	; 0x74
 8008252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008256:	89ab      	ldrh	r3, [r5, #12]
 8008258:	0598      	lsls	r0, r3, #22
 800825a:	d4f7      	bmi.n	800824c <_vfiprintf_r+0x44>
 800825c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800825e:	f7fc fe8f 	bl	8004f80 <__retarget_lock_release_recursive>
 8008262:	e7f3      	b.n	800824c <_vfiprintf_r+0x44>
 8008264:	2300      	movs	r3, #0
 8008266:	9309      	str	r3, [sp, #36]	; 0x24
 8008268:	2320      	movs	r3, #32
 800826a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800826e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008272:	2330      	movs	r3, #48	; 0x30
 8008274:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008428 <_vfiprintf_r+0x220>
 8008278:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800827c:	f04f 0901 	mov.w	r9, #1
 8008280:	4623      	mov	r3, r4
 8008282:	469a      	mov	sl, r3
 8008284:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008288:	b10a      	cbz	r2, 800828e <_vfiprintf_r+0x86>
 800828a:	2a25      	cmp	r2, #37	; 0x25
 800828c:	d1f9      	bne.n	8008282 <_vfiprintf_r+0x7a>
 800828e:	ebba 0b04 	subs.w	fp, sl, r4
 8008292:	d00b      	beq.n	80082ac <_vfiprintf_r+0xa4>
 8008294:	465b      	mov	r3, fp
 8008296:	4622      	mov	r2, r4
 8008298:	4629      	mov	r1, r5
 800829a:	4630      	mov	r0, r6
 800829c:	f7ff ffa2 	bl	80081e4 <__sfputs_r>
 80082a0:	3001      	adds	r0, #1
 80082a2:	f000 80a9 	beq.w	80083f8 <_vfiprintf_r+0x1f0>
 80082a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082a8:	445a      	add	r2, fp
 80082aa:	9209      	str	r2, [sp, #36]	; 0x24
 80082ac:	f89a 3000 	ldrb.w	r3, [sl]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 80a1 	beq.w	80083f8 <_vfiprintf_r+0x1f0>
 80082b6:	2300      	movs	r3, #0
 80082b8:	f04f 32ff 	mov.w	r2, #4294967295
 80082bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082c0:	f10a 0a01 	add.w	sl, sl, #1
 80082c4:	9304      	str	r3, [sp, #16]
 80082c6:	9307      	str	r3, [sp, #28]
 80082c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082cc:	931a      	str	r3, [sp, #104]	; 0x68
 80082ce:	4654      	mov	r4, sl
 80082d0:	2205      	movs	r2, #5
 80082d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d6:	4854      	ldr	r0, [pc, #336]	; (8008428 <_vfiprintf_r+0x220>)
 80082d8:	f7f7 ff82 	bl	80001e0 <memchr>
 80082dc:	9a04      	ldr	r2, [sp, #16]
 80082de:	b9d8      	cbnz	r0, 8008318 <_vfiprintf_r+0x110>
 80082e0:	06d1      	lsls	r1, r2, #27
 80082e2:	bf44      	itt	mi
 80082e4:	2320      	movmi	r3, #32
 80082e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082ea:	0713      	lsls	r3, r2, #28
 80082ec:	bf44      	itt	mi
 80082ee:	232b      	movmi	r3, #43	; 0x2b
 80082f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082f4:	f89a 3000 	ldrb.w	r3, [sl]
 80082f8:	2b2a      	cmp	r3, #42	; 0x2a
 80082fa:	d015      	beq.n	8008328 <_vfiprintf_r+0x120>
 80082fc:	9a07      	ldr	r2, [sp, #28]
 80082fe:	4654      	mov	r4, sl
 8008300:	2000      	movs	r0, #0
 8008302:	f04f 0c0a 	mov.w	ip, #10
 8008306:	4621      	mov	r1, r4
 8008308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800830c:	3b30      	subs	r3, #48	; 0x30
 800830e:	2b09      	cmp	r3, #9
 8008310:	d94d      	bls.n	80083ae <_vfiprintf_r+0x1a6>
 8008312:	b1b0      	cbz	r0, 8008342 <_vfiprintf_r+0x13a>
 8008314:	9207      	str	r2, [sp, #28]
 8008316:	e014      	b.n	8008342 <_vfiprintf_r+0x13a>
 8008318:	eba0 0308 	sub.w	r3, r0, r8
 800831c:	fa09 f303 	lsl.w	r3, r9, r3
 8008320:	4313      	orrs	r3, r2
 8008322:	9304      	str	r3, [sp, #16]
 8008324:	46a2      	mov	sl, r4
 8008326:	e7d2      	b.n	80082ce <_vfiprintf_r+0xc6>
 8008328:	9b03      	ldr	r3, [sp, #12]
 800832a:	1d19      	adds	r1, r3, #4
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	9103      	str	r1, [sp, #12]
 8008330:	2b00      	cmp	r3, #0
 8008332:	bfbb      	ittet	lt
 8008334:	425b      	neglt	r3, r3
 8008336:	f042 0202 	orrlt.w	r2, r2, #2
 800833a:	9307      	strge	r3, [sp, #28]
 800833c:	9307      	strlt	r3, [sp, #28]
 800833e:	bfb8      	it	lt
 8008340:	9204      	strlt	r2, [sp, #16]
 8008342:	7823      	ldrb	r3, [r4, #0]
 8008344:	2b2e      	cmp	r3, #46	; 0x2e
 8008346:	d10c      	bne.n	8008362 <_vfiprintf_r+0x15a>
 8008348:	7863      	ldrb	r3, [r4, #1]
 800834a:	2b2a      	cmp	r3, #42	; 0x2a
 800834c:	d134      	bne.n	80083b8 <_vfiprintf_r+0x1b0>
 800834e:	9b03      	ldr	r3, [sp, #12]
 8008350:	1d1a      	adds	r2, r3, #4
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	9203      	str	r2, [sp, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	bfb8      	it	lt
 800835a:	f04f 33ff 	movlt.w	r3, #4294967295
 800835e:	3402      	adds	r4, #2
 8008360:	9305      	str	r3, [sp, #20]
 8008362:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008438 <_vfiprintf_r+0x230>
 8008366:	7821      	ldrb	r1, [r4, #0]
 8008368:	2203      	movs	r2, #3
 800836a:	4650      	mov	r0, sl
 800836c:	f7f7 ff38 	bl	80001e0 <memchr>
 8008370:	b138      	cbz	r0, 8008382 <_vfiprintf_r+0x17a>
 8008372:	9b04      	ldr	r3, [sp, #16]
 8008374:	eba0 000a 	sub.w	r0, r0, sl
 8008378:	2240      	movs	r2, #64	; 0x40
 800837a:	4082      	lsls	r2, r0
 800837c:	4313      	orrs	r3, r2
 800837e:	3401      	adds	r4, #1
 8008380:	9304      	str	r3, [sp, #16]
 8008382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008386:	4829      	ldr	r0, [pc, #164]	; (800842c <_vfiprintf_r+0x224>)
 8008388:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800838c:	2206      	movs	r2, #6
 800838e:	f7f7 ff27 	bl	80001e0 <memchr>
 8008392:	2800      	cmp	r0, #0
 8008394:	d03f      	beq.n	8008416 <_vfiprintf_r+0x20e>
 8008396:	4b26      	ldr	r3, [pc, #152]	; (8008430 <_vfiprintf_r+0x228>)
 8008398:	bb1b      	cbnz	r3, 80083e2 <_vfiprintf_r+0x1da>
 800839a:	9b03      	ldr	r3, [sp, #12]
 800839c:	3307      	adds	r3, #7
 800839e:	f023 0307 	bic.w	r3, r3, #7
 80083a2:	3308      	adds	r3, #8
 80083a4:	9303      	str	r3, [sp, #12]
 80083a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a8:	443b      	add	r3, r7
 80083aa:	9309      	str	r3, [sp, #36]	; 0x24
 80083ac:	e768      	b.n	8008280 <_vfiprintf_r+0x78>
 80083ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80083b2:	460c      	mov	r4, r1
 80083b4:	2001      	movs	r0, #1
 80083b6:	e7a6      	b.n	8008306 <_vfiprintf_r+0xfe>
 80083b8:	2300      	movs	r3, #0
 80083ba:	3401      	adds	r4, #1
 80083bc:	9305      	str	r3, [sp, #20]
 80083be:	4619      	mov	r1, r3
 80083c0:	f04f 0c0a 	mov.w	ip, #10
 80083c4:	4620      	mov	r0, r4
 80083c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083ca:	3a30      	subs	r2, #48	; 0x30
 80083cc:	2a09      	cmp	r2, #9
 80083ce:	d903      	bls.n	80083d8 <_vfiprintf_r+0x1d0>
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0c6      	beq.n	8008362 <_vfiprintf_r+0x15a>
 80083d4:	9105      	str	r1, [sp, #20]
 80083d6:	e7c4      	b.n	8008362 <_vfiprintf_r+0x15a>
 80083d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80083dc:	4604      	mov	r4, r0
 80083de:	2301      	movs	r3, #1
 80083e0:	e7f0      	b.n	80083c4 <_vfiprintf_r+0x1bc>
 80083e2:	ab03      	add	r3, sp, #12
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	462a      	mov	r2, r5
 80083e8:	4b12      	ldr	r3, [pc, #72]	; (8008434 <_vfiprintf_r+0x22c>)
 80083ea:	a904      	add	r1, sp, #16
 80083ec:	4630      	mov	r0, r6
 80083ee:	f7fb fe15 	bl	800401c <_printf_float>
 80083f2:	4607      	mov	r7, r0
 80083f4:	1c78      	adds	r0, r7, #1
 80083f6:	d1d6      	bne.n	80083a6 <_vfiprintf_r+0x19e>
 80083f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083fa:	07d9      	lsls	r1, r3, #31
 80083fc:	d405      	bmi.n	800840a <_vfiprintf_r+0x202>
 80083fe:	89ab      	ldrh	r3, [r5, #12]
 8008400:	059a      	lsls	r2, r3, #22
 8008402:	d402      	bmi.n	800840a <_vfiprintf_r+0x202>
 8008404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008406:	f7fc fdbb 	bl	8004f80 <__retarget_lock_release_recursive>
 800840a:	89ab      	ldrh	r3, [r5, #12]
 800840c:	065b      	lsls	r3, r3, #25
 800840e:	f53f af1d 	bmi.w	800824c <_vfiprintf_r+0x44>
 8008412:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008414:	e71c      	b.n	8008250 <_vfiprintf_r+0x48>
 8008416:	ab03      	add	r3, sp, #12
 8008418:	9300      	str	r3, [sp, #0]
 800841a:	462a      	mov	r2, r5
 800841c:	4b05      	ldr	r3, [pc, #20]	; (8008434 <_vfiprintf_r+0x22c>)
 800841e:	a904      	add	r1, sp, #16
 8008420:	4630      	mov	r0, r6
 8008422:	f7fc f89f 	bl	8004564 <_printf_i>
 8008426:	e7e4      	b.n	80083f2 <_vfiprintf_r+0x1ea>
 8008428:	08008d21 	.word	0x08008d21
 800842c:	08008d2b 	.word	0x08008d2b
 8008430:	0800401d 	.word	0x0800401d
 8008434:	080081e5 	.word	0x080081e5
 8008438:	08008d27 	.word	0x08008d27

0800843c <__swbuf_r>:
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843e:	460e      	mov	r6, r1
 8008440:	4614      	mov	r4, r2
 8008442:	4605      	mov	r5, r0
 8008444:	b118      	cbz	r0, 800844e <__swbuf_r+0x12>
 8008446:	6a03      	ldr	r3, [r0, #32]
 8008448:	b90b      	cbnz	r3, 800844e <__swbuf_r+0x12>
 800844a:	f7fc fc49 	bl	8004ce0 <__sinit>
 800844e:	69a3      	ldr	r3, [r4, #24]
 8008450:	60a3      	str	r3, [r4, #8]
 8008452:	89a3      	ldrh	r3, [r4, #12]
 8008454:	071a      	lsls	r2, r3, #28
 8008456:	d525      	bpl.n	80084a4 <__swbuf_r+0x68>
 8008458:	6923      	ldr	r3, [r4, #16]
 800845a:	b31b      	cbz	r3, 80084a4 <__swbuf_r+0x68>
 800845c:	6823      	ldr	r3, [r4, #0]
 800845e:	6922      	ldr	r2, [r4, #16]
 8008460:	1a98      	subs	r0, r3, r2
 8008462:	6963      	ldr	r3, [r4, #20]
 8008464:	b2f6      	uxtb	r6, r6
 8008466:	4283      	cmp	r3, r0
 8008468:	4637      	mov	r7, r6
 800846a:	dc04      	bgt.n	8008476 <__swbuf_r+0x3a>
 800846c:	4621      	mov	r1, r4
 800846e:	4628      	mov	r0, r5
 8008470:	f7ff fa2a 	bl	80078c8 <_fflush_r>
 8008474:	b9e0      	cbnz	r0, 80084b0 <__swbuf_r+0x74>
 8008476:	68a3      	ldr	r3, [r4, #8]
 8008478:	3b01      	subs	r3, #1
 800847a:	60a3      	str	r3, [r4, #8]
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	1c5a      	adds	r2, r3, #1
 8008480:	6022      	str	r2, [r4, #0]
 8008482:	701e      	strb	r6, [r3, #0]
 8008484:	6962      	ldr	r2, [r4, #20]
 8008486:	1c43      	adds	r3, r0, #1
 8008488:	429a      	cmp	r2, r3
 800848a:	d004      	beq.n	8008496 <__swbuf_r+0x5a>
 800848c:	89a3      	ldrh	r3, [r4, #12]
 800848e:	07db      	lsls	r3, r3, #31
 8008490:	d506      	bpl.n	80084a0 <__swbuf_r+0x64>
 8008492:	2e0a      	cmp	r6, #10
 8008494:	d104      	bne.n	80084a0 <__swbuf_r+0x64>
 8008496:	4621      	mov	r1, r4
 8008498:	4628      	mov	r0, r5
 800849a:	f7ff fa15 	bl	80078c8 <_fflush_r>
 800849e:	b938      	cbnz	r0, 80084b0 <__swbuf_r+0x74>
 80084a0:	4638      	mov	r0, r7
 80084a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084a4:	4621      	mov	r1, r4
 80084a6:	4628      	mov	r0, r5
 80084a8:	f000 f806 	bl	80084b8 <__swsetup_r>
 80084ac:	2800      	cmp	r0, #0
 80084ae:	d0d5      	beq.n	800845c <__swbuf_r+0x20>
 80084b0:	f04f 37ff 	mov.w	r7, #4294967295
 80084b4:	e7f4      	b.n	80084a0 <__swbuf_r+0x64>
	...

080084b8 <__swsetup_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4b2a      	ldr	r3, [pc, #168]	; (8008564 <__swsetup_r+0xac>)
 80084bc:	4605      	mov	r5, r0
 80084be:	6818      	ldr	r0, [r3, #0]
 80084c0:	460c      	mov	r4, r1
 80084c2:	b118      	cbz	r0, 80084cc <__swsetup_r+0x14>
 80084c4:	6a03      	ldr	r3, [r0, #32]
 80084c6:	b90b      	cbnz	r3, 80084cc <__swsetup_r+0x14>
 80084c8:	f7fc fc0a 	bl	8004ce0 <__sinit>
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084d2:	0718      	lsls	r0, r3, #28
 80084d4:	d422      	bmi.n	800851c <__swsetup_r+0x64>
 80084d6:	06d9      	lsls	r1, r3, #27
 80084d8:	d407      	bmi.n	80084ea <__swsetup_r+0x32>
 80084da:	2309      	movs	r3, #9
 80084dc:	602b      	str	r3, [r5, #0]
 80084de:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084e2:	81a3      	strh	r3, [r4, #12]
 80084e4:	f04f 30ff 	mov.w	r0, #4294967295
 80084e8:	e034      	b.n	8008554 <__swsetup_r+0x9c>
 80084ea:	0758      	lsls	r0, r3, #29
 80084ec:	d512      	bpl.n	8008514 <__swsetup_r+0x5c>
 80084ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084f0:	b141      	cbz	r1, 8008504 <__swsetup_r+0x4c>
 80084f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084f6:	4299      	cmp	r1, r3
 80084f8:	d002      	beq.n	8008500 <__swsetup_r+0x48>
 80084fa:	4628      	mov	r0, r5
 80084fc:	f7fd fbc2 	bl	8005c84 <_free_r>
 8008500:	2300      	movs	r3, #0
 8008502:	6363      	str	r3, [r4, #52]	; 0x34
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	2300      	movs	r3, #0
 800850e:	6063      	str	r3, [r4, #4]
 8008510:	6923      	ldr	r3, [r4, #16]
 8008512:	6023      	str	r3, [r4, #0]
 8008514:	89a3      	ldrh	r3, [r4, #12]
 8008516:	f043 0308 	orr.w	r3, r3, #8
 800851a:	81a3      	strh	r3, [r4, #12]
 800851c:	6923      	ldr	r3, [r4, #16]
 800851e:	b94b      	cbnz	r3, 8008534 <__swsetup_r+0x7c>
 8008520:	89a3      	ldrh	r3, [r4, #12]
 8008522:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008526:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800852a:	d003      	beq.n	8008534 <__swsetup_r+0x7c>
 800852c:	4621      	mov	r1, r4
 800852e:	4628      	mov	r0, r5
 8008530:	f000 f884 	bl	800863c <__smakebuf_r>
 8008534:	89a0      	ldrh	r0, [r4, #12]
 8008536:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800853a:	f010 0301 	ands.w	r3, r0, #1
 800853e:	d00a      	beq.n	8008556 <__swsetup_r+0x9e>
 8008540:	2300      	movs	r3, #0
 8008542:	60a3      	str	r3, [r4, #8]
 8008544:	6963      	ldr	r3, [r4, #20]
 8008546:	425b      	negs	r3, r3
 8008548:	61a3      	str	r3, [r4, #24]
 800854a:	6923      	ldr	r3, [r4, #16]
 800854c:	b943      	cbnz	r3, 8008560 <__swsetup_r+0xa8>
 800854e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008552:	d1c4      	bne.n	80084de <__swsetup_r+0x26>
 8008554:	bd38      	pop	{r3, r4, r5, pc}
 8008556:	0781      	lsls	r1, r0, #30
 8008558:	bf58      	it	pl
 800855a:	6963      	ldrpl	r3, [r4, #20]
 800855c:	60a3      	str	r3, [r4, #8]
 800855e:	e7f4      	b.n	800854a <__swsetup_r+0x92>
 8008560:	2000      	movs	r0, #0
 8008562:	e7f7      	b.n	8008554 <__swsetup_r+0x9c>
 8008564:	20000068 	.word	0x20000068

08008568 <_raise_r>:
 8008568:	291f      	cmp	r1, #31
 800856a:	b538      	push	{r3, r4, r5, lr}
 800856c:	4604      	mov	r4, r0
 800856e:	460d      	mov	r5, r1
 8008570:	d904      	bls.n	800857c <_raise_r+0x14>
 8008572:	2316      	movs	r3, #22
 8008574:	6003      	str	r3, [r0, #0]
 8008576:	f04f 30ff 	mov.w	r0, #4294967295
 800857a:	bd38      	pop	{r3, r4, r5, pc}
 800857c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800857e:	b112      	cbz	r2, 8008586 <_raise_r+0x1e>
 8008580:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008584:	b94b      	cbnz	r3, 800859a <_raise_r+0x32>
 8008586:	4620      	mov	r0, r4
 8008588:	f000 f830 	bl	80085ec <_getpid_r>
 800858c:	462a      	mov	r2, r5
 800858e:	4601      	mov	r1, r0
 8008590:	4620      	mov	r0, r4
 8008592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008596:	f000 b817 	b.w	80085c8 <_kill_r>
 800859a:	2b01      	cmp	r3, #1
 800859c:	d00a      	beq.n	80085b4 <_raise_r+0x4c>
 800859e:	1c59      	adds	r1, r3, #1
 80085a0:	d103      	bne.n	80085aa <_raise_r+0x42>
 80085a2:	2316      	movs	r3, #22
 80085a4:	6003      	str	r3, [r0, #0]
 80085a6:	2001      	movs	r0, #1
 80085a8:	e7e7      	b.n	800857a <_raise_r+0x12>
 80085aa:	2400      	movs	r4, #0
 80085ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085b0:	4628      	mov	r0, r5
 80085b2:	4798      	blx	r3
 80085b4:	2000      	movs	r0, #0
 80085b6:	e7e0      	b.n	800857a <_raise_r+0x12>

080085b8 <raise>:
 80085b8:	4b02      	ldr	r3, [pc, #8]	; (80085c4 <raise+0xc>)
 80085ba:	4601      	mov	r1, r0
 80085bc:	6818      	ldr	r0, [r3, #0]
 80085be:	f7ff bfd3 	b.w	8008568 <_raise_r>
 80085c2:	bf00      	nop
 80085c4:	20000068 	.word	0x20000068

080085c8 <_kill_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	4d07      	ldr	r5, [pc, #28]	; (80085e8 <_kill_r+0x20>)
 80085cc:	2300      	movs	r3, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	4608      	mov	r0, r1
 80085d2:	4611      	mov	r1, r2
 80085d4:	602b      	str	r3, [r5, #0]
 80085d6:	f7f8 ffff 	bl	80015d8 <_kill>
 80085da:	1c43      	adds	r3, r0, #1
 80085dc:	d102      	bne.n	80085e4 <_kill_r+0x1c>
 80085de:	682b      	ldr	r3, [r5, #0]
 80085e0:	b103      	cbz	r3, 80085e4 <_kill_r+0x1c>
 80085e2:	6023      	str	r3, [r4, #0]
 80085e4:	bd38      	pop	{r3, r4, r5, pc}
 80085e6:	bf00      	nop
 80085e8:	200006c4 	.word	0x200006c4

080085ec <_getpid_r>:
 80085ec:	f7f8 bff2 	b.w	80015d4 <_getpid>

080085f0 <__swhatbuf_r>:
 80085f0:	b570      	push	{r4, r5, r6, lr}
 80085f2:	460c      	mov	r4, r1
 80085f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f8:	2900      	cmp	r1, #0
 80085fa:	b096      	sub	sp, #88	; 0x58
 80085fc:	4615      	mov	r5, r2
 80085fe:	461e      	mov	r6, r3
 8008600:	da0d      	bge.n	800861e <__swhatbuf_r+0x2e>
 8008602:	89a3      	ldrh	r3, [r4, #12]
 8008604:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008608:	f04f 0100 	mov.w	r1, #0
 800860c:	bf0c      	ite	eq
 800860e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008612:	2340      	movne	r3, #64	; 0x40
 8008614:	2000      	movs	r0, #0
 8008616:	6031      	str	r1, [r6, #0]
 8008618:	602b      	str	r3, [r5, #0]
 800861a:	b016      	add	sp, #88	; 0x58
 800861c:	bd70      	pop	{r4, r5, r6, pc}
 800861e:	466a      	mov	r2, sp
 8008620:	f000 f848 	bl	80086b4 <_fstat_r>
 8008624:	2800      	cmp	r0, #0
 8008626:	dbec      	blt.n	8008602 <__swhatbuf_r+0x12>
 8008628:	9901      	ldr	r1, [sp, #4]
 800862a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800862e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008632:	4259      	negs	r1, r3
 8008634:	4159      	adcs	r1, r3
 8008636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800863a:	e7eb      	b.n	8008614 <__swhatbuf_r+0x24>

0800863c <__smakebuf_r>:
 800863c:	898b      	ldrh	r3, [r1, #12]
 800863e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008640:	079d      	lsls	r5, r3, #30
 8008642:	4606      	mov	r6, r0
 8008644:	460c      	mov	r4, r1
 8008646:	d507      	bpl.n	8008658 <__smakebuf_r+0x1c>
 8008648:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800864c:	6023      	str	r3, [r4, #0]
 800864e:	6123      	str	r3, [r4, #16]
 8008650:	2301      	movs	r3, #1
 8008652:	6163      	str	r3, [r4, #20]
 8008654:	b002      	add	sp, #8
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	ab01      	add	r3, sp, #4
 800865a:	466a      	mov	r2, sp
 800865c:	f7ff ffc8 	bl	80085f0 <__swhatbuf_r>
 8008660:	9900      	ldr	r1, [sp, #0]
 8008662:	4605      	mov	r5, r0
 8008664:	4630      	mov	r0, r6
 8008666:	f7fd fb81 	bl	8005d6c <_malloc_r>
 800866a:	b948      	cbnz	r0, 8008680 <__smakebuf_r+0x44>
 800866c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008670:	059a      	lsls	r2, r3, #22
 8008672:	d4ef      	bmi.n	8008654 <__smakebuf_r+0x18>
 8008674:	f023 0303 	bic.w	r3, r3, #3
 8008678:	f043 0302 	orr.w	r3, r3, #2
 800867c:	81a3      	strh	r3, [r4, #12]
 800867e:	e7e3      	b.n	8008648 <__smakebuf_r+0xc>
 8008680:	89a3      	ldrh	r3, [r4, #12]
 8008682:	6020      	str	r0, [r4, #0]
 8008684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008688:	81a3      	strh	r3, [r4, #12]
 800868a:	9b00      	ldr	r3, [sp, #0]
 800868c:	6163      	str	r3, [r4, #20]
 800868e:	9b01      	ldr	r3, [sp, #4]
 8008690:	6120      	str	r0, [r4, #16]
 8008692:	b15b      	cbz	r3, 80086ac <__smakebuf_r+0x70>
 8008694:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008698:	4630      	mov	r0, r6
 800869a:	f000 f81d 	bl	80086d8 <_isatty_r>
 800869e:	b128      	cbz	r0, 80086ac <__smakebuf_r+0x70>
 80086a0:	89a3      	ldrh	r3, [r4, #12]
 80086a2:	f023 0303 	bic.w	r3, r3, #3
 80086a6:	f043 0301 	orr.w	r3, r3, #1
 80086aa:	81a3      	strh	r3, [r4, #12]
 80086ac:	89a3      	ldrh	r3, [r4, #12]
 80086ae:	431d      	orrs	r5, r3
 80086b0:	81a5      	strh	r5, [r4, #12]
 80086b2:	e7cf      	b.n	8008654 <__smakebuf_r+0x18>

080086b4 <_fstat_r>:
 80086b4:	b538      	push	{r3, r4, r5, lr}
 80086b6:	4d07      	ldr	r5, [pc, #28]	; (80086d4 <_fstat_r+0x20>)
 80086b8:	2300      	movs	r3, #0
 80086ba:	4604      	mov	r4, r0
 80086bc:	4608      	mov	r0, r1
 80086be:	4611      	mov	r1, r2
 80086c0:	602b      	str	r3, [r5, #0]
 80086c2:	f7f8 ffb6 	bl	8001632 <_fstat>
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	d102      	bne.n	80086d0 <_fstat_r+0x1c>
 80086ca:	682b      	ldr	r3, [r5, #0]
 80086cc:	b103      	cbz	r3, 80086d0 <_fstat_r+0x1c>
 80086ce:	6023      	str	r3, [r4, #0]
 80086d0:	bd38      	pop	{r3, r4, r5, pc}
 80086d2:	bf00      	nop
 80086d4:	200006c4 	.word	0x200006c4

080086d8 <_isatty_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	4d06      	ldr	r5, [pc, #24]	; (80086f4 <_isatty_r+0x1c>)
 80086dc:	2300      	movs	r3, #0
 80086de:	4604      	mov	r4, r0
 80086e0:	4608      	mov	r0, r1
 80086e2:	602b      	str	r3, [r5, #0]
 80086e4:	f7f8 ffaa 	bl	800163c <_isatty>
 80086e8:	1c43      	adds	r3, r0, #1
 80086ea:	d102      	bne.n	80086f2 <_isatty_r+0x1a>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	b103      	cbz	r3, 80086f2 <_isatty_r+0x1a>
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	200006c4 	.word	0x200006c4

080086f8 <_init>:
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	bf00      	nop
 80086fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fe:	bc08      	pop	{r3}
 8008700:	469e      	mov	lr, r3
 8008702:	4770      	bx	lr

08008704 <_fini>:
 8008704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008706:	bf00      	nop
 8008708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800870a:	bc08      	pop	{r3}
 800870c:	469e      	mov	lr, r3
 800870e:	4770      	bx	lr
