verilog work "one_bit_comp.v"
verilog work "eight_bit_comp.v"
