// Seed: 4287078778
module module_0;
  wor id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
endmodule
module module_2;
  always @(posedge 1) $display(1, id_1, {id_1{1 + 1}}, 1, id_1, id_1);
  wire id_2;
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    output tri id_0,
    output supply0 id_1,
    inout wand id_2,
    input wor id_3,
    output supply1 id_4,
    output supply1 id_5
    , id_17,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    output wor id_12,
    input supply0 id_13,
    input tri id_14,
    input wire id_15
);
  assign id_12 = 1 > id_15;
  module_2 modCall_1 ();
endmodule
