/* SWIM (Sander/Wozniak Integrated Machine)

   Dual-mode floppy controller supporting:
   - IWM mode (backward compatible) - the mode the ROM boots in
   - ISM mode (SWIM native) - activated by a specific write sequence

   Mapped to $F16000 - $F17FFF

	IWM mode: The 16 IWM one-bit registers are {8'hDF, 8'b111xxxx1, 8'hFF}:
		0	$0		ca0L		CA0 off (0)
		1	$200	ca0H		CA0 on (1)
		2	$400	ca1L		CA1 off (0)
		3	$600	ca1H		CA1 on (1)
		4	$800	ca2L		CA2 off (0)
		5	$A00	ca2H		CA2 on (1)
		6	$C00	ph3L		LSTRB off (low)
		7	$E00	ph3H		LSTRB on (high)
		8	$1000	mtrOff	ENABLE disk enable off
		9	$1200	mtrOn		ENABLE disk enable on
		10	$1400	intDrive	SELECT select internal drive
		11	$1600	extDrive	SELECT select external drive
		12	$1800	q6L		Q6 off
		13	$1A00	q6H		Q6 on
		14	$1C00	q7L		Q7 off, read register
		15	$1E00	q7H		Q7 on, write register

	ISM mode registers (offset 0-7):
		Read:
		0 - FIFO data pop
		1 - FIFO mark pop
		2 - Error register (cleared on read)
		3 - Param[idx] (auto-increment)
		4 - Phases (ca0-ca2, lstrb)
		5 - Setup register
		6 - Mode register
		7 - Handshake (FIFO status)

		Write:
		0 - Push data to FIFO
		1 - Push data+mark to FIFO
		2 - Push CRC to FIFO
		3 - Write param[idx] (auto-increment)
		4 - Set phases
		5 - Set setup register
		6 - Mode clear (AND ~data)
		7 - Mode set (OR data)

	Notes from IWM manual:
	Serial data is shifted in/out MSB first, with a bit transferred every 2 microseconds.
	When writing data, a 1 is written as a transition on writeData at a bit cell boundary time, and a 0 is written as no transition.
	When reading data, a falling transition within a bit cell window is considered to be a 1, and no falling transition is considered a 0.
	When reading data, the read data register will latch the shift register when a 1 is shifted into the MSB.
	The read data register will be cleared 14 fclk periods (about 2 microseconds) after a valid data read takes place-- a valid data read
	   being defined as both /DEV being low and D7 (the MSB) outputting a one from the read data register for at least one fclk period.
*/

module swim
#(
	// The void write cadence in cep ticks: 259 = 32 us, the DD byte time
	// (= floppy.v MFM_PERIOD_DD). A parameter only so a bench can shrink it,
	// exactly as floppy.v's MFM_PERIOD_* are; no synthesised instance
	// overrides it.
	parameter [8:0] WR_VOID_PERIOD = 9'd259
)
(
	input clk,
	input cep,
	input cen,

	input _reset,
	input selectSWIM,
	input _cpuRW,
	input _cpuUDS,  // LC V8 maps the SWIM on the UPPER byte (even addresses), not LDS like Mac Plus
	input [15:0] dataIn,
	input [3:0] cpuAddrRegHi,
	input SEL, // from VIA
	input driveSel, // internal drive select, 0 - upper, 1 - lower
	output [15:0] dataOut,
	input [1:0] insertDisk,
	output [1:0] diskEject,
	input [1:0] diskSides,
	// The MEDIUM's sidedness from the mount-time volume sniff, per drive
	// (plan Phase 6B). diskSides is the FILE's size; these are not the same
	// question -- see rtl/floppy.v doubleSidedDisk.
	input [1:0] mediaSides,
	input [1:0] diskMFM,    // disk is MFM-format (ISM path): {ext,int}
	// Committed-sector SDRAM write port, INTERNAL DRIVE ONLY. The external
	// drive is built with WRITE_SUPPORT=0 (see its instantiation), so it has
	// no committer to arbitrate with and none of this is per-drive.
	output [21:0] wrSdAddr,
	output [15:0] wrSdData,
	output        wrSdReq,
	input         wrSdAck,
	output        wrCommitDone,
	output [21:0] wrCommitAddr,
	// Persistence tap, internal drive only — see floppy.v's ports.
	output  [7:0] wrSdBufAddr,
	output [15:0] wrSdBufData,
	output        wrSdBufWr,
	input [1:0] writeProtect, // 1 = this drive refuses writes: the OSD write
	                        // enable is off or the slot mounted read-only.
	                        // The container is NOT a term -- DC42 is writable
	                        // (MacLC.sv flp_int_wp; the writer does the
	                        // two-block RMW). Drives WRTPRT.
	input [1:0] diskHD,     // disk is 1.44MB HD: {ext,int}

	output [1:0] diskMotor,
	output [1:0] diskAct,

	// interface to fetch data for internal drive
	output [21:0] dskReadAddrInt,
	input dskReadAckInt,
	output [21:0] dskReadAddrExt,
	input dskReadAckExt,
	input [7:0] dskReadData,

	// --- ISM MFM write engine (plan stage 2) ---------------------------
	// One decoded byte per medium byte-time, exactly the stream
	// rtl/mfm_write_decoder.v parses. mfm_wr_mark marks the A1 sync bytes.
	// Inert unless (mode & 0x18) == 0x18 with an MFM write datapath.
	output    [7:0] mfm_wr_byte,
	output          mfm_wr_mark,
	output          mfm_wr_stb,     // 1 clk, coincident with the byte-time tick
	output          mfm_wr_active,  // the engine owns the head

	// --- diagnostic passthroughs (PFLP probes; internal drive only) ---
	output [31:0] dbg_ism_flpe,  // {5'b0, ism_error, arm_cnt, ovr_cnt, unr_cnt} — JTAG FLPE
	output [15:0] dbg_flp_byte_cnt,
	output [15:0] dbg_flp_miss_cnt,
	output [7:0]  dbg_flp_disk_data,
	output [6:0]  dbg_flp_track,
	output        dbg_flp_side,
	output [15:0] dbg_flp_step_cnt,
	output [7:0]  dbg_iwm_latch,     // live IWM read-data latch
	output        dbg_flp_byte_stb,  // 1-clk delivered-byte strobe (capture ring)
	output [7:0]  dbg_flp_raw,      // pre-encoder SDRAM fetch latch (internal drive)
	// {ism_mode_reg, ism_setup, 8'b0, diskEnableInt, driveSel, devsel_int,
	//  devsel_ext, selonly_int, ism_mode, motor_reg, 1'b0} - what the driver
	// actually PROGRAMMED, which is not always what we assume: the ISM
	// drive-select code left _enable high when the enable was keyed on it.
	output [31:0] dbg_ism_state,
	output [15:0] dbg_flp_strb_cnt,
	output [15:0] dbg_flp_strb_en_cnt,
	output [23:0] dbg_flp_strb_last,
	output [8:0]  dbg_flp_rej_step,
	output [7:0]  dbg_flp_status,
	// Media-change witness word from the internal drive (floppy.v dbg_media):
	// {CSTIN, switched, insertDisk, ism, ej_cnt[3:0], clr_cnt[3:0],
	//  cstin_edges[3:0], park1_cnt[7:0], park6_cnt[7:0]}
	output [31:0] dbg_flp_media,
	output [21:0] dbg_flp_gcr_addr, // live GCR fetch address (internal drive)
	// {b1_hot[15:0], b5_hot[15:0]} over handshake READS — the two bits the
	// ROM's `d5 & 0x22` field verdict is made of. See the VERDICT-BIT
	// forensics block below.
	output [31:0] dbg_ism_verdict,
	// First-error[2]-onset forensic latch: names the agent behind a residual
	// unr event (armed pop-empty vs CPU-push-full, and the FIFO/stage/mode
	// state at that instant). See the UNR-FORENSIC block below.
	output [31:0] dbg_ism_unrlatch,
	// SCAN-WITNESS live word {run[7:0], hunt_ms[7:0], par[1:0], gap_us[13:0]}
	// — the -81 discriminator, latched by MacLC.sv at the instant the Sony
	// driver posts 0xFFAF to $142. See the SCAN-WITNESS block below.
	output [31:0] dbg_ism_scan,
	// {stall_us[15:0], stall_cnt[7:0]} from the internal drive's MFM delivery
	// path (floppy.v) — the SDRAM-starvation witness.
	output [23:0] dbg_mfm_stall
);

	wire [7:0] dataInLo = dataIn[7:0];
	reg [7:0] dataOutLo;
	// LC V8 reads the SWIM on the upper byte (D15-D8); lower byte is don't-care.
	assign dataOut = { dataOutLo, 8'hBE };

	// ================================================================
	// ISM mode state
	// ================================================================
	reg        ism_mode;           // 0=IWM mode, 1=ISM mode
	reg [7:0]  ism_mode_reg;       // ISM mode register
	reg [7:0]  ism_setup;          // ISM setup register
	reg [7:0]  ism_error;          // ISM error register (cleared on read)
	// MLAB: 128 bits was burning a full M10K block (m10k-repack 2026-07-17)
	(* ramstyle = "MLAB" *) reg [7:0]  ism_param[0:15];    // 16-byte parameter RAM
	reg [3:0]  ism_param_idx;      // Auto-incrementing param index
	reg [15:0] ism_fifo[0:1];      // 2-entry FIFO (data + mark/CRC flags)
	reg [1:0]  ism_fifo_pos;       // FIFO fill level (0=empty, 1=one, 2=full)
	// Generator-side staging ring: the CPU-visible FIFO stays 2 entries, so the
	// ROM self-test and every handshake/error readback keep their semantics,
	// but MFM deliveries land here first and drain into the FIFO as the CPU
	// makes room. 2 entries dropped a byte at ~49us of stall; 16 raise that
	// ceiling to ~290us.
	(* ramstyle = "MLAB" *) reg [15:0] ism_stage[0:15];
	reg [3:0]  ism_stage_rd, ism_stage_wr;
	reg [4:0]  ism_stage_cnt;
	reg [1:0]  iwm_to_ism_counter; // Mode switch sequence detector
	// The write path's positional anchor: the sector of the last entry the CPU
	// POPPED out of the FIFO. Valid once anything has been read since the arm;
	// a fresh read-arm invalidates it, because the sector it names belongs to a
	// revolution that is over.
	reg  [4:0] ism_anchor_sector;
	reg        ism_anchor_ok;
	reg        ism_write_arm_d;   // for the write-arm rising edge

	// ISM FIFO entry layout: [7:0] data byte, [8] MARK (A1 sync), [9] CRC token
	// (CPU write-side placeholder), [10] CRC0 (running CRC == 0 at this byte),
	// [15:11] the SECTOR whose field that byte came from, 1-based.
	// THE SECTOR RIDES WITH THE BYTE: an MFM data field does not name its
	// sector, so a write is placed by the ID field the driver last read -
	// meaning the byte the CPU actually POPPED, not where the head is now,
	// and this ring is 16 deep, so the two are up to 16 byte-times apart.
	// Track and side come from the drive, so five bits is the whole anchor.
	localparam FIFO_B_MARK = 8;
	localparam FIFO_B_CRC  = 9;
	localparam FIFO_B_CRC0 = 10;

	// IWM state
	reg ca0, ca1, ca2, lstrb, selectExternalDrive, q6, q7;
	reg ca0Next, ca1Next, ca2Next, lstrbNext, selectExternalDriveNext, q6Next, q7Next;
	wire advanceDriveHead; // prevents overrun when debugging, does not exit on a real Mac!
	reg [7:0] readDataLatch;
	assign dbg_iwm_latch = readDataLatch;  // PFLP live view

	// IWM write handshake. These were hardwired to 1 ("buffer always empty,
	// never underran"), which is why unhardwiring WRTPRT and implementing the
	// handshake had to be one change: the ROM's write primitive polls this in
	// an UNBOUNDED loop, so a writable-looking disk without it HANGS.
	wire writeBusyInt, writeUnderrunInt;
	wire writeBusyExt, writeUnderrunExt;
	wire _iwmBusy       = ~(selectExternalDrive ? writeBusyExt : writeBusyInt);
	wire _writeUnderrun = ~(selectExternalDrive ? writeUnderrunExt : writeUnderrunInt);


	// floppy disk drives
	reg diskEnableExt, diskEnableInt;
	reg diskEnableExtNext, diskEnableIntNext;

	// Sits BELOW the diskEnable* declarations because it reads them.
	// The CPU's byte goes to the drive UNREGISTERED: a registered copy would
	// lag writeReq by a cycle. dataRegWrite is a LEVEL held across the access,
	// so one CPU write makes several cen-qualified writeReq pulses, and
	// floppy.v's !writeBusyReg guard collapses them to one byte.
	wire dataRegWrite = (_cpuRW == 1'b0) && selectSWIM && (_cpuUDS == 1'b0) &&
	                    !ism_mode && ({q7Next, q6Next} == 2'b11) &&
	                    (diskEnableExt | diskEnableInt);
	wire writeReqInt = cen && dataRegWrite && !selectExternalDriveNext;
	wire writeReqExt = cen && dataRegWrite &&  selectExternalDriveNext;

	// IWM Q7 = write mode, the drive's bound on a write AS A WHOLE for the GCR
	// format relay. The REGISTERED q7, not q7Next: a level that must stay up
	// for the whole track, not a per-access decode. !ism_mode because in ISM
	// mode the phase lines are register traffic and q7 means nothing.
	wire iwmWriteMode = q7 && !ism_mode;
	wire newByteReadyInt;
	wire [7:0] readDataInt;
	wire senseInt = readDataInt[7]; // bit 7 doubles as the sense line here
	wire newByteReadyExt;
	wire [7:0] readDataExt;
	wire senseExt = readDataExt[7]; // bit 7 doubles as the sense line here

	// MFM (ISM) read stream from each drive: byte+flags registered at each
	// 16/32 us delivery, with a one-cep-period strobe (sampled here on cen).
	wire [7:0] mfm_byte_int, mfm_byte_ext;
	wire [4:0] mfm_sector_int, mfm_sector_ext;
	wire mfm_mark_int, mfm_mark_ext, mfm_crc0_int, mfm_crc0_ext;
	wire mfm_stb_int, mfm_stb_ext;

	// F6: in ISM mode the drive select/enable comes from the ISM Mode register
	// (bit7 gate + the bits2:1 code), not from the IWM soft-switch enables,
	// which the driver turns OFF before an MFM session.
	// The Mac LC has no external floppy drive, so every drive-select code
	// addresses the one internal drive; the real driver programs 10, which a
	// 01=INT/10=EXT decode routed to an absent drive. 00 still deselects.
	wire ism_drive_sel  = (ism_mode_reg[2:1] != 2'b00);
	wire ism_devsel_int = ism_mode && ism_mode_reg[7] && ism_drive_sel;
	wire ism_devsel_ext = 1'b0;   // no external drive on the LC

	// Drive-register ENABLE is drive SELECT ONLY - motor-on must not gate it.
	// On real hardware /ENBL follows drive select and motor-on only spins the
	// media; gating it drops any seek issued with the motor bit clear, leaving
	// the head on cylinder 0. The devsel wires keep the motor term because the
	// DATA path (mfm_spinning, sense and byte muxing) genuinely wants it.
	wire ism_selonly_int = ism_mode && ism_drive_sel;
	wire ism_selonly_ext = 1'b0;

	// One CPU bus access = one ISM action. The 68k holds UDS across many cen
	// ticks, so ISM register semantics (param auto-increment, FIFO pop/push,
	// the switch counter) must fire ONCE per access: latch the access while
	// UDS is low and commit side effects on the deassert edge (acc_end).
	wire       swim_acc = selectSWIM && (_cpuUDS == 1'b0);
	reg        swim_acc_d;
	reg  [3:0] acc_addr_l;
	reg        acc_rw_l;
	reg  [7:0] acc_data_l;
	wire       acc_end = swim_acc_d && !swim_acc;

	reg  [3:0] ism_phase_oe;   // Phases reg high nibble (output enables) — F2
	// FLPE probe counters (2026-08-04, the deterministic floppy copy error):
	// count read-side overruns (error[0]: generator pushed into a full FIFO =
	// the CPU polled too slowly), underrun/CPU-side faults (error[2]), and
	// read-arms. Plain always block of its own — Quartus single-driver law.
	reg [2:0] dbg_err_d = 0;
	reg       dbg_ra_d = 0;
	reg [7:0] dbg_flpe_ovr = 0, dbg_flpe_unr = 0, dbg_flpe_arm = 0;
	reg        mfm_synced;     // mark-hunt state: deliver to FIFO only once an
	                           // A1 mark has been seen since the last read-arm
	reg        ism_arm_d;      // for the ACTION-rising (read-arm) edge — F8

	// Head-select (SEL/HDSEL) source: on the Mac LC this is V8 VIA1 Port-A
	// bit5 in EVERY mode, and ISM Mode bit5 does nothing, because the SWIM's
	// hdsel_cb is not wired. The MFM session and the high sense-register bank
	// are all reached with PA5. On hdsel_cb machines Mode[5] matters.
	wire effSEL = SEL;

	floppy floppyInt
	(
		.clk(clk),
		.cep(cep),
		.cen(cen),

		._reset(_reset),
		.ca0(ca0),
		.ca1(ca1),
		.ca2(ca2),
		.SEL(effSEL),
		.lstrb(lstrb),
		._enable(ism_mode ? ~ism_selonly_int : ~(diskEnableInt & driveSel)),
		.writeData(dataInLo),          // live bus value, not a register
		.writeReq(writeReqInt),
		.writeMode(iwmWriteMode),
		.writeProtect(writeProtect[0]),
		.writeBusy(writeBusyInt),
		.writeUnderrun(writeUnderrunInt),
		.wrSecValid(),
		.wrSecNum(),
		.wrSecAddr(),
		.wrSdAddr(wrSdAddr),
		.wrSdData(wrSdData),
		.wrSdReq(wrSdReq),
		.wrSdAck(wrSdAck),
		.wrCommitDone(wrCommitDone),
		.wrCommitAddr(wrCommitAddr),
		.wrSdBufAddr(wrSdBufAddr),
		.wrSdBufData(wrSdBufData),
		.wrSdBufWr(wrSdBufWr),
		.readData(readDataInt),
		.advanceDriveHead(advanceDriveHead),
		.newByteReady(newByteReadyInt),
		.insertDisk(insertDisk[0]),
		.diskSides(diskSides[0]),
		.mediaSides(mediaSides[0]),
		.diskEject(diskEject[0]),

		.motor(diskMotor[0]),
		.act(diskAct[0]),

		.dskReadAddr(dskReadAddrInt),
		.dskReadAck(dskReadAckInt),
		.dskReadData(dskReadData),
		.ism_active(ism_mode),
		.ism_action(ism_mode && ism_mode_reg[3]),
		.ism_sel(ism_devsel_int),
		.mfm_disk(diskMFM[0]),
		.mfm_hd(diskHD[0]),
		.mfm_byte(mfm_byte_int),
		.mfm_sector(mfm_sector_int),
		.mfm_wr_byte(mfm_wr_byte),
		.mfm_wr_mark(mfm_wr_mark),
		// only this drive's own write engine may reach it
		.mfm_wr_stb(mfm_wr_stb && !ism_devsel_ext),
		.mfm_wr_anchor(ism_anchor_sector),
		.mfm_wr_anchor_ok(ism_anchor_ok),
		.mfm_mark(mfm_mark_int),
		.mfm_crc0(mfm_crc0_int),
		.mfm_stb(mfm_stb_int),

		.dbg_byte_cnt(dbg_flp_byte_cnt),
		.dbg_miss_cnt(dbg_flp_miss_cnt),
		.dbg_disk_image_data(dbg_flp_disk_data),
		.dbg_drive_track(dbg_flp_track),
		.dbg_drive_side(dbg_flp_side),
		.dbg_step_cnt(dbg_flp_step_cnt),
		.dbg_byte_stb(dbg_flp_byte_stb),
		.dbg_raw_byte(dbg_flp_raw),
		.dbg_gcr_addr(dbg_flp_gcr_addr),
		.dbg_strb_cnt(dbg_flp_strb_cnt),
		.dbg_strb_en_cnt(dbg_flp_strb_en_cnt),
		.dbg_strb_last(dbg_flp_strb_last),
		.dbg_rej_step(dbg_flp_rej_step),
		.dbg_status(dbg_flp_status),
		.dbg_media(dbg_flp_media),
		.dbg_mfm_stall_us(dbg_mfm_stall[23:8]),
		.dbg_mfm_stall_cnt(dbg_mfm_stall[7:0])
	);

	// ★ WRITE_SUPPORT(0): the LC has no external floppy port and this drive
	// never has media, so its write path could never fire. Instantiated it
	// still cost a decoder -- see the parameter's comment in floppy.v.
	floppy #(.WRITE_SUPPORT(0)) floppyExt
	(
		.clk(clk),
		.cep(cep),
		.cen(cen),

		._reset(_reset),
		.ca0(ca0),
		.ca1(ca1),
		.ca2(ca2),
		.SEL(effSEL),
		.lstrb(lstrb),
		._enable(ism_mode ? ~ism_selonly_ext : ~diskEnableExt),
		.writeData(dataInLo),          // live bus value, not a register
		.writeReq(writeReqExt),
		// WRITE_SUPPORT(0): no write path, so nothing consumes this.
		.writeMode(1'b0),
		.writeProtect(writeProtect[1]),
		.writeBusy(writeBusyExt),
		.writeUnderrun(writeUnderrunExt),
		.wrSecValid(),
		.wrSecNum(),
		.wrSecAddr(),
		.wrSdAddr(),
		.wrSdData(),
		.wrSdReq(),
		.wrSdAck(1'b0),
		.wrCommitDone(),
		.wrCommitAddr(),
		.wrSdBufAddr(),
		.wrSdBufData(),
		.wrSdBufWr(),
		.readData(readDataExt),
		.advanceDriveHead(advanceDriveHead),
		.newByteReady(newByteReadyExt),
		.insertDisk(insertDisk[1]),
		.diskSides(diskSides[1]),
		.mediaSides(mediaSides[1]),
		.diskEject(diskEject[1]),

		.motor(diskMotor[1]),
		.act(diskAct[1]),

		.dskReadAddr(dskReadAddrExt),
		.dskReadAck(dskReadAckExt),
		.dskReadData(dskReadData),
		.ism_active(ism_mode),
		.ism_action(ism_mode && ism_mode_reg[3]),
		.ism_sel(ism_devsel_ext),
		.mfm_disk(diskMFM[1]),
		.mfm_hd(diskHD[1]),
		.mfm_byte(mfm_byte_ext),
		.mfm_sector(mfm_sector_ext),
		// WRITE_SUPPORT(0) and never any media: the stream is tied off
		.mfm_wr_byte(8'h00),
		.mfm_wr_mark(1'b0),
		.mfm_wr_stb(1'b0),
		.mfm_wr_anchor(5'd1),
		.mfm_wr_anchor_ok(1'b0),
		.mfm_mark(mfm_mark_ext),
		.mfm_crc0(mfm_crc0_ext),
		.mfm_stb(mfm_stb_ext)
	);

	wire [7:0] readData = selectExternalDrive ? readDataExt : readDataInt;
	wire newByteReady = selectExternalDrive ? newByteReadyExt : newByteReadyInt;

	// ISM-selected drive's MFM delivery + sense. Sense in ISM mode is polled
	// through Handshake bit3 and must follow the ISM devsel (both drives
	// disabled -> readData floats FF -> pull-up 1, matching hardware).
	wire [7:0] mfm_byte_sel = ism_devsel_ext ? mfm_byte_ext : mfm_byte_int;
	wire mfm_mark_sel = ism_devsel_ext ? mfm_mark_ext : mfm_mark_int;
	wire mfm_crc0_sel = ism_devsel_ext ? mfm_crc0_ext : mfm_crc0_int;
	wire mfm_stb_sel  = ism_devsel_ext ? mfm_stb_ext  : mfm_stb_int;
	wire [4:0] mfm_sector_sel = ism_devsel_ext ? mfm_sector_ext : mfm_sector_int;
	wire ism_sense    = ism_devsel_ext ? senseExt : senseInt;
	// ISM read armed: (mode & 0x18) == 0x08 (ACTION on, WRITE off) — swim1.cpp.
	wire ism_arm = ism_mode && ism_mode_reg[3] && !ism_mode_reg[4];
	// MFM delivery additionally requires the MFM read datapath (Setup bit2=0
	// selects MFM vs GCR on the READ side — swim1.cpp:377).
	wire ism_read_active = ism_arm && !ism_setup[2];

	// ── ISM WRITE, the mirror of the above ─────────────────────────────
	// Write mode is entered when (mode & 0x18) becomes 0x18 - ACTION *and*
	// WRITE, not WRITE alone - and left when it stops being 0x18. Setup bit6
	// is the write-side datapath select, so an MFM write needs it CLEAR.
	wire ism_write_arm    = ism_mode && ism_mode_reg[3] && ism_mode_reg[4];
	wire ism_write_active = ism_write_arm && !ism_setup[6];
	assign mfm_wr_active  = ism_write_active;

	// The medium's byte cadence: deliberately the SAME tick the read path is
	// paced by (floppy.v's mfm_timer), not a second timer, since the disk turns
	// at one rate whichever way the data goes. mfm_stb is a LEVEL one cep
	// period wide, so the byte-time tick edge-detects it; driving the engine
	// from the level would write every byte four times over.
	reg  ism_wr_stb_d;
	always @(posedge clk) ism_wr_stb_d <= mfm_stb_sel;

	// THE VOID CADENCE. floppy.v's byte timer runs only while `mfm_spinning`,
	// which needs `mfm_disk`, so erasing a GCR-by-size image as DOS 720K arms
	// this engine over a disk whose timer never runs: no tick, no pop, and the
	// ROM's format loop polls Handshake b7 forever. An underrun does not help
	// (it clears ACTION but leaves the FIFO full, so b7 stays 0). So when the
	// selected drive's disk is not MFM, a local timer at the DD cadence paces
	// the engine instead, as a real drive keeps turning under a write the
	// media does not take; nothing commits, and the ROM's own index timeout
	// ends the erase with an error. Exclusive by diskMFM, so no double-tick.
	wire ism_sel_mfm = ism_devsel_ext ? diskMFM[1] : diskMFM[0];
	wire ism_void    = ism_write_active && !ism_sel_mfm;
	reg  [8:0] ism_void_timer;
	reg        ism_void_tick;
	always @(posedge clk) begin
		ism_void_tick <= 1'b0;
		if (!ism_void)
			ism_void_timer <= WR_VOID_PERIOD;
		else if (cep) begin
			if (ism_void_timer != 9'd0)
				ism_void_timer <= ism_void_timer - 9'd1;
			else begin
				ism_void_timer <= WR_VOID_PERIOD;
				ism_void_tick  <= 1'b1;
			end
		end
	end
	wire ism_wr_tick = ism_write_active &&
	                   ((mfm_stb_sel && !ism_wr_stb_d) || ism_void_tick);

	wire        ism_wr_pop;
	wire        ism_wr_underrun;
	// The engine's pop and underrun are 1-clk pulses and the block that acts
	// on them runs on cen (one clk in four), so they are held here until that
	// block takes them. A pulse on a cen clk is consumed directly; one
	// between cen clks waits at most three.
	reg  ism_wr_pop_p, ism_wr_unr_p;
	always @(posedge clk) begin
		ism_wr_pop_p <= cen ? 1'b0 : (ism_wr_pop_p | ism_wr_pop);
		ism_wr_unr_p <= cen ? 1'b0 : (ism_wr_unr_p | ism_wr_underrun);
	end
	wire ism_wr_pop_now = ism_wr_pop      | ism_wr_pop_p;
	wire ism_wr_unr_now = ism_wr_underrun | ism_wr_unr_p;
	ism_write_engine ism_wr (
		.clk(clk), .rst(~_reset),
		.active(ism_write_active),
		.tick(ism_wr_tick),
		.q_word(ism_fifo[0]),
		.q_empty(ism_fifo_pos == 2'd0),
		.q_pop(ism_wr_pop),
		.o_byte(mfm_wr_byte), .o_mark(mfm_wr_mark), .o_stb(mfm_wr_stb),
		.underrun(ism_wr_underrun)
	);

	always @(posedge clk) begin
		dbg_err_d <= ism_error;
		dbg_ra_d  <= ism_read_active;
		if (~dbg_err_d[0] & ism_error[0] & (dbg_flpe_ovr != 8'hFF)) dbg_flpe_ovr <= dbg_flpe_ovr + 1'd1;
		if (~dbg_err_d[2] & ism_error[2] & (dbg_flpe_unr != 8'hFF)) dbg_flpe_unr <= dbg_flpe_unr + 1'd1;
		if (~dbg_ra_d  & ism_read_active & (dbg_flpe_arm != 8'hFF)) dbg_flpe_arm <= dbg_flpe_arm + 1'd1;
	end
	assign dbg_ism_flpe = {5'b0, ism_error, dbg_flpe_arm, dbg_flpe_ovr, dbg_flpe_unr};

	// ── VERDICT-BIT forensics ─────────────────────────────────────────────
	// The ROM decides a field good/bad from ONE handshake sample at the
	// CRC-low byte: `d5 & 0x22` = b5 (error pending) OR b1 (running CRC != 0
	// on the NEWEST FIFO entry). Neither bit leaves a trace in the other
	// counters. These count, over handshake READS only, how often each
	// verdict bit was hot and how often the CPU popped with TWO entries
	// staged - the state in which b1/b0 describe the byte AFTER the one
	// being popped.
	wire hs_read_now = acc_end && ism_mode && acc_rw_l && (acc_addr_l[2:0] == 3'h7);
	// ★ POISONED sample: the byte the CPU is about to pop is a CRC byte (so
	// the field IS good) while the FIFO also holds a NEWER byte whose running
	// CRC is nonzero - the newer one is what b1 reports, so the ROM reads
	// "CRC bad" for a field it read perfectly. Counting raw b1-hot reads is
	// useless: b1 is hot for every byte but a field's last CRC byte.
	wire hs_poison_now = (ism_fifo_pos == 2'd2) &&
	                      ism_fifo[0][FIFO_B_CRC0] &&
	                     ~ism_fifo[1][FIFO_B_CRC0];
	reg [15:0] dbg_hs_b1 = 0, dbg_hs_b5 = 0;
	always @(posedge clk) begin
		if (cen) begin
			if (hs_read_now && hs_poison_now && dbg_hs_b1 != 16'hFFFF)
				dbg_hs_b1 <= dbg_hs_b1 + 1'd1;
			if (hs_read_now && (ism_error != 0) && dbg_hs_b5 != 16'hFFFF)
				dbg_hs_b5 <= dbg_hs_b5 + 1'd1;
		end
	end
	assign dbg_ism_verdict = {dbg_hs_b1, dbg_hs_b5};

	// ── UNR-FORENSIC latch ────────────────────────────────────────────────
	// error[2] has two setters: a pop with the FIFO empty and a CPU push with
	// it full. Latch the discriminating state at the FIRST onset, count all.
	//   [31:28] onset count (saturating)   [27] 1=push-full 0=pop-empty
	//   [26] ism_arm  [25] mfm_synced  [24] stage_cnt[4]
	//   [23:16] ism_mode_reg  [15:12] acc_addr_l  [11:8] stage_cnt[3:0]
	//   [7:6] fifo_pos  [5:0] spare
	wire unr_pop_now  = ism_pop_req  && (ism_fifo_pos == 2'd0);
	wire unr_push_now = ism_cpu_push && (ism_fifo_pos == 2'd2);
	reg [31:0] dbg_unr_latch = 32'd0;
	always @(posedge clk) begin
		if (cen && (unr_pop_now || unr_push_now)) begin
			if (dbg_unr_latch[31:28] == 4'd0)
				dbg_unr_latch[27:0] <= {unr_push_now, ism_arm, mfm_synced,
				                        ism_stage_cnt[4], ism_mode_reg,
				                        acc_addr_l, ism_stage_cnt[3:0],
				                        ism_fifo_pos, 6'b0};
			if (dbg_unr_latch[31:28] != 4'hF)
				dbg_unr_latch[31:28] <= dbg_unr_latch[31:28] + 1'd1;
		end
	end
	assign dbg_ism_unrlatch = dbg_unr_latch;

	// ── SCAN-WITNESS ──────────────────────────────────────────────────────
	// -81 requires ~64 CRC-good, right-cyl/head, UNWANTED IDs in one scan:
	// a delivery outage returns -67 and a bad ID CRC -69, neither of which
	// reaches -81. Measured on generator pushes, i.e. what the CPU is served:
	//   scw_run[7:0]     consecutive ID fields since the last CONSUMED data
	//                    field (>= 64 payload bytes streamed)
	//   scw_par[1:0]     {odd R seen, even R seen} since that field. A
	//                    full-budget scan with ONE bit set is a stride-2 walk
	//                    over an even sector count, which never samples the
	//                    target's parity class.
	//   scw_hunt_ms[7:0] duration of the current/last ARMED window, ms
	//   scw_gap_us[13:0] us since the last delivery inside an armed+synced
	//                    window, held across disarm
	reg [1:0]  scw_mark_run;
	reg [2:0]  scw_phase;      // 0=idle, 1..4 = C,H,R,N byte positions
	reg [6:0]  scw_fbrun;      // payload bytes streamed since the last FB
	reg [7:0]  scw_run;
	reg [1:0]  scw_par;
	reg [7:0]  scw_hunt_ms;
	reg [13:0] scw_gap_us;
	reg [2:0]  scw_pre_us;     // /8 of cen ~= 0.985 us
	reg [9:0]  scw_pre_ms;     // /1024 of us ticks ~= 1.008 ms
	always @(posedge clk or negedge _reset) begin
		if (!_reset) begin
			scw_mark_run <= 2'd0; scw_phase <= 3'd0; scw_fbrun <= 7'd0;
			scw_run <= 8'd0;      scw_par <= 2'd0;
			scw_hunt_ms <= 8'd0;  scw_gap_us <= 14'd0;
			scw_pre_us <= 3'd0;   scw_pre_ms <= 10'd0;
		end
		else if (cen) begin
			scw_pre_us <= scw_pre_us + 3'd1;

			// armed-window timer: reset on the arm rising edge (ism_arm_d is
			// the main block's delayed copy, read-only here — same edge), run
			// while armed, hold the final value across the disarmed gap.
			if (ism_arm && !ism_arm_d) begin
				scw_hunt_ms <= 8'd0;
				scw_pre_ms  <= 10'd0;
			end
			else if (ism_arm && scw_pre_us == 3'd7) begin
				scw_pre_ms <= scw_pre_ms + 10'd1;
				if (scw_pre_ms == 10'd1023 && scw_hunt_ms != 8'hFF)
					scw_hunt_ms <= scw_hunt_ms + 8'd1;
			end

			// inter-delivery gap: cleared by every push (the syncing mark is
			// itself a push, so counting restarts fresh each window), counts
			// only inside an armed+synced stream, held across disarm.
			if (ism_gen_push)
				scw_gap_us <= 14'd0;
			else if (ism_arm && mfm_synced && scw_pre_us == 3'd7 &&
			         scw_gap_us != 14'h3FFF)
				scw_gap_us <= scw_gap_us + 14'd1;

			// delivered-stream parser
			if (ism_gen_push) begin
				if (mfm_mark_sel && mfm_byte_sel == 8'hA1) begin
					if (scw_mark_run != 2'd3) scw_mark_run <= scw_mark_run + 2'd1;
					scw_phase <= 3'd0;
					scw_fbrun <= 7'd0;
				end
				else begin
					if (scw_mark_run == 2'd3 && mfm_byte_sel == 8'hFE) begin
						scw_phase <= 3'd1;               // IDAM: C H R N follow
						scw_fbrun <= 7'd0;
						if (scw_run != 8'hFF) scw_run <= scw_run + 8'd1;
					end
					else if (scw_mark_run == 2'd3 && mfm_byte_sel == 8'hFB) begin
						scw_fbrun <= 7'd1;               // data field opened
					end
					else begin
						if (scw_phase != 3'd0) begin
							if (scw_phase == 3'd3)       // this byte is R (1-based)
								scw_par <= scw_par |
								           {mfm_byte_sel[0], ~mfm_byte_sel[0]};
							scw_phase <= (scw_phase == 3'd4) ? 3'd0
							                                 : scw_phase + 3'd1;
						end
						if (scw_fbrun != 7'd0) begin
							if (scw_fbrun == 7'd64) begin // driver is consuming it
								scw_run   <= 8'd0;
								scw_par   <= 2'd0;
								scw_fbrun <= 7'd0;
							end else
								scw_fbrun <= scw_fbrun + 7'd1;
						end
					end
					scw_mark_run <= 2'd0;
				end
			end
		end
	end
	assign dbg_ism_scan = {scw_run, scw_hunt_ms, scw_par, scw_gap_us};
	assign dbg_ism_state = {ism_mode_reg, ism_setup, 8'b0,
	                        diskEnableInt, driveSel, ism_devsel_int, ism_devsel_ext,
	                        ism_selonly_int, ism_mode, diskEnableExt, 1'b0};

	// ISM FIFO transaction requests (consumed in the clocked block below).
	// CPU pop/push commit at acc_end; the generator pushes on the delivery
	// strobe, but only once the mark hunt has synced (or at the syncing A1).
	// A Data/Mark read with ACTION clear is NOT a pop: the LC ROM's session
	// teardown/init probes both registers with the engine disarmed, and
	// popping there hits an empty FIFO and latches ism_error[2].
	// That latched error is not cosmetic - Handshake b5 is "error pending"
	// and the ROM's per-field verdict is one handshake sample tested as
	// `d5 & 0x22`, so a perfectly read field is rejected until it clears.
	wire ism_pop_req  = acc_end && ism_mode && acc_rw_l && ism_mode_reg[3] &&
	                    (acc_addr_l[2:0] == 3'h0 || acc_addr_l[2:0] == 3'h1);
	wire ism_cpu_push = acc_end && ism_mode && !acc_rw_l &&
	                    (acc_addr_l[2:0] == 3'h0 || acc_addr_l[2:0] == 3'h1 ||
	                     acc_addr_l[2:0] == 3'h2);
	wire ism_gen_push = ism_read_active && mfm_stb_sel &&
	                    (mfm_synced || mfm_mark_sel);
	wire [15:0] ism_gen_word = {mfm_sector_sel, mfm_crc0_sel, 1'b0, mfm_mark_sel, mfm_byte_sel};
	// staging flow control: push on delivery (unless full), drain into the
	// 2-entry FIFO on quiet cycles (CPU FIFO events only fire at acc_end)
	wire stage_push  = ism_gen_push && (ism_stage_cnt != 5'd16);
	// THE RING IS A READ-SIDE STRUCTURE AND MUST STOP AT THE WRITE ARM.
	// Without the `!ism_write_arm` term, bytes still staged from the read
	// phase keep refilling the CPU FIFO during a write: the engine never
	// sees an empty queue, never underruns, and streams STALE READ DATA
	// onto the medium behind the bytes the guest pushed. The ring is also
	// emptied on the arm edge below, so nothing survives the transition.
	wire stage_drain = (ism_stage_cnt != 5'd0) && (ism_fifo_pos < 2'd2) &&
	                   !acc_end && !ism_write_arm;
	wire [15:0] ism_cpu_word = (acc_addr_l[2:0] == 3'h2) ? 16'h0200 :
	                           (acc_addr_l[2:0] == 3'h1) ? {7'b0, 1'b1, acc_data_l} :
	                                                       {8'b0, acc_data_l};

`ifdef SIMULATION
	reg [7:0]  dbg_arm_cnt = 0;
	reg [15:0] dbg_pop_cnt = 0;
	reg [15:0] dbg_hs_cnt = 0;
	reg [7:0]  dbg_hs_last = 0;
	reg [15:0] dbg_hs_rpt = 0;
	reg [15:0] dbg_mode_cnt = 0;
	reg [7:0]  dbg_err_cnt = 0;
	// live Handshake value (same expression as the read mux)
	wire [7:0] dbg_hs_now = {
		ism_mode_reg[4] ? (ism_fifo_pos <= 1) : (ism_fifo_pos != 0),
		ism_mode_reg[4] ? (ism_fifo_pos == 0) : (ism_fifo_pos == 2),
		(ism_error != 0),
		1'b0,
		ism_sense,
		1'b0,
		(ism_fifo_pos != 0) && ~ism_fifo[(ism_fifo_pos == 2'd2) ? 1 : 0][FIFO_B_CRC0],
		(ism_fifo_pos != 0) &&  ism_fifo[(ism_fifo_pos == 2'd2) ? 1 : 0][FIFO_B_MARK]};
`endif

	reg [4:0] iwmMode;
	/* IWM mode register: S C M H L
 	 S	Clock speed:
			0 = 7 MHz
			1 = 8 MHz
		Should always be 1 for Macintosh.
	 C	Bit cell time:
			0 = 4 usec/bit (for 5.25 drives)
			1 = 2 usec/bit (for 3.5 drives) (Macintosh mode)
	 M	Motor-off timer:
			0 = leave drive on for 1 sec after program turns
			    it off
			1 = no delay (Macintosh mode)
		Should be 0 for 5.25 and 1 for 3.5.
	 H	Handshake protocol:
			0 = synchronous (software must supply proper
			    timing for writing data)
			1 = asynchronous (IWM supplies timing) (Macintosh Mode)
		Should be 0 for 5.25 and 1 for 3.5.
	 L	Latch mode:
			0 = read-data stays valid for about 7 usec
			1 = read-data stays valid for full byte time (Macintosh mode)
		Should be 0 for 5.25 and 1 for 3.5.
	*/

	// ISM register address = (addr>>9)&7 = the LOW 3 bits of cpuAddrRegHi.
	// MAME swim1.cpp ism_read/ism_write use `offset & 7`, and the maclc ROM's own
	// behaviour confirms it: it does WR $F16800(n=4) then RD $F17800(n=12) and the
	// value reads back, so both alias to ISM reg 4 (Phases) — only n&7 makes 4==12.
	// (Was cpuAddrRegHi[3:1] = n>>1, which scrambled every ISM register and broke
	// all ISM-mode floppy access.  See docs/findings_mame_floppy_driveid_2026-06-13.md.)
	wire [2:0] ism_reg_addr = cpuAddrRegHi[2:0];

	// ================================================================
	// IWM bit register updates (active in IWM mode only)
	// ================================================================
	always @(*) begin
		ca0Next <= ca0;
		ca1Next <= ca1;
		ca2Next <= ca2;
		lstrbNext <= lstrb;
		diskEnableExtNext <= diskEnableExt;
		diskEnableIntNext <= diskEnableInt;
		selectExternalDriveNext <= selectExternalDrive;
		q6Next <= q6;
		q7Next <= q7;

		if (!ism_mode && selectSWIM == 1'b1 && _cpuUDS == 1'b0) begin
			case (cpuAddrRegHi[3:1])
				3'h0: // ca0
					ca0Next <= cpuAddrRegHi[0];
				3'h1: // ca1
					ca1Next <= cpuAddrRegHi[0];
				3'h2: // ca2
					ca2Next <= cpuAddrRegHi[0];
				3'h3: // lstrb
					lstrbNext <= cpuAddrRegHi[0];
				3'h4: // disk enable
					if (selectExternalDrive)
						diskEnableExtNext <= cpuAddrRegHi[0];
					else
						diskEnableIntNext <= cpuAddrRegHi[0];
				3'h5: // external drive
					selectExternalDriveNext <= cpuAddrRegHi[0];
				3'h6: // Q6
					q6Next <= cpuAddrRegHi[0];
				3'h7: // Q7
					q7Next <= cpuAddrRegHi[0];
			endcase
		end
	end

	// IWM bit register update is merged into the write logic block below
	// to avoid multiple drivers on ca0/ca1/ca2/lstrb (Quartus requirement)

	// ================================================================
	// Read mux: IWM mode vs ISM mode
	// ================================================================
	always @(*) begin
		dataOutLo = 8'hEF;

		if (ism_mode) begin
			// ISM mode reads
			case (ism_reg_addr)
				// Data ($0) / Mark ($1): head of the real 2-entry FIFO. The pop
				// commits at acc_end, so the value is stable for the whole access.
				// An empty pop floats FF. With ACTION clear this is a disarmed
				// probe, not a pop: return FF and leave the FIFO and error alone.
				3'h0, 3'h1:
					dataOutLo = (!ism_mode_reg[3] || ism_fifo_pos == 0)
					            ? 8'hFF : ism_fifo[0][7:0];
				3'h2: // Error register
					dataOutLo = ism_error;
				3'h3: // Param[idx]
					dataOutLo = ism_param[ism_param_idx];
				3'h4: // Phases: all 8 written bits read back (low nibble = the
				      // live phase lines, high nibble = latched output enables).
				      // The ROM's SWIM self-test walks F5,F6,..F0 through here. F2.
					dataOutLo = {ism_phase_oe, lstrb, ca2, ca1, ca0};
				3'h5: // Setup register
					dataOutLo = ism_setup;
				3'h6: // Mode register
					dataOutLo = ism_mode_reg;
				// Handshake ($7). Read mode: b7 = FIFO not-empty, b6 = full; write
				// mode inverts to space-available. b5 = error pending, b3 = drive
				// sense, b2 = rddata. b1/b0 describe the NEWEST entry: b1 = 0 when
				// its running CRC == 0, b0 = it is a MARK; both 0 on an empty FIFO.
				3'h7:
					dataOutLo = {
						ism_mode_reg[4] ? (ism_fifo_pos <= 1) : (ism_fifo_pos != 0),
						ism_mode_reg[4] ? (ism_fifo_pos == 0) : (ism_fifo_pos == 2),
						(ism_error != 0),
						1'b0,
						ism_sense,
						1'b0,
						(ism_fifo_pos != 0) && ~ism_fifo[(ism_fifo_pos == 2'd2) ? 1 : 0][FIFO_B_CRC0],
						(ism_fifo_pos != 0) &&  ism_fifo[(ism_fifo_pos == 2'd2) ? 1 : 0][FIFO_B_MARK]};
			endcase
		end
		else begin
			// IWM mode reads (original logic)
			case ({q7Next,q6Next})
				2'b00: // data-in register: MAME iwm dispatch is `active ? data : FF`
				       // — an idle controller floats the data bus high. (Was
				       // readDataLatch unconditionally; matches lbmactwo/MAME.)
					dataOutLo <= (diskEnableExt | diskEnableInt) ? readDataLatch : 8'hFF;
				2'b01: // IWM status register: bit7=sense, bit5=ACTIVE (any drive
				       // selected — MAME ORs the enables; was AND = never active
				       // unless both drives on). bits4:0 = IWM mode. F9.
					dataOutLo <= { (selectExternalDriveNext ? senseExt : senseInt), 1'b0, diskEnableExt | diskEnableInt, iwmMode };
				2'b10: // handshake
					dataOutLo <= { _iwmBusy, _writeUnderrun, 6'b000000 };
				2'b11: // IWM mode register (write-only) or write data register
					dataOutLo <= 0;
			endcase
		end
	end

	// ================================================================
	// Write logic: IWM mode (with ISM switch detection) + ISM mode
	// ================================================================
	always @(posedge clk or negedge _reset) begin
		if (_reset == 1'b0) begin
			iwmMode <= 0;
			ism_mode <= 0;
			ism_mode_reg <= 0;
			ism_setup <= 0;
			ism_error <= 0;
			ism_param_idx <= 0;
			ism_fifo_pos <= 0;
			ism_stage_rd <= 0; ism_stage_wr <= 0; ism_stage_cnt <= 0;
			iwm_to_ism_counter <= 0;
			ism_fifo[0] <= 0;
			ism_fifo[1] <= 0;
			ism_anchor_sector <= 5'd1;
			ism_anchor_ok     <= 1'b0;
			ism_write_arm_d   <= 1'b0;
			// IWM bit registers (merged here to avoid multiple drivers)
			ca0 <= 0;
			ca1 <= 0;
			ca2 <= 0;
			lstrb <= 0;
			diskEnableExt <= 0;
			diskEnableInt <= 0;
			selectExternalDrive <= 0;
			q6 <= 0;
			q7 <= 0;
			swim_acc_d <= 1'b0;
			acc_addr_l <= 4'h0;
			acc_rw_l <= 1'b1;
			acc_data_l <= 8'h00;
			ism_phase_oe <= 4'h0;
			mfm_synced <= 1'b0;
			ism_arm_d <= 1'b0;
		end
		else if(cen) begin
			// Default: update IWM bit registers from combinational next-state
			ca0 <= ca0Next;
			ca1 <= ca1Next;
			ca2 <= ca2Next;
			lstrb <= lstrbNext;
			diskEnableExt <= diskEnableExtNext;
			diskEnableInt <= diskEnableIntNext;
			selectExternalDrive <= selectExternalDriveNext;
			q6 <= q6Next;
			q7 <= q7Next;

			// IWM-mode writes (level-held across the access, idempotent; ISM
			// register semantics commit once per access at acc_end below).
			// With {q7,q6}=11 a write goes to the data register if a drive is
			// enabled, else to the IWM mode register.
			if (_cpuRW == 0 && selectSWIM == 1'b1 && _cpuUDS == 1'b0 && !ism_mode) begin
				if ({q7Next,q6Next} == 2'b11) begin
					// with a drive enabled the byte belongs to the DRIVE, and it
					// travels there live via dataRegWrite/dataInLo above rather than
					// through a register here -- nothing ever read that register.
					if (!(diskEnableExt | diskEnableInt))
						iwmMode <= dataInLo[4:0];
				end
			end

			// --- SWIM access bookkeeping: latch the access while UDS is low;
			// side effects commit once, at the deassert edge (acc_end).
			swim_acc_d <= swim_acc;
			if (swim_acc) begin
				acc_addr_l <= cpuAddrRegHi;
				acc_rw_l   <= _cpuRW;
				acc_data_l <= dataInLo;

				// The "any non-0xF access resets the counter" rule is applied
				// LEVEL-wise, not at acc_end: cen is clk_sys/4, so two
				// back-to-back CPU accesses can share one sampled UDS-low window
				// and merge into a single acc_end. A missed reset would let an
				// unrelated run of mode writes complete the pattern; resetting
				// early is harmless, as the real sequence is four in a row.
				if (!ism_mode && cpuAddrRegHi != 4'hF) iwm_to_ism_counter <= 0;
			end

			// the engine's underrun: error b0 (MAME's write-side code, and
			// only if nothing is pending already - `&& !m_ism_error`) and
			// ACTION off, so the write stops itself as the hardware does
			if (ism_wr_unr_now) begin
				if (ism_error == 8'd0) ism_error[0] <= 1'b1;
				ism_mode_reg[3] <= 1'b0;
			end

			// ISM FIFO transactions. Generator deliveries land in the staging
			// ring; the drain refills the 2-entry CPU FIFO on cycles without
			// CPU FIFO events, so every CPU-visible semantic (pop order,
			// handshake bits, self-test full-at-2) is unchanged. A reg0 pop of
			// a MARK byte flags Error b1; pop-empty / cpu-push-full flag b2; a
			// delivery with the STAGE full drops the byte and flags b0.
			// stage_cnt arithmetic first: any FIFO-clear later in this
			// block overrides it (last nonblocking write wins).
			ism_stage_cnt <= ism_stage_cnt + {4'd0, stage_push} - {4'd0, stage_drain};
			if (stage_push) begin
				ism_stage[ism_stage_wr] <= ism_gen_word;
				ism_stage_wr <= ism_stage_wr + 4'd1;
			end
			if (ism_gen_push && ism_stage_cnt == 5'd16)
				ism_error[0] <= 1'b1;          // overrun: delivered byte lost
				                               // (MAME swim1 read-side push-full
				                               // = error 0x01, byte dropped;
				                               // CPU-side push-full stays 0x04)
			if (stage_drain) begin
				ism_fifo[ism_fifo_pos[0]] <= ism_stage[ism_stage_rd];
				ism_fifo_pos <= ism_fifo_pos + 2'd1;
				ism_stage_rd <= ism_stage_rd + 4'd1;
			end
			// FIFO movement. The engine pop and a CPU push can land on the same
			// cycle, so they are resolved TOGETHER rather than as an if/else:
			// getting that wrong loses the pushed byte and reports a spurious
			// overrun, which on a write is a torn sector.
			if (ism_pop_req) begin
				if (ism_fifo_pos != 0) begin
					ism_fifo[0]  <= ism_fifo[1];
					ism_fifo_pos <= ism_fifo_pos - 2'd1;
					// ★ THE ANCHOR, captured from the entry the guest is
					// actually taking. Not the live head, not the ring's newest
					// entry - the byte the driver has in its hand. See the FIFO
					// layout comment above and plan section 6.1.
					ism_anchor_sector <= ism_fifo[0][15:11];
					ism_anchor_ok     <= 1'b1;
					if (acc_addr_l[2:0] == 3'h0 && ism_fifo[0][FIFO_B_MARK]) ism_error[1] <= 1'b1;
				end else
					ism_error[2] <= 1'b1;          // underrun
			end
			else if (ism_wr_pop_now && ism_cpu_push) begin
				// one out, one in: the survivor shifts down and the new word
				// lands behind it, so the level is unchanged
				ism_fifo[0] <= ism_fifo[1];
				ism_fifo[ism_fifo_pos - 2'd1] <= ism_cpu_word;
			end
			else if (ism_wr_pop_now) begin
				ism_fifo[0]  <= ism_fifo[1];
				ism_fifo_pos <= ism_fifo_pos - 2'd1;
			end
			else if (ism_cpu_push) begin
				if (ism_fifo_pos < 2'd2) begin
					ism_fifo[ism_fifo_pos[0]] <= ism_cpu_word;
					ism_fifo_pos <= ism_fifo_pos + 2'd1;
				end else
					ism_error[2] <= 1'b1;
			end

			// Mark-hunt: the first delivered A1 after a read-arm sets sync;
			// bytes before it (gaps, partial fields) are dropped, which is
			// what makes Handshake b7 read 0 between fields while hunting.
			if (ism_read_active && mfm_stb_sel && !mfm_synced && mfm_mark_sel)
				mfm_synced <= 1'b1;

			// ============================================================
			// ISM register side effects — once per CPU access, at acc_end
			// ============================================================
			if (acc_end && ism_mode) begin
				if (!acc_rw_l) begin
					case (acc_addr_l[2:0])
						// 0/1/2 (FIFO pushes) are in the transaction above
						3'h3: begin // Param[idx] write, auto-increment
							ism_param[ism_param_idx] <= acc_data_l;
							ism_param_idx <= ism_param_idx + 1'b1;
						end
						3'h4: begin // Phases: low nibble drives the lines (the
						            // shared lstrb edge in floppy.v serves ISM
						            // strobes too); high nibble latched for the
						            // 8-bit readback the ROM self-test needs. F2.
							ca0   <= acc_data_l[0];
							ca1   <= acc_data_l[1];
							ca2   <= acc_data_l[2];
							lstrb <= acc_data_l[3];
							ism_phase_oe <= acc_data_l[7:4];
						end
						3'h5:
							ism_setup <= acc_data_l;
						3'h6: begin // Mode clear (AND ~data)
							ism_mode_reg  <= ism_mode_reg & ~acc_data_l;
							ism_param_idx <= 0;  // MAME: ModeClr always resets param idx
							if (acc_data_l[6]) begin
								ism_mode <= 0;   // bit6 cleared -> back to IWM
								iwm_to_ism_counter <= 0;
`ifdef SIMULATION
								$display("SWIM: ISM -> IWM (ModeClr %02x) @%0t", acc_data_l, $time);
`endif
							end
							if ((ism_mode_reg & ~acc_data_l) & 8'h01) begin
								ism_fifo_pos <= 0;
								ism_stage_rd <= 0; ism_stage_wr <= 0; ism_stage_cnt <= 0;
							end
						end
						3'h7: begin // Mode set (OR data)
							ism_mode_reg <= ism_mode_reg | acc_data_l;
							if ((ism_mode_reg | acc_data_l) & 8'h01) begin
								ism_fifo_pos <= 0;
								ism_stage_rd <= 0; ism_stage_wr <= 0; ism_stage_cnt <= 0;
							end
						end
						default: ;
					endcase
				end
				else begin
					// read side effects (FIFO pops are in the transaction above)
					if (acc_addr_l[2:0] == 3'h2) ism_error <= 0;
					if (acc_addr_l[2:0] == 3'h3) ism_param_idx <= ism_param_idx + 1'b1;
				end
			end

			// IWM->ISM switch detector: the counter runs ONLY on offset-0xF
			// accesses (write: data bit6, pattern 1,0,1,1; a read acts as
			// data=0) and ANY other SWIM access resets it. Drive enables are
			// irrelevant - the LC ROM switches with all drives disabled, and
			// GCR sector-write data goes to offset 0xD, which resets.
			if (acc_end && !ism_mode) begin
				if (acc_addr_l == 4'hF) begin
					if (acc_rw_l ? 1'b0 : acc_data_l[6]) begin
						case (iwm_to_ism_counter)
							2'd0: iwm_to_ism_counter <= 2'd1;
							2'd1: iwm_to_ism_counter <= 2'd0;
							2'd2: iwm_to_ism_counter <= 2'd3;
							2'd3: begin // 1,0,1,1 complete -> enter ISM
								ism_mode      <= 1;
								ism_mode_reg  <= 8'h40;
								ism_error     <= 0;
								ism_fifo_pos  <= 0;
								ism_param_idx <= 0;
								mfm_synced    <= 1'b0;
								iwm_to_ism_counter <= 0;
`ifdef SIMULATION
								$display("SWIM: switched to ISM mode @%0t", $time);
`endif
							end
						endcase
					end else
						iwm_to_ism_counter <= (iwm_to_ism_counter == 2'd1) ? 2'd2 : 2'd0;
				end
				else
					iwm_to_ism_counter <= 0;
			end

			// F8: entering read mode ((mode & 0x18) == 0x08 rising) restarts
			// the mark hunt and empties the FIFO — the per-field re-arm the
			// driver performs 18+ times per revolution.
			ism_arm_d <= ism_arm;
			// A read-arm restarts the shift register and the hunt, so anything
			// the anchor named belongs to a revolution that is over.
			if (ism_arm && !ism_arm_d) ism_anchor_ok <= 1'b0;
			// Entering WRITE empties the STAGING RING: whatever it still holds
			// was delivered by the head on the way past and has no business
			// reaching the medium (see stage_drain).
			// THE CPU FIFO IS NOT TOUCHED. The driver PRE-FILLS it and only
			// then sets WRITE, because an engine armed against an empty FIFO
			// underruns on its very next byte-time and stops the write.
			// The anchor also SURVIVES - it is what places the write.
			ism_write_arm_d <= ism_write_arm;
			if (ism_write_arm && !ism_write_arm_d) begin
				ism_stage_rd  <= 4'd0;
				ism_stage_wr  <= 4'd0;
				ism_stage_cnt <= 5'd0;
			end
			if (ism_arm && !ism_arm_d) begin
				mfm_synced   <= 1'b0;
				ism_fifo_pos <= 0;
				ism_stage_rd <= 0; ism_stage_wr <= 0; ism_stage_cnt <= 0;
			end

`ifdef SIMULATION
			if (ism_arm && !ism_arm_d && dbg_arm_cnt < 8'd80) begin
				dbg_arm_cnt <= dbg_arm_cnt + 1'd1;
				$display("SWIM-ISM: read ARM mode=%02x setup=%02x dev={e%b,i%b} @%0t",
				         ism_mode_reg, ism_setup, ism_devsel_ext, ism_devsel_int, $time);
			end
			if (ism_read_active && mfm_stb_sel && !mfm_synced && mfm_mark_sel && dbg_arm_cnt < 8'd80)
				$display("SWIM-ISM: mark-sync @%0t", $time);
			if (ism_pop_req && ism_fifo_pos != 0 && dbg_pop_cnt < 16'd4000) begin
				dbg_pop_cnt <= dbg_pop_cnt + 1'd1;
				$display("SWIM-ISM: pop %02x m=%b c0=%b pos=%0d",
				         ism_fifo[0][7:0], ism_fifo[0][FIFO_B_MARK], ism_fifo[0][FIFO_B_CRC0], ism_fifo_pos);
			end
			if (ism_pop_req && ism_fifo_pos == 0 && dbg_err_cnt < 8'd60) begin
				dbg_err_cnt <= dbg_err_cnt + 1'd1;
				$display("SWIM-ISM: POP-EMPTY (underrun) @%0t", $time);
			end
			if (acc_end && ism_mode && acc_rw_l && acc_addr_l[2:0] == 3'h4)
				$display("SWIM-ISM: phases rd -> %02x", {ism_phase_oe, lstrb, ca2, ca1, ca0});
			// Handshake reads, run-length compressed (the hunt loop polls ~2000x
			// per sector gap; log transitions + a repeat count, hard-capped).
			if (acc_end && ism_mode && acc_rw_l && acc_addr_l[2:0] == 3'h7) begin
				if (dbg_hs_now != dbg_hs_last) begin
					if (dbg_hs_cnt < 16'd20000) begin
						dbg_hs_cnt <= dbg_hs_cnt + 1'd1;
						$display("SWIM-ISM: HS %02x (x%0d) -> %02x pos=%0d @%0t",
						         dbg_hs_last, dbg_hs_rpt, dbg_hs_now, ism_fifo_pos, $time);
					end
					dbg_hs_last <= dbg_hs_now;
					dbg_hs_rpt  <= 16'd1;
				end else if (dbg_hs_rpt != 16'hFFFF)
					dbg_hs_rpt <= dbg_hs_rpt + 1'd1;
			end
			// Mode register writes (set/clear) — the per-sector re-arm fingerprint
			if (acc_end && ism_mode && !acc_rw_l &&
			    (acc_addr_l[2:0] == 3'h6 || acc_addr_l[2:0] == 3'h7) && dbg_mode_cnt < 16'd1200) begin
				dbg_mode_cnt <= dbg_mode_cnt + 1'd1;
				$display("SWIM-ISM: Mode%s %02x -> mode=%02x @%0t",
				         (acc_addr_l[2:0] == 3'h6) ? "Clr" : "Set", acc_data_l,
				         (acc_addr_l[2:0] == 3'h6) ? (ism_mode_reg & ~acc_data_l)
				                                   : (ism_mode_reg | acc_data_l), $time);
			end
			if (acc_end && ism_mode && !acc_rw_l && acc_addr_l[2:0] == 3'h5)
				$display("SWIM-ISM: Setup <= %02x @%0t", acc_data_l, $time);
			if (acc_end && ism_mode && acc_rw_l && acc_addr_l[2:0] == 3'h2 && ism_error != 0 && dbg_err_cnt < 8'd60) begin
				dbg_err_cnt <= dbg_err_cnt + 1'd1;
				$display("SWIM-ISM: Error rd -> %02x (cleared) @%0t", ism_error, $time);
			end
`endif
		end
	end

	// ================================================================
	// IWM read data latch (unchanged from original)
	// ================================================================
	wire iwmRead = (_cpuRW == 1'b1 && selectSWIM == 1'b1 && _cpuUDS == 1'b0 && !ism_mode);
	// Access-END edge, so the latch-clear one-shot fires once per read instead
	// of being retriggered for the whole (E-paced, ~10 cen) VPA access — see
	// the readLatchClearTimer comment below.
	reg  iwmRead_d = 1'b0;
	always @(posedge clk) if (cen) iwmRead_d <= iwmRead;
	wire iwmReadEnd = iwmRead_d && !iwmRead;
	wire anyDiskEnable = diskEnableExt | diskEnableInt;
	reg [3:0] readLatchClearTimer;
	reg [11:0] readDataArmDelay;   // post-enable squelch (~126 us at 8.125 MHz cen)
	reg anyDiskEnableD;
	wire readDataArmed = (readDataArmDelay == 12'd0);
	always @(posedge clk or negedge _reset) begin
		if (_reset == 1'b0) begin
			readDataLatch <= 0;
			readLatchClearTimer <= 0;
			readDataArmDelay <= 0;
			anyDiskEnableD <= 0;
		end
		else if(cen) begin
			anyDiskEnableD <= anyDiskEnable;

			if (readDataArmDelay != 0) begin
				readDataArmDelay <= readDataArmDelay - 1'b1;
			end

			// a countdown timer governs how long after a data latch read before the latch is cleared
			if (readLatchClearTimer != 0) begin
				readLatchClearTimer <= readLatchClearTimer - 1'b1;
			end

			// MAME clears the IWM data register when the controller enters active
			// read mode; squelch briefly so the mount's first data poll never sees
			// a stale idle-drive byte. (Ported from lbmactwo iwm.v, HW-validated.)
			if (anyDiskEnable && !anyDiskEnableD) begin
				readDataLatch <= 0;
				readLatchClearTimer <= 0;
				readDataArmDelay <= 12'h400;
			end

			// The conclusion of a valid CPU read starts the one-shot that clears
			// the latch 14 clocks later. MUST be edge-triggered on the END of
			// the access: `iwmRead` is a LEVEL true for the whole access, and on
			// the LC the SWIM sits in VPA space where an access lasts ~1.23 us,
			// longer than the 13-cen reload. Reloading from the level meant the
			// timer never reached 0, so the latch never cleared and the CPU
			// re-read the same disk byte several times; the duplicates shift
			// every following byte and the field checksum fails.
			else if (iwmReadEnd && readDataLatch[7]) begin
				readLatchClearTimer <= 4'hD;
			end

			// when the drive indicates that a new byte is ready, latch it (only
			// with a drive enabled and the post-enable squelch elapsed)
			// NOTE: the real IWM must self-synchronize with the incoming data to determine when to latch it
			if (anyDiskEnable && readDataArmed && newByteReady) begin
				readDataLatch <= readData;
			end
			else if (readLatchClearTimer == 1'b1) begin
				readDataLatch <= 0;
			end
		end
	end
	assign advanceDriveHead = readLatchClearTimer == 1'b1; // prevents overrun when debugging, does not exist on a real Mac!
endmodule

// The ISM write engine: drain the CPU-facing FIFO to the medium, one byte
// per byte-time, producing the stream rtl/mfm_write_decoder.v parses.
module ism_write_engine (
	input             clk,
	input             rst,        // synchronous, active high

	input             active,     // the engine owns the head
	input             tick,       // 1 clk, one medium byte-time

	// CPU-facing queue: the head entry and whether there is one.
	// Layout is swim.v's FIFO word: [7:0] data, [8] MARK, [9] CRC token.
	input      [15:0] q_word,
	input             q_empty,
	output            q_pop,      // 1 clk: the caller retires q_word

	// to the medium (floppy.v -> mfm_write_decoder.v)
	output reg  [7:0] o_byte,
	output reg        o_mark,
	output reg        o_stb,      // 1 clk, coincident with `tick`

	// 1 clk: the caller sets error bit 0 (if none pending) and clears ACTION
	output reg        underrun
);

	localparam Q_B_MARK = 8;      // swim.v FIFO_B_MARK
	localparam Q_B_CRC  = 9;      // swim.v FIFO_B_CRC
	localparam [15:0] CRC_SEED = 16'hCDB4;   // CRC over A1 A1 A1

	function [15:0] crc16;
		input [15:0] c;
		input  [7:0] d;
		integer i;
		reg [15:0] cc;
		begin
			cc = c ^ {d, 8'h00};
			for (i = 0; i < 8; i = i + 1)
				cc = cc[15] ? ((cc << 1) ^ 16'h1021) : (cc << 1);
			crc16 = cc;
		end
	endfunction

	reg [15:0] crc;
	reg        crc_2nd;           // MAME's retained M_CRC: the token's 2nd byte

	// A tick consumes a queue entry unless it is generating the second CRC
	// byte (nothing is popped for that one) or the queue is empty (underrun).
	// `active` belongs here as well as on the caller's tick: a module that
	// eats the guest's queue when it is not armed is wrong on its own terms.
	// REGISTERED, not combinational: as a wire this closes a same-cycle path
	// through the caller, since q_pop moves the FIFO level, which is q_empty,
	// which is a term of q_pop. Registering costs one cycle the caller does
	// not care about (the next tick is a byte-time away) and makes the
	// handshake unambiguous in any scheduler. It is still a 1-clk PULSE and
	// the caller's FIFO block runs on a clock enable, so the caller holds it
	// pending until its block takes it; `underrun` is held the same way.
	reg q_pop_r;
	assign q_pop = q_pop_r;
	wire consume = active && tick && !crc_2nd && !q_empty;

	always @(posedge clk) begin
		o_stb    <= 1'b0;
		underrun <= 1'b0;
		q_pop_r  <= consume;      // one cycle behind the tick that caused it

		if (rst) begin
			q_pop_r <= 1'b0;
			crc     <= CRC_SEED;
			crc_2nd <= 1'b0;
			o_byte  <= 8'h00;
			o_mark  <= 1'b0;
		end else if (!active) begin
			// idle: hold the post-A1A1A1 seed so an arm starts known
			crc     <= CRC_SEED;
			crc_2nd <= 1'b0;
		end else if (tick) begin
			if (crc_2nd) begin
				// second byte of the token: the same expression, because the
				// first byte has shifted the low half up (see the header)
				o_byte  <= crc[15:8];
				o_mark  <= 1'b0;
				o_stb   <= 1'b1;
				crc     <= crc16(crc, crc[15:8]);
				crc_2nd <= 1'b0;
			end else if (q_empty) begin
				// nothing reaches the medium on an underrun — a torn field is
				// better than a field with a wrong byte written into it
				underrun <= 1'b1;
			end else if (q_word[Q_B_CRC]) begin
				o_byte  <= crc[15:8];
				o_mark  <= 1'b0;
				o_stb   <= 1'b1;
				crc     <= crc16(crc, crc[15:8]);
				crc_2nd <= 1'b1;     // one token, two bytes
			end else if (q_word[Q_B_MARK]) begin
				o_byte <= q_word[7:0];
				o_mark <= 1'b1;
				o_stb  <= 1'b1;
				crc    <= CRC_SEED;  // reset, and NOT fed
			end else begin
				o_byte <= q_word[7:0];
				o_mark <= 1'b0;
				o_stb  <= 1'b1;
				crc    <= crc16(crc, q_word[7:0]);
			end
		end
	end

endmodule

