{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 09:49:14 2019 " "Info: Processing started: Thu Jun 27 09:49:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoII -c ProjetoII " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoII -c ProjetoII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradorx.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorX " "Info: Found entity 1: registradorX" {  } { { "registradorX.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradory.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorY " "Info: Found entity 1: registradorY" {  } { { "registradorY.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradorz.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorZ " "Info: Found entity 1: registradorZ" {  } { { "registradorZ.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Info: Found entity 1: controle" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Info: Found entity 1: memoria" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(16): instance has no name" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(17): instance has no name" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(13) " "Warning (10230): Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:comb_4 " "Info: Elaborating entity \"memoria\" for hierarchy \"memoria:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoria.v(12) " "Warning (10230): Verilog HDL assignment warning at memoria.v(12): truncated value with size 32 to match size of target (4)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoria.v(16) " "Warning (10230): Verilog HDL assignment warning at memoria.v(16): truncated value with size 32 to match size of target (4)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memoria.v(10) " "Warning (10270): Verilog HDL Case Statement warning at memoria.v(10): incomplete case statement has no default case item" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inX memoria.v(10) " "Warning (10240): Verilog HDL Always Construct warning at memoria.v(10): inferring latch(es) for variable \"inX\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[0\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[0\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[1\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[1\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[2\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[2\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[3\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[3\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:cont " "Info: Elaborating entity \"controle\" for hierarchy \"controle:cont\"" {  } { { "CPU.v" "cont" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controle.v(25) " "Warning (10270): Verilog HDL Case Statement warning at controle.v(25): incomplete case statement has no default case item" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tx controle.v(25) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(25): inferring latch(es) for variable \"Tx\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ty controle.v(25) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(25): inferring latch(es) for variable \"Ty\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tz controle.v(25) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(25): inferring latch(es) for variable \"Tz\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tula controle.v(25) " "Warning (10240): Verilog HDL Always Construct warning at controle.v(25): inferring latch(es) for variable \"Tula\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[0\] controle.v(25) " "Info (10041): Inferred latch for \"Tula\[0\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[1\] controle.v(25) " "Info (10041): Inferred latch for \"Tula\[1\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[2\] controle.v(25) " "Info (10041): Inferred latch for \"Tula\[2\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[3\] controle.v(25) " "Info (10041): Inferred latch for \"Tula\[3\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[0\] controle.v(25) " "Info (10041): Inferred latch for \"Tz\[0\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[1\] controle.v(25) " "Info (10041): Inferred latch for \"Tz\[1\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[2\] controle.v(25) " "Info (10041): Inferred latch for \"Tz\[2\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[3\] controle.v(25) " "Info (10041): Inferred latch for \"Tz\[3\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[0\] controle.v(25) " "Info (10041): Inferred latch for \"Ty\[0\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[1\] controle.v(25) " "Info (10041): Inferred latch for \"Ty\[1\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[2\] controle.v(25) " "Info (10041): Inferred latch for \"Ty\[2\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[3\] controle.v(25) " "Info (10041): Inferred latch for \"Ty\[3\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[0\] controle.v(25) " "Info (10041): Inferred latch for \"Tx\[0\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[1\] controle.v(25) " "Info (10041): Inferred latch for \"Tx\[1\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[2\] controle.v(25) " "Info (10041): Inferred latch for \"Tx\[2\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[3\] controle.v(25) " "Info (10041): Inferred latch for \"Tx\[3\]\" at controle.v(25)" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorX registradorX:registX " "Info: Elaborating entity \"registradorX\" for hierarchy \"registradorX:registX\"" {  } { { "CPU.v" "registX" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorY registradorY:registY " "Info: Elaborating entity \"registradorY\" for hierarchy \"registradorY:registY\"" {  } { { "CPU.v" "registY" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorZ registradorZ:registZ " "Info: Elaborating entity \"registradorZ\" for hierarchy \"registradorZ:registZ\"" {  } { { "CPU.v" "registZ" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "CPU.v" "ula" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(16) " "Warning (10270): Verilog HDL Case Statement warning at ULA.v(16): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outULA ULA.v(16) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(16): inferring latch(es) for variable \"outULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[0\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[0\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[1\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[1\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[2\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[2\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[3\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[3\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ula\|outULA\[0\] " "Warning: LATCH primitive \"ULA:ula\|outULA\[0\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ula\|outULA\[1\] " "Warning: LATCH primitive \"ULA:ula\|outULA\[1\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ula\|outULA\[2\] " "Warning: LATCH primitive \"ULA:ula\|outULA\[2\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ula\|outULA\[3\] " "Warning: LATCH primitive \"ULA:ula\|outULA\[3\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Tx\[0\] " "Warning: Latch controle:cont\|Tx\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[1\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Tx\[2\] " "Warning: Latch controle:cont\|Tx\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[1\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Ty\[0\] " "Warning: Latch controle:cont\|Ty\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[0\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Ty\[1\] " "Warning: Latch controle:cont\|Ty\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[0\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Ty\[2\] " "Warning: Latch controle:cont\|Ty\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[0\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Tz\[0\] " "Warning: Latch controle:cont\|Tz\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[2\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:cont\|Tz\[2\] " "Warning: Latch controle:cont\|Tz\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[1\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|inX\[0\] " "Warning: Latch memoria:comb_4\|inX\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[1\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|inX\[1\] " "Warning: Latch memoria:comb_4\|inX\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[0\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memoria:comb_4\|inX\[2\] " "Warning: Latch memoria:comb_4\|inX\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|outCounter\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|outCounter\[0\]" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "memoria:comb_4\|inX\[0\] controle:cont\|Tx\[0\] " "Info: Duplicate LATCH primitive \"memoria:comb_4\|inX\[0\]\" merged with LATCH primitive \"controle:cont\|Tx\[0\]\"" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[1\] GND " "Warning (13410): Pin \"Tx\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tz\[1\] GND " "Warning (13410): Pin \"Tz\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[0\] GND " "Warning (13410): Pin \"Tula\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[1\] GND " "Warning (13410): Pin \"Tula\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[2\] GND " "Warning (13410): Pin \"Tula\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[3\] GND " "Warning (13410): Pin \"outX\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inX\[3\] GND " "Warning (13410): Pin \"inX\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "count\[3\] GND " "Warning (13410): Pin \"count\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ProjetoII " "Warning: Ignored assignments for entity \"ProjetoII\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoII -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoII -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoII -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoII -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Info: Implemented 38 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 09:49:15 2019 " "Info: Processing ended: Thu Jun 27 09:49:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
