

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        5 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_BwXCoo
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2BQxEn"
Running: cat _ptx_2BQxEn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hMi3Wm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hMi3Wm --output-file  /dev/null 2> _ptx_2BQxEninfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2BQxEn _ptx2_hMi3Wm _ptx_2BQxEninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=921 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 20:45:01 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 197812 (ipc=131.9) sim_rate=32968 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 20:45:02 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 297374 (ipc=99.1) sim_rate=42482 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 20:45:03 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 401500 (ipc=80.3) sim_rate=50187 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 20:45:04 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 572828 (ipc=95.5) sim_rate=63647 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 20:45:05 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 614678 (ipc=87.8) sim_rate=61467 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 20:45:06 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 672138 (ipc=84.0) sim_rate=61103 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 20:45:07 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 732640 (ipc=81.4) sim_rate=61053 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 20:45:08 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 820302 (ipc=78.1) sim_rate=63100 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 20:45:09 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 882434 (ipc=76.7) sim_rate=63031 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 20:45:10 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 944476 (ipc=75.6) sim_rate=62965 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 20:45:11 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 1010176 (ipc=74.8) sim_rate=63136 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 20:45:12 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1077544 (ipc=74.3) sim_rate=63384 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 20:45:13 2018
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1144012 (ipc=73.8) sim_rate=63556 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 20:45:14 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1207966 (ipc=73.2) sim_rate=63577 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 20:45:15 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1274168 (ipc=72.8) sim_rate=63708 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 20:45:16 2018
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1342322 (ipc=72.6) sim_rate=63920 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 20:45:17 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1409596 (ipc=72.3) sim_rate=64072 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 20:45:18 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1474518 (ipc=71.9) sim_rate=64109 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 20:45:19 2018
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1543870 (ipc=71.8) sim_rate=64327 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 20:45:20 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1608850 (ipc=71.5) sim_rate=64354 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 20:45:21 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1679610 (ipc=71.5) sim_rate=64600 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 20:45:22 2018
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1746344 (ipc=71.3) sim_rate=64679 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 20:45:23 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1814900 (ipc=71.2) sim_rate=64817 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 20:45:24 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1880248 (ipc=71.0) sim_rate=64836 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 20:45:25 2018
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1948930 (ipc=70.9) sim_rate=64964 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 20:45:26 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 2016418 (ipc=70.8) sim_rate=65045 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 20:45:27 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2083980 (ipc=70.6) sim_rate=65124 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 20:45:28 2018
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2151764 (ipc=70.5) sim_rate=65204 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 20:45:29 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2217894 (ipc=70.4) sim_rate=65232 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 20:45:30 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2298562 (ipc=70.7) sim_rate=65673 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 20:45:31 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2369038 (ipc=70.7) sim_rate=65806 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 20:45:32 2018
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2428524 (ipc=70.4) sim_rate=65635 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 20:45:33 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2491698 (ipc=70.2) sim_rate=65571 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 20:45:34 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2541240 (ipc=69.6) sim_rate=65160 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 20:45:35 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2593718 (ipc=69.2) sim_rate=64842 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 20:45:36 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2643275 (ipc=68.7) sim_rate=64470 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 20:45:37 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2686318 (ipc=68.0) sim_rate=63959 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 20:45:38 2018
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2731514 (ipc=67.4) sim_rate=63523 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 20:45:39 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2776732 (ipc=66.9) sim_rate=63107 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 20:45:40 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2845051 (ipc=66.2) sim_rate=63223 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 20:45:41 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2887227 (ipc=65.6) sim_rate=62765 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 20:45:42 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2928522 (ipc=65.1) sim_rate=62308 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 20:45:43 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2979412 (ipc=64.8) sim_rate=62071 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 20:45:44 2018
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 3024219 (ipc=64.3) sim_rate=61718 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 20:45:45 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3066639 (ipc=63.9) sim_rate=61332 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 20:45:46 2018
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3113904 (ipc=63.5) sim_rate=61056 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 20:45:47 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3160445 (ipc=63.2) sim_rate=60777 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 20:45:48 2018
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3200287 (ipc=62.8) sim_rate=60382 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 20:45:49 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(6,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3245444 (ipc=62.4) sim_rate=60100 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 20:45:50 2018
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3288940 (ipc=62.1) sim_rate=59798 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 20:45:51 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3356028 (ipc=61.6) sim_rate=59929 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 20:45:52 2018
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3402802 (ipc=61.3) sim_rate=59698 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 20:45:53 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3439629 (ipc=60.9) sim_rate=59303 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 20:45:54 2018
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3484805 (ipc=60.6) sim_rate=59064 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 20:45:55 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(6,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3549253 (ipc=60.2) sim_rate=59154 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 20:45:56 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3589979 (ipc=59.8) sim_rate=58852 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 20:45:57 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3637849 (ipc=59.6) sim_rate=58674 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 20:45:58 2018
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3679068 (ipc=59.3) sim_rate=58397 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 20:45:59 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3721034 (ipc=59.1) sim_rate=58141 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 20:46:00 2018
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3766382 (ipc=58.8) sim_rate=57944 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 20:46:01 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3804487 (ipc=58.5) sim_rate=57643 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 20:46:02 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3868540 (ipc=58.2) sim_rate=57739 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 20:46:03 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3913355 (ipc=58.0) sim_rate=57549 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 20:46:04 2018
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 3956508 (ipc=57.8) sim_rate=57340 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 20:46:05 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 4001888 (ipc=57.6) sim_rate=57169 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 20:46:06 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4051713 (ipc=57.5) sim_rate=57066 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 20:46:07 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4094779 (ipc=57.3) sim_rate=56871 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 20:46:08 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4144662 (ipc=57.2) sim_rate=56776 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 20:46:09 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4213628 (ipc=56.9) sim_rate=56940 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 20:46:10 2018
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4260253 (ipc=56.8) sim_rate=56803 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 20:46:11 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4303700 (ipc=56.6) sim_rate=56627 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 20:46:12 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4353356 (ipc=56.5) sim_rate=56537 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 20:46:13 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4404790 (ipc=56.5) sim_rate=56471 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 20:46:14 2018
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4449530 (ipc=56.3) sim_rate=56323 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 20:46:15 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4501192 (ipc=56.3) sim_rate=56264 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 20:46:16 2018
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4549763 (ipc=56.2) sim_rate=56169 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 20:46:17 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4591160 (ipc=56.0) sim_rate=55989 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 20:46:18 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4639212 (ipc=55.9) sim_rate=55894 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 20:46:19 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4688247 (ipc=55.8) sim_rate=55812 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 20:46:20 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4736794 (ipc=55.7) sim_rate=55726 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 20:46:21 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4794190 (ipc=55.7) sim_rate=55746 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 20:46:22 2018
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 4866396 (ipc=55.6) sim_rate=55935 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 20:46:23 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 4921781 (ipc=55.6) sim_rate=55929 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 20:46:24 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4966811 (ipc=55.5) sim_rate=55806 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 20:46:25 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 5021366 (ipc=55.5) sim_rate=55792 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 20:46:26 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5075320 (ipc=55.5) sim_rate=55772 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 20:46:27 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5126279 (ipc=55.4) sim_rate=55720 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 20:46:28 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5178942 (ipc=55.4) sim_rate=55687 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 20:46:29 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5231674 (ipc=55.4) sim_rate=55656 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 20:46:30 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5283640 (ipc=55.3) sim_rate=55617 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 20:46:31 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5333331 (ipc=55.3) sim_rate=55555 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 20:46:32 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5385799 (ipc=55.2) sim_rate=55523 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 20:46:33 2018
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5444304 (ipc=55.3) sim_rate=55554 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 20:46:34 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5491006 (ipc=55.2) sim_rate=55464 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 20:46:35 2018
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5548944 (ipc=55.2) sim_rate=55489 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 20:46:36 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5628656 (ipc=55.2) sim_rate=55729 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 20:46:37 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 5685320 (ipc=55.2) sim_rate=55738 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 20:46:38 2018
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5750738 (ipc=55.3) sim_rate=55832 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 20:46:39 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 5812858 (ipc=55.4) sim_rate=55892 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 20:46:40 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 5884737 (ipc=55.5) sim_rate=56045 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 20:46:41 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5960336 (ipc=55.7) sim_rate=56229 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 20:46:42 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 6069235 (ipc=56.2) sim_rate=56721 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 20:46:43 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6186156 (ipc=56.8) sim_rate=57279 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 20:46:44 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6314025 (ipc=57.4) sim_rate=57926 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 20:46:45 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6367612 (ipc=57.6) sim_rate=57887 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 20:46:46 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6496393 (ipc=58.3) sim_rate=58526 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 20:46:47 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6634780 (ipc=59.0) sim_rate=59239 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 20:46:48 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6712955 (ipc=59.4) sim_rate=59406 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 20:46:49 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6857262 (ipc=60.2) sim_rate=60151 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 20:46:50 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 7004850 (ipc=60.9) sim_rate=60911 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 20:46:51 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 7072653 (ipc=61.2) sim_rate=60971 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 20:46:52 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7220920 (ipc=62.0) sim_rate=61717 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 20:46:53 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7302134 (ipc=62.4) sim_rate=61882 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 20:46:54 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7453697 (ipc=63.2) sim_rate=62636 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 20:46:55 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7601921 (ipc=63.9) sim_rate=63349 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 20:46:56 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 7680497 (ipc=64.3) sim_rate=63475 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 20:46:57 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7835929 (ipc=65.0) sim_rate=64228 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 20:46:58 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7988507 (ipc=65.7) sim_rate=64947 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 20:46:59 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 8053247 (ipc=66.0) sim_rate=64945 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 20:47:00 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8210517 (ipc=66.8) sim_rate=65684 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 20:47:01 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8361179 (ipc=67.4) sim_rate=66358 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 20:47:02 2018
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8439837 (ipc=67.8) sim_rate=66455 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 20:47:03 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8595743 (ipc=68.5) sim_rate=67154 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 20:47:04 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8681533 (ipc=68.9) sim_rate=67298 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 20:47:05 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8834827 (ipc=69.6) sim_rate=67960 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 20:47:06 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8912213 (ipc=69.9) sim_rate=68032 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 20:47:07 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 9067627 (ipc=70.6) sim_rate=68694 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 20:47:08 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9224355 (ipc=71.2) sim_rate=69356 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 20:47:09 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9350743 (ipc=71.7) sim_rate=69781 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 20:47:10 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9476831 (ipc=72.1) sim_rate=70198 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 20:47:11 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 9548635 (ipc=72.3) sim_rate=70210 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 20:47:12 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9682873 (ipc=72.8) sim_rate=70677 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 20:47:13 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9835151 (ipc=73.4) sim_rate=71269 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 20:47:14 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9968283 (ipc=73.8) sim_rate=71714 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 20:47:15 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 10088734 (ipc=74.2) sim_rate=72062 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 20:47:16 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10185650 (ipc=74.6) sim_rate=72238 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 20:47:17 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(5,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10311434 (ipc=75.0) sim_rate=72615 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 20:47:18 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10460749 (ipc=75.5) sim_rate=73152 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 20:47:19 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10570869 (ipc=76.0) sim_rate=73408 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 20:47:20 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10690489 (ipc=76.4) sim_rate=73727 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 20:47:21 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10860620 (ipc=77.0) sim_rate=74387 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 20:47:22 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10956824 (ipc=77.4) sim_rate=74536 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 20:47:23 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 11099301 (ipc=77.9) sim_rate=74995 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 20:47:24 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11251945 (ipc=78.4) sim_rate=75516 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 20:47:25 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(7,6,0) tid=(2,5,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11441932 (ipc=79.2) sim_rate=76279 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 20:47:26 2018
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11508488 (ipc=79.4) sim_rate=76215 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 20:47:27 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11681425 (ipc=80.0) sim_rate=76851 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 20:47:28 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11829621 (ipc=80.5) sim_rate=77317 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 20:47:29 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 12032419 (ipc=81.3) sim_rate=78132 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 20:47:30 2018
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 12104683 (ipc=81.5) sim_rate=78094 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 20:47:31 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12281687 (ipc=82.2) sim_rate=78728 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 20:47:32 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12444926 (ipc=82.7) sim_rate=79267 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 20:47:33 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12535750 (ipc=83.0) sim_rate=79340 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 20:47:34 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12642912 (ipc=83.5) sim_rate=79515 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 20:47:35 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12776695 (ipc=83.8) sim_rate=79854 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 20:47:36 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12989546 (ipc=84.6) sim_rate=80680 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 20:47:37 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(4,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 13140974 (ipc=85.1) sim_rate=81117 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 20:47:38 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 13230037 (ipc=85.4) sim_rate=81165 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 20:47:39 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13401565 (ipc=85.9) sim_rate=81716 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 20:47:40 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13577011 (ipc=86.5) sim_rate=82284 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 20:47:41 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13680322 (ipc=86.9) sim_rate=82411 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 20:47:42 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13836415 (ipc=87.3) sim_rate=82852 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 20:47:43 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13946654 (ipc=87.7) sim_rate=83015 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 20:47:44 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 14096283 (ipc=88.1) sim_rate=83409 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 20:47:45 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(8,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 14283146 (ipc=88.7) sim_rate=84018 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 20:47:46 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14351608 (ipc=88.9) sim_rate=83927 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 20:47:47 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14531802 (ipc=89.4) sim_rate=84487 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 20:47:48 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14697795 (ipc=89.9) sim_rate=84958 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 20:47:49 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14775367 (ipc=90.1) sim_rate=84915 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 20:47:50 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14945751 (ipc=90.6) sim_rate=85404 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 20:47:51 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 15134017 (ipc=91.2) sim_rate=85988 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 20:47:52 2018
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 15201125 (ipc=91.3) sim_rate=85882 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 20:47:53 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15388888 (ipc=91.9) sim_rate=86454 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 20:47:54 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15543845 (ipc=92.2) sim_rate=86837 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 20:47:55 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15730814 (ipc=92.8) sim_rate=87393 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 20:47:56 2018
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15797934 (ipc=92.9) sim_rate=87281 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 20:47:57 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(3,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15980663 (ipc=93.5) sim_rate=87805 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 20:47:58 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(8,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 16151043 (ipc=93.9) sim_rate=88257 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 20:47:59 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16326214 (ipc=94.4) sim_rate=88729 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 20:48:00 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16431286 (ipc=94.7) sim_rate=88817 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 20:48:01 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16604997 (ipc=95.2) sim_rate=89274 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 20:48:02 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16776221 (ipc=95.6) sim_rate=89712 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 20:48:03 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16877730 (ipc=95.9) sim_rate=89775 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 20:48:04 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(8,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 17031812 (ipc=96.2) sim_rate=90115 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 20:48:05 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 17222467 (ipc=96.8) sim_rate=90644 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 20:48:06 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 17393867 (ipc=97.2) sim_rate=91067 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 20:48:07 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17510118 (ipc=97.5) sim_rate=91198 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 20:48:08 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17666648 (ipc=97.9) sim_rate=91537 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 20:48:09 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17844060 (ipc=98.3) sim_rate=91979 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 20:48:10 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17941240 (ipc=98.6) sim_rate=92006 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 20:48:11 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 18112268 (ipc=99.0) sim_rate=92409 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 20:48:12 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 18220856 (ipc=99.3) sim_rate=92491 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 20:48:13 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 18396088 (ipc=99.7) sim_rate=92909 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 20:48:14 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18574919 (ipc=100.1) sim_rate=93341 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 20:48:15 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(6,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18754933 (ipc=100.6) sim_rate=93774 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 20:48:16 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18875495 (ipc=100.9) sim_rate=93907 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 20:48:17 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 19036171 (ipc=101.3) sim_rate=94238 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 20:48:18 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(8,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 19228843 (ipc=101.7) sim_rate=94723 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 20:48:19 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 19320803 (ipc=102.0) sim_rate=94709 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 20:48:20 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19502737 (ipc=102.4) sim_rate=95135 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 20:48:21 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19697955 (ipc=102.9) sim_rate=95621 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 20:48:22 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19781749 (ipc=103.0) sim_rate=95564 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 20:48:23 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19977731 (ipc=103.5) sim_rate=96046 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 20:48:24 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 20068669 (ipc=103.7) sim_rate=96022 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 20:48:25 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 20258563 (ipc=104.2) sim_rate=96469 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 20:48:26 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20452377 (ipc=104.6) sim_rate=96930 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 20:48:27 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20541147 (ipc=104.8) sim_rate=96892 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 20:48:28 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20740205 (ipc=105.3) sim_rate=97371 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 20:48:29 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20919207 (ipc=105.7) sim_rate=97753 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 20:48:30 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 21115077 (ipc=106.1) sim_rate=98209 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 20:48:31 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 21216723 (ipc=106.3) sim_rate=98225 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 20:48:32 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21400363 (ipc=106.7) sim_rate=98619 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 20:48:33 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21510695 (ipc=107.0) sim_rate=98672 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 20:48:34 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21680047 (ipc=107.3) sim_rate=98995 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 20:48:35 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21878123 (ipc=107.8) sim_rate=99446 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 20:48:36 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 22056041 (ipc=108.1) sim_rate=99801 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 20:48:37 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 22160587 (ipc=108.4) sim_rate=99822 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 20:48:38 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22343205 (ipc=108.7) sim_rate=100193 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 20:48:39 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22542515 (ipc=109.2) sim_rate=100636 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 20:48:40 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22639633 (ipc=109.4) sim_rate=100620 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 20:48:41 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22828055 (ipc=109.8) sim_rate=101009 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 20:48:42 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22941447 (ipc=110.0) sim_rate=101063 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 20:48:43 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 23115015 (ipc=110.3) sim_rate=101381 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 20:48:44 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 23296939 (ipc=110.7) sim_rate=101733 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 20:48:45 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23406225 (ipc=110.9) sim_rate=101766 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 20:48:46 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23582891 (ipc=111.2) sim_rate=102090 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 20:48:47 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23794085 (ipc=111.7) sim_rate=102560 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 20:48:48 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23887799 (ipc=111.9) sim_rate=102522 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 20:48:49 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 24066297 (ipc=112.2) sim_rate=102847 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 20:48:50 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 24269883 (ipc=112.6) sim_rate=103276 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 20:48:51 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24357253 (ipc=112.8) sim_rate=103208 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 20:48:52 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24551649 (ipc=113.1) sim_rate=103593 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 20:48:53 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24653641 (ipc=113.4) sim_rate=103586 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 20:48:54 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24840463 (ipc=113.7) sim_rate=103934 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 20:48:55 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 25046587 (ipc=114.1) sim_rate=104360 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 20:48:56 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 25124607 (ipc=114.2) sim_rate=104251 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 20:48:57 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 25337161 (ipc=114.6) sim_rate=104699 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 20:48:58 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25442019 (ipc=114.9) sim_rate=104699 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 20:48:59 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 25647295 (ipc=115.3) sim_rate=105111 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 20:49:00 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25766253 (ipc=115.5) sim_rate=105168 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 20:49:01 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25989901 (ipc=116.0) sim_rate=105650 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 20:49:02 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 26109619 (ipc=116.3) sim_rate=105706 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 20:49:03 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(8,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 26330462 (ipc=116.8) sim_rate=106171 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 20:49:04 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 26418326 (ipc=116.9) sim_rate=106097 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 20:49:05 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26633455 (ipc=117.3) sim_rate=106533 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 20:49:06 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26736618 (ipc=117.5) sim_rate=106520 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 20:49:07 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26926689 (ipc=117.8) sim_rate=106851 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 20:49:08 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 27080363 (ipc=118.0) sim_rate=107037 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 20:49:09 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 27155930 (ipc=118.1) sim_rate=106913 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 20:49:10 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27320715 (ipc=118.3) sim_rate=107140 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 20:49:11 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27484108 (ipc=118.5) sim_rate=107359 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 20:49:12 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27688538 (ipc=118.8) sim_rate=107737 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 20:49:13 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27784426 (ipc=119.0) sim_rate=107691 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 20:49:14 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(4,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27987365 (ipc=119.3) sim_rate=108059 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 20:49:15 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 28158596 (ipc=119.6) sim_rate=108302 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 20:49:16 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28241650 (ipc=119.7) sim_rate=108205 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 20:49:17 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28416523 (ipc=119.9) sim_rate=108460 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 20:49:18 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28556735 (ipc=120.0) sim_rate=108580 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 20:49:19 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 28685667 (ipc=120.0) sim_rate=108657 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 20:49:20 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(2,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28811942 (ipc=120.0) sim_rate=108724 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 20:49:21 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28970230 (ipc=120.2) sim_rate=108910 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 20:49:22 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 29049487 (ipc=120.3) sim_rate=108799 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 20:49:23 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 29186655 (ipc=120.4) sim_rate=108905 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 20:49:24 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 29319177 (ipc=120.4) sim_rate=108993 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 20:49:25 2018
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29388585 (ipc=120.4) sim_rate=108846 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 20:49:26 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(8,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29532236 (ipc=120.5) sim_rate=108975 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 20:49:27 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29685241 (ipc=120.7) sim_rate=109136 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 20:49:28 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29863224 (ipc=120.9) sim_rate=109389 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 20:49:29 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 30016762 (ipc=121.0) sim_rate=109550 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 20:49:30 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 30085835 (ipc=121.1) sim_rate=109403 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 20:49:31 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 30197049 (ipc=121.0) sim_rate=109409 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 20:49:32 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 30290784 (ipc=120.9) sim_rate=109353 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 20:49:33 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 30406883 (ipc=120.9) sim_rate=109377 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 20:49:34 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30552041 (ipc=121.0) sim_rate=109505 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 20:49:35 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30620079 (ipc=121.0) sim_rate=109357 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 20:49:36 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30732507 (ipc=121.0) sim_rate=109368 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 20:49:37 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30840998 (ipc=120.9) sim_rate=109365 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 20:49:38 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30954932 (ipc=120.9) sim_rate=109381 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 20:49:39 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 31061276 (ipc=120.9) sim_rate=109370 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 20:49:40 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 31178979 (ipc=120.8) sim_rate=109399 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 20:49:41 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 31292508 (ipc=120.8) sim_rate=109414 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 20:49:42 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31429022 (ipc=120.9) sim_rate=109508 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 20:49:43 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31545797 (ipc=120.9) sim_rate=109534 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 20:49:44 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31647874 (ipc=120.8) sim_rate=109508 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 20:49:45 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31702940 (ipc=120.8) sim_rate=109320 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 20:49:46 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31806908 (ipc=120.7) sim_rate=109302 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 20:49:47 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31913354 (ipc=120.7) sim_rate=109292 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 20:49:48 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 32027671 (ipc=120.6) sim_rate=109309 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 20:49:49 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 32155686 (ipc=120.7) sim_rate=109373 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 20:49:50 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 32272952 (ipc=120.6) sim_rate=109399 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 20:49:51 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32380962 (ipc=120.6) sim_rate=109395 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 20:49:52 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32490834 (ipc=120.6) sim_rate=109396 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 20:49:53 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32596074 (ipc=120.5) sim_rate=109382 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 20:49:54 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32716205 (ipc=120.5) sim_rate=109418 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 20:49:55 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(2,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32836065 (ipc=120.5) sim_rate=109453 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 20:49:56 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32957839 (ipc=120.5) sim_rate=109494 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 20:49:57 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(5,2,0) tid=(4,5,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 33062281 (ipc=120.4) sim_rate=109477 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 20:49:58 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 33172152 (ipc=120.4) sim_rate=109479 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 20:49:59 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 33285633 (ipc=120.4) sim_rate=109492 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 20:50:00 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(0,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33383772 (ipc=120.3) sim_rate=109454 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 20:50:01 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33506143 (ipc=120.3) sim_rate=109497 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 20:50:02 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33636349 (ipc=120.3) sim_rate=109564 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 20:50:03 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33751200 (ipc=120.3) sim_rate=109581 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 20:50:04 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33852209 (ipc=120.3) sim_rate=109554 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 20:50:05 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33962616 (ipc=120.2) sim_rate=109556 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 20:50:06 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 34098374 (ipc=120.3) sim_rate=109641 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 20:50:07 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 34157498 (ipc=120.3) sim_rate=109479 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 20:50:08 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 34267673 (ipc=120.2) sim_rate=109481 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 20:50:09 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34378326 (ipc=120.2) sim_rate=109485 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 20:50:10 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(8,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34498411 (ipc=120.2) sim_rate=109518 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 20:50:11 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34621849 (ipc=120.2) sim_rate=109562 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 20:50:12 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34725016 (ipc=120.2) sim_rate=109542 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 20:50:13 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34846854 (ipc=120.2) sim_rate=109581 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 20:50:14 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34958365 (ipc=120.1) sim_rate=109587 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 20:50:15 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 35092213 (ipc=120.2) sim_rate=109663 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 20:50:16 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 35206818 (ipc=120.2) sim_rate=109678 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 20:50:17 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 35324022 (ipc=120.1) sim_rate=109701 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 20:50:18 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 35435757 (ipc=120.1) sim_rate=109708 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 20:50:19 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35507929 (ipc=120.2) sim_rate=109592 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 20:50:20 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35635512 (ipc=120.2) sim_rate=109647 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 20:50:21 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35747669 (ipc=120.2) sim_rate=109655 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 20:50:22 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35846156 (ipc=120.1) sim_rate=109621 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 20:50:23 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35962916 (ipc=120.1) sim_rate=109643 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 20:50:24 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(8,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 36074943 (ipc=120.0) sim_rate=109650 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 20:50:25 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 36201734 (ipc=120.1) sim_rate=109702 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 20:50:26 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 36316399 (ipc=120.1) sim_rate=109717 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 20:50:27 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36428448 (ipc=120.0) sim_rate=109724 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 20:50:28 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36538283 (ipc=120.0) sim_rate=109724 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 20:50:29 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36654381 (ipc=120.0) sim_rate=109743 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 20:50:30 2018
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36715711 (ipc=120.0) sim_rate=109599 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 20:50:31 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36840280 (ipc=120.0) sim_rate=109643 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 20:50:32 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 36952575 (ipc=120.0) sim_rate=109651 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 20:50:33 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 37071367 (ipc=120.0) sim_rate=109678 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 20:50:34 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(4,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 37166881 (ipc=119.9) sim_rate=109636 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 20:50:35 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37287712 (ipc=119.9) sim_rate=109669 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 20:50:36 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37416239 (ipc=119.9) sim_rate=109725 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 20:50:37 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37544335 (ipc=119.9) sim_rate=109778 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 20:50:38 2018
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 37594993 (ipc=119.9) sim_rate=109606 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 20:50:39 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 37707584 (ipc=119.9) sim_rate=109615 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 20:50:40 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 37826673 (ipc=119.9) sim_rate=109642 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 20:50:41 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 37932674 (ipc=119.9) sim_rate=109632 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 20:50:42 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 38052196 (ipc=119.8) sim_rate=109660 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 20:50:43 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 38187764 (ipc=119.9) sim_rate=109734 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 20:50:44 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 38308547 (ipc=119.9) sim_rate=109766 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 20:50:45 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38411965 (ipc=119.9) sim_rate=109748 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 20:50:46 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(1,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38528433 (ipc=119.8) sim_rate=109767 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 20:50:47 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38650424 (ipc=119.8) sim_rate=109802 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 20:50:48 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38768236 (ipc=119.8) sim_rate=109825 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 20:50:49 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38842314 (ipc=119.9) sim_rate=109724 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 20:50:50 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38960685 (ipc=119.9) sim_rate=109748 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 20:50:51 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 39058145 (ipc=119.8) sim_rate=109713 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 20:50:52 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(7,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 39168351 (ipc=119.8) sim_rate=109715 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 20:50:53 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 39312955 (ipc=119.9) sim_rate=109812 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 20:50:54 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39448143 (ipc=119.9) sim_rate=109883 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 20:50:55 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39574199 (ipc=119.9) sim_rate=109928 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 20:50:56 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39695009 (ipc=119.9) sim_rate=109958 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 20:50:57 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39799773 (ipc=119.9) sim_rate=109944 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 20:50:58 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39923157 (ipc=119.9) sim_rate=109981 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 20:50:59 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(5,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 40037773 (ipc=119.9) sim_rate=109993 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 20:51:00 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 40172257 (ipc=119.9) sim_rate=110060 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 20:51:01 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 40321796 (ipc=120.0) sim_rate=110168 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 20:51:02 2018
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40383430 (ipc=120.0) sim_rate=110036 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 20:51:03 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(6,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40521525 (ipc=119.9) sim_rate=110112 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 20:51:04 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40637068 (ipc=119.9) sim_rate=110127 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 20:51:05 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40762766 (ipc=119.9) sim_rate=110169 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 20:51:06 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40832706 (ipc=119.9) sim_rate=110061 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 20:51:07 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40994817 (ipc=120.0) sim_rate=110201 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 20:51:08 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(7,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 41127587 (ipc=120.1) sim_rate=110261 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 20:51:09 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 41235391 (ipc=120.0) sim_rate=110255 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 20:51:10 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 41336668 (ipc=120.0) sim_rate=110231 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 20:51:11 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 41444711 (ipc=120.0) sim_rate=110225 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 20:51:12 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41575628 (ipc=120.0) sim_rate=110280 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 20:51:13 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41734527 (ipc=120.1) sim_rate=110408 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 20:51:14 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(6,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41795617 (ipc=120.1) sim_rate=110278 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 20:51:15 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41929201 (ipc=120.1) sim_rate=110340 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 20:51:16 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 42070081 (ipc=120.0) sim_rate=110420 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 20:51:17 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 42188392 (ipc=120.0) sim_rate=110440 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 20:51:18 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 42325973 (ipc=120.1) sim_rate=110511 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 20:51:19 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42396140 (ipc=120.1) sim_rate=110406 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 20:51:20 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42521835 (ipc=120.1) sim_rate=110446 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 20:51:21 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42653022 (ipc=120.1) sim_rate=110500 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 20:51:22 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(4,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42766793 (ipc=120.1) sim_rate=110508 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 20:51:23 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42885632 (ipc=120.1) sim_rate=110529 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 20:51:24 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 43004323 (ipc=120.1) sim_rate=110550 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 20:51:25 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(4,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 43155452 (ipc=120.2) sim_rate=110655 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 20:51:26 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 43264382 (ipc=120.2) sim_rate=110650 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 20:51:27 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 43385292 (ipc=120.2) sim_rate=110676 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 20:51:28 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43505269 (ipc=120.2) sim_rate=110700 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 20:51:29 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43633245 (ipc=120.2) sim_rate=110744 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 20:51:30 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43765111 (ipc=120.2) sim_rate=110797 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 20:51:31 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43909414 (ipc=120.3) sim_rate=110882 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 20:51:32 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 44037651 (ipc=120.3) sim_rate=110926 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 20:51:33 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 44103970 (ipc=120.3) sim_rate=110813 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 20:51:34 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 44208224 (ipc=120.3) sim_rate=110797 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 20:51:35 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 44383636 (ipc=120.3) sim_rate=110959 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 20:51:36 2018
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44452873 (ipc=120.3) sim_rate=110855 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 20:51:37 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44610277 (ipc=120.4) sim_rate=110970 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 20:51:38 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44700861 (ipc=120.5) sim_rate=110920 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 20:51:39 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44835807 (ipc=120.5) sim_rate=110979 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 20:51:40 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,5,0) tid=(2,3,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44979526 (ipc=120.4) sim_rate=111060 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 20:51:41 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 45100502 (ipc=120.4) sim_rate=111084 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 20:51:42 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(2,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 45246078 (ipc=120.5) sim_rate=111169 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 20:51:43 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 45345345 (ipc=120.6) sim_rate=111140 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 20:51:44 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45492589 (ipc=120.7) sim_rate=111228 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 20:51:45 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45618360 (ipc=120.7) sim_rate=111264 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 20:51:46 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 45661616 (ipc=120.6) sim_rate=111098 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 20:51:47 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45838774 (ipc=120.6) sim_rate=111259 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 20:51:48 2018
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 45917953 (ipc=120.7) sim_rate=111181 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 20:51:49 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(4,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 46088911 (ipc=120.8) sim_rate=111325 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 20:51:50 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 46237746 (ipc=120.9) sim_rate=111416 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 20:51:51 2018
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 46297007 (ipc=120.9) sim_rate=111290 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 20:51:52 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 46396641 (ipc=120.8) sim_rate=111262 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 20:51:53 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 46527532 (ipc=120.9) sim_rate=111309 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 20:51:54 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(8,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46693666 (ipc=121.0) sim_rate=111440 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 20:51:55 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46828084 (ipc=121.0) sim_rate=111495 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 20:51:56 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46947509 (ipc=121.0) sim_rate=111514 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 20:51:57 2018
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 47008215 (ipc=121.0) sim_rate=111393 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 20:51:58 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 47134449 (ipc=121.0) sim_rate=111428 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 20:51:59 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 47274080 (ipc=121.1) sim_rate=111495 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 20:52:00 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 47345582 (ipc=121.1) sim_rate=111401 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 20:52:01 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 47482363 (ipc=121.1) sim_rate=111460 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 20:52:02 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47594252 (ipc=121.1) sim_rate=111461 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 20:52:03 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47696340 (ipc=121.1) sim_rate=111440 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 20:52:04 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47807551 (ipc=121.0) sim_rate=111439 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 20:52:05 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(4,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47943291 (ipc=121.1) sim_rate=111496 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 20:52:06 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 48057171 (ipc=121.1) sim_rate=111501 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 20:52:07 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 48130468 (ipc=121.1) sim_rate=111413 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 20:52:08 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 48240153 (ipc=121.1) sim_rate=111409 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 20:52:09 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 48345573 (ipc=121.0) sim_rate=111395 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 20:52:10 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 48447013 (ipc=121.0) sim_rate=111372 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 20:52:11 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(5,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48561801 (ipc=121.0) sim_rate=111380 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 20:52:12 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48621567 (ipc=120.9) sim_rate=111262 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 20:52:13 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48720355 (ipc=120.9) sim_rate=111233 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 20:52:14 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(5,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 48825786 (ipc=120.9) sim_rate=111220 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 20:52:15 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 48924101 (ipc=120.8) sim_rate=111191 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 20:52:16 2018
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48966272 (ipc=120.8) sim_rate=111034 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 20:52:17 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 49075105 (ipc=120.7) sim_rate=111029 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 20:52:18 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 49174273 (ipc=120.7) sim_rate=111002 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 20:52:19 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49265355 (ipc=120.6) sim_rate=110958 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 20:52:20 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 49414827 (ipc=120.5) sim_rate=111044 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 20:52:21 2018
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49456935 (ipc=120.5) sim_rate=110889 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 20:52:22 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49547503 (ipc=120.4) sim_rate=110844 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 20:52:23 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49633471 (ipc=120.3) sim_rate=110788 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 20:52:24 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49733311 (ipc=120.3) sim_rate=110764 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 20:52:25 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49832587 (ipc=120.2) sim_rate=110739 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 20:52:26 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49927179 (ipc=120.2) sim_rate=110703 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 20:52:27 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 50012797 (ipc=120.1) sim_rate=110647 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 20:52:28 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 50102111 (ipc=120.0) sim_rate=110600 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 20:52:29 2018
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 50193251 (ipc=119.9) sim_rate=110557 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 20:52:30 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50280465 (ipc=119.9) sim_rate=110506 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 20:52:31 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50381211 (ipc=119.8) sim_rate=110485 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 20:52:32 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 50470501 (ipc=119.7) sim_rate=110438 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 20:52:33 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50570011 (ipc=119.7) sim_rate=110414 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 20:52:34 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50646505 (ipc=119.6) sim_rate=110340 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 20:52:35 2018
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50690683 (ipc=119.6) sim_rate=110197 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 20:52:36 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50816297 (ipc=119.4) sim_rate=110230 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 20:52:37 2018
GPGPU-Sim uArch: cycles simulated: 426000  inst.: 50852213 (ipc=119.4) sim_rate=110069 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 20:52:38 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50936549 (ipc=119.3) sim_rate=110014 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 20:52:39 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 51027393 (ipc=119.2) sim_rate=109972 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 20:52:40 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 51120657 (ipc=119.2) sim_rate=109936 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 20:52:41 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 51202931 (ipc=119.1) sim_rate=109877 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 20:52:42 2018
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 51287943 (ipc=119.0) sim_rate=109824 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 20:52:43 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51358501 (ipc=118.9) sim_rate=109740 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 20:52:44 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51435999 (ipc=118.8) sim_rate=109671 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 20:52:45 2018
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51474217 (ipc=118.7) sim_rate=109519 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 20:52:46 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51557757 (ipc=118.7) sim_rate=109464 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 20:52:47 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51638841 (ipc=118.6) sim_rate=109404 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 20:52:48 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51758379 (ipc=118.4) sim_rate=109425 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 20:52:49 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(8,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51795213 (ipc=118.4) sim_rate=109272 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 20:52:50 2018
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51880041 (ipc=118.3) sim_rate=109221 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 20:52:51 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51955863 (ipc=118.2) sim_rate=109150 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 20:52:52 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 52038739 (ipc=118.1) sim_rate=109095 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 20:52:53 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 52122043 (ipc=118.1) sim_rate=109041 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 20:52:54 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 52195137 (ipc=118.0) sim_rate=108966 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 20:52:55 2018
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 52279765 (ipc=117.9) sim_rate=108916 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 20:52:56 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 52320939 (ipc=117.8) sim_rate=108775 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 20:52:57 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52396827 (ipc=117.7) sim_rate=108707 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 20:52:58 2018
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52478901 (ipc=117.7) sim_rate=108651 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 20:52:59 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52556911 (ipc=117.6) sim_rate=108588 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 20:53:00 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52629253 (ipc=117.5) sim_rate=108513 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 20:53:01 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52704019 (ipc=117.4) sim_rate=108444 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 20:53:02 2018
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52781887 (ipc=117.3) sim_rate=108381 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 20:53:03 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52862901 (ipc=117.2) sim_rate=108325 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 20:53:04 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52931491 (ipc=117.1) sim_rate=108244 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 20:53:05 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 53013003 (ipc=117.0) sim_rate=108189 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 20:53:06 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 53094013 (ipc=116.9) sim_rate=108134 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 20:53:07 2018
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 53163463 (ipc=116.8) sim_rate=108055 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 20:53:08 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 53244823 (ipc=116.8) sim_rate=108001 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 20:53:09 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 53313331 (ipc=116.7) sim_rate=107921 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 20:53:10 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53392395 (ipc=116.6) sim_rate=107863 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 20:53:11 2018
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 53434119 (ipc=116.5) sim_rate=107730 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 20:53:12 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53516595 (ipc=116.5) sim_rate=107679 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 20:53:13 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53603001 (ipc=116.4) sim_rate=107636 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 20:53:14 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(7,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53693245 (ipc=116.3) sim_rate=107601 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 20:53:15 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(2,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53791327 (ipc=116.3) sim_rate=107582 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 20:53:16 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53889229 (ipc=116.3) sim_rate=107563 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 20:53:17 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53993005 (ipc=116.2) sim_rate=107555 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 20:53:18 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(4,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 54085633 (ipc=116.2) sim_rate=107526 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 20:53:19 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 54186729 (ipc=116.2) sim_rate=107513 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 20:53:20 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 54286673 (ipc=116.1) sim_rate=107498 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 20:53:21 2018
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 54384339 (ipc=116.1) sim_rate=107478 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 20:53:22 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(5,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(5,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54487133 (ipc=116.1) sim_rate=107469 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 20:53:23 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54588014 (ipc=116.0) sim_rate=107456 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 20:53:24 2018
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54676524 (ipc=116.0) sim_rate=107419 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 20:53:25 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54766145 (ipc=115.9) sim_rate=107384 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 20:53:26 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54852427 (ipc=115.8) sim_rate=107343 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 20:53:27 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(3,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54934709 (ipc=115.8) sim_rate=107294 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 20:53:28 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 55011564 (ipc=115.7) sim_rate=107235 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 20:53:29 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 55095541 (ipc=115.6) sim_rate=107189 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 20:53:30 2018
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 55173291 (ipc=115.5) sim_rate=107132 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 20:53:31 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(2,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 55250926 (ipc=115.5) sim_rate=107075 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 20:53:32 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(7,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 55342818 (ipc=115.4) sim_rate=107046 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 20:53:33 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 55434356 (ipc=115.4) sim_rate=107016 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 20:53:34 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55533417 (ipc=115.3) sim_rate=107000 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 20:53:35 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55619666 (ipc=115.3) sim_rate=106960 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 20:53:36 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55706014 (ipc=115.2) sim_rate=106921 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 20:53:37 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(0,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55789832 (ipc=115.1) sim_rate=106877 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 20:53:38 2018
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55874010 (ipc=115.1) sim_rate=106833 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 20:53:39 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55961289 (ipc=115.0) sim_rate=106796 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 20:53:40 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 56002775 (ipc=115.0) sim_rate=106671 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 20:53:41 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 56082194 (ipc=114.9) sim_rate=106620 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 20:53:42 2018
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 56171039 (ipc=114.9) sim_rate=106586 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 20:53:43 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 56255909 (ipc=114.8) sim_rate=106545 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 20:53:44 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 56344322 (ipc=114.8) sim_rate=106511 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 20:53:45 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56460669 (ipc=114.6) sim_rate=106529 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 20:53:46 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(1,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56553336 (ipc=114.6) sim_rate=106503 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 20:53:47 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(2,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56631663 (ipc=114.5) sim_rate=106450 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 20:53:48 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56714773 (ipc=114.5) sim_rate=106406 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 20:53:49 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56797029 (ipc=114.4) sim_rate=106361 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 20:53:50 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56883833 (ipc=114.3) sim_rate=106324 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 20:53:51 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(8,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56968070 (ipc=114.3) sim_rate=106283 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 20:53:52 2018
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 57049606 (ipc=114.2) sim_rate=106237 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 20:53:53 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(8,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 57160212 (ipc=114.1) sim_rate=106245 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 20:53:54 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 57227788 (ipc=114.0) sim_rate=106174 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 20:53:55 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 57328955 (ipc=113.9) sim_rate=106164 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 20:53:56 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 57391115 (ipc=113.8) sim_rate=106083 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 20:53:57 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57462279 (ipc=113.7) sim_rate=106018 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 20:53:58 2018
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57530269 (ipc=113.6) sim_rate=105948 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 20:53:59 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57613870 (ipc=113.5) sim_rate=105907 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 20:54:00 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57680741 (ipc=113.4) sim_rate=105836 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 20:54:01 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57787344 (ipc=113.3) sim_rate=105837 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 20:54:02 2018
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57851300 (ipc=113.2) sim_rate=105761 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 20:54:03 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57939750 (ipc=113.1) sim_rate=105729 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 20:54:04 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57999108 (ipc=112.9) sim_rate=105645 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 20:54:05 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(5,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 58059514 (ipc=112.8) sim_rate=105562 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 20:54:06 2018
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 58150051 (ipc=112.7) sim_rate=105535 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 20:54:07 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(0,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 58220042 (ipc=112.6) sim_rate=105471 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 20:54:08 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 58281168 (ipc=112.5) sim_rate=105390 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 20:54:09 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58381565 (ipc=112.4) sim_rate=105381 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 20:54:10 2018
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 58439137 (ipc=112.3) sim_rate=105295 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 20:54:11 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58500508 (ipc=112.2) sim_rate=105216 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 20:54:12 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 58578091 (ipc=112.0) sim_rate=105167 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 20:54:13 2018
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 58640720 (ipc=111.9) sim_rate=105090 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 20:54:14 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58732090 (ipc=111.8) sim_rate=105066 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 20:54:15 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58801774 (ipc=111.7) sim_rate=105003 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 20:54:16 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 58864623 (ipc=111.6) sim_rate=104928 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 20:54:17 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(4,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58957018 (ipc=111.4) sim_rate=104905 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 20:54:18 2018
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 59018297 (ipc=111.4) sim_rate=104828 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 20:54:19 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 59098269 (ipc=111.2) sim_rate=104784 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 20:54:20 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 59185633 (ipc=111.0) sim_rate=104753 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 20:54:21 2018
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 59239253 (ipc=110.9) sim_rate=104662 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 20:54:22 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(8,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 59325425 (ipc=110.8) sim_rate=104630 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 20:54:23 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59387187 (ipc=110.7) sim_rate=104554 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 20:54:24 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59466367 (ipc=110.5) sim_rate=104510 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 20:54:25 2018
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59531219 (ipc=110.4) sim_rate=104440 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 20:54:26 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59609918 (ipc=110.3) sim_rate=104395 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 20:54:27 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59664931 (ipc=110.2) sim_rate=104309 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 20:54:28 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59748688 (ipc=110.0) sim_rate=104273 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 20:54:29 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(7,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59840351 (ipc=109.9) sim_rate=104251 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 20:54:30 2018
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59907701 (ipc=109.8) sim_rate=104187 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 20:54:31 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 59989172 (ipc=109.7) sim_rate=104147 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 20:54:32 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 60070000 (ipc=109.6) sim_rate=104107 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 20:54:33 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 60164487 (ipc=109.5) sim_rate=104090 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 20:54:34 2018
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 60223428 (ipc=109.4) sim_rate=104012 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 20:54:35 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(7,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 552000  inst.: 60326273 (ipc=109.3) sim_rate=104010 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 20:54:36 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 60380635 (ipc=109.2) sim_rate=103925 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 20:54:37 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(1,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60442417 (ipc=109.1) sim_rate=103852 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 20:54:38 2018
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60508328 (ipc=109.0) sim_rate=103787 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 20:54:39 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 556000  inst.: 60581777 (ipc=109.0) sim_rate=103735 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 20:54:40 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60646105 (ipc=108.9) sim_rate=103668 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 20:54:41 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 60753709 (ipc=108.8) sim_rate=103675 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 20:54:42 2018
GPGPU-Sim uArch: cycles simulated: 559500  inst.: 60815823 (ipc=108.7) sim_rate=103604 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 20:54:43 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60882102 (ipc=108.6) sim_rate=103540 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 20:54:44 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60945767 (ipc=108.5) sim_rate=103473 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 20:54:45 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 61039211 (ipc=108.4) sim_rate=103456 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 20:54:46 2018
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 61101864 (ipc=108.3) sim_rate=103387 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 20:54:47 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 61172060 (ipc=108.3) sim_rate=103331 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 20:54:48 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 61244795 (ipc=108.2) sim_rate=103279 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 20:54:49 2018
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 61313038 (ipc=108.1) sim_rate=103220 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 20:54:50 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(6,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61382769 (ipc=108.1) sim_rate=103164 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 20:54:51 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61446239 (ipc=108.0) sim_rate=103097 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 20:54:52 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61515295 (ipc=107.9) sim_rate=103040 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 20:54:53 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(1,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61616314 (ipc=107.8) sim_rate=103037 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 20:54:54 2018
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 61679075 (ipc=107.7) sim_rate=102970 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 20:54:55 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61776090 (ipc=107.6) sim_rate=102960 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 20:54:56 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61854969 (ipc=107.6) sim_rate=102920 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 20:54:57 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 61918800 (ipc=107.5) sim_rate=102855 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 20:54:58 2018
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61988543 (ipc=107.4) sim_rate=102800 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 20:54:59 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 62048033 (ipc=107.3) sim_rate=102728 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 20:55:00 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(6,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 62126496 (ipc=107.3) sim_rate=102688 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 20:55:01 2018
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 62189652 (ipc=107.2) sim_rate=102623 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 20:55:02 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 62281646 (ipc=107.1) sim_rate=102605 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 20:55:03 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 62341290 (ipc=107.0) sim_rate=102535 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 20:55:04 2018
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62407358 (ipc=107.0) sim_rate=102475 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 20:55:05 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62467638 (ipc=106.9) sim_rate=102405 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 20:55:06 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62541502 (ipc=106.8) sim_rate=102359 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 20:55:07 2018
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62605313 (ipc=106.7) sim_rate=102296 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 20:55:08 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(3,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62676083 (ipc=106.7) sim_rate=102244 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 20:55:09 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62744253 (ipc=106.6) sim_rate=102189 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 20:55:10 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62817088 (ipc=106.6) sim_rate=102141 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 20:55:11 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62884108 (ipc=106.5) sim_rate=102084 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 20:55:12 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62948740 (ipc=106.4) sim_rate=102023 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 20:55:13 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(4,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 63054578 (ipc=106.3) sim_rate=102030 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 20:55:14 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(4,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 63120521 (ipc=106.3) sim_rate=101971 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 20:55:15 2018
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 63191227 (ipc=106.2) sim_rate=101921 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 20:55:16 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 63268528 (ipc=106.2) sim_rate=101881 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 20:55:17 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 63332271 (ipc=106.1) sim_rate=101820 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 20:55:18 2018
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 63399709 (ipc=106.0) sim_rate=101765 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 20:55:19 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63468470 (ipc=106.0) sim_rate=101712 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 20:55:20 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63537753 (ipc=105.9) sim_rate=101660 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 20:55:21 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63602937 (ipc=105.8) sim_rate=101602 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 20:55:22 2018
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63667269 (ipc=105.8) sim_rate=101542 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 20:55:23 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63735860 (ipc=105.7) sim_rate=101490 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 20:55:24 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63795838 (ipc=105.6) sim_rate=101424 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 20:55:25 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(2,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63864200 (ipc=105.6) sim_rate=101371 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 20:55:26 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(7,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63931174 (ipc=105.5) sim_rate=101317 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 20:55:27 2018
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 63994110 (ipc=105.4) sim_rate=101256 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 20:55:28 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 64061383 (ipc=105.4) sim_rate=101202 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 20:55:29 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 64128856 (ipc=105.3) sim_rate=101149 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 20:55:30 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(0,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 64222204 (ipc=105.2) sim_rate=101137 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 20:55:31 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 64285663 (ipc=105.1) sim_rate=101078 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 20:55:32 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64346901 (ipc=105.1) sim_rate=101015 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 20:55:33 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64410240 (ipc=105.0) sim_rate=100956 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 20:55:34 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64473613 (ipc=104.9) sim_rate=100897 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 20:55:35 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(7,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64538812 (ipc=104.9) sim_rate=100841 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 20:55:36 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(8,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64607609 (ipc=104.8) sim_rate=100791 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 20:55:37 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 64699954 (ipc=104.7) sim_rate=100778 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 20:55:38 2018
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64756948 (ipc=104.6) sim_rate=100710 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 20:55:39 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64819467 (ipc=104.5) sim_rate=100651 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 20:55:40 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64881229 (ipc=104.5) sim_rate=100591 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 20:55:41 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(7,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64966883 (ipc=104.4) sim_rate=100567 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 20:55:42 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 65029716 (ipc=104.3) sim_rate=100509 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 20:55:43 2018
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 65090386 (ipc=104.2) sim_rate=100448 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 20:55:44 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 65146266 (ipc=104.2) sim_rate=100379 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 20:55:45 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 65201889 (ipc=104.1) sim_rate=100310 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 20:55:46 2018
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 65288401 (ipc=104.0) sim_rate=100289 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 20:55:47 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 65341611 (ipc=103.9) sim_rate=100217 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 20:55:48 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 65400257 (ipc=103.8) sim_rate=100153 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 20:55:49 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65486679 (ipc=103.7) sim_rate=100132 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 20:55:50 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 65541779 (ipc=103.6) sim_rate=100063 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 20:55:51 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65607637 (ipc=103.6) sim_rate=100011 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 20:55:52 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(8,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65690580 (ipc=103.4) sim_rate=99985 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 20:55:53 2018
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65752200 (ipc=103.4) sim_rate=99927 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 20:55:54 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65808653 (ipc=103.3) sim_rate=99861 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 20:55:55 2018
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65859068 (ipc=103.2) sim_rate=99786 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 20:55:56 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(7,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65947872 (ipc=103.1) sim_rate=99769 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 20:55:57 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 66005495 (ipc=103.1) sim_rate=99706 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 20:55:58 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 66056565 (ipc=103.0) sim_rate=99632 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 20:55:59 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 66110975 (ipc=102.9) sim_rate=99564 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 20:56:00 2018
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 66169157 (ipc=102.8) sim_rate=99502 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 20:56:01 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 66256001 (ipc=102.7) sim_rate=99483 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 20:56:02 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 66315217 (ipc=102.7) sim_rate=99423 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 20:56:03 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66371217 (ipc=102.6) sim_rate=99358 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 20:56:04 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66456083 (ipc=102.5) sim_rate=99336 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 20:56:05 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66515570 (ipc=102.4) sim_rate=99276 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 20:56:06 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66566642 (ipc=102.3) sim_rate=99205 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 20:56:07 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66625805 (ipc=102.3) sim_rate=99145 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 20:56:08 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66715063 (ipc=102.2) sim_rate=99130 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 20:56:09 2018
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66774259 (ipc=102.1) sim_rate=99071 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 20:56:10 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66863837 (ipc=102.0) sim_rate=99057 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 20:56:11 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66920994 (ipc=101.9) sim_rate=98995 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 20:56:12 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 67003557 (ipc=101.8) sim_rate=98971 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 20:56:13 2018
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 67058570 (ipc=101.8) sim_rate=98906 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 20:56:14 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 67122065 (ipc=101.7) sim_rate=98854 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 20:56:15 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 67209489 (ipc=101.6) sim_rate=98837 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 20:56:16 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 67296821 (ipc=101.5) sim_rate=98820 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 20:56:17 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 67357344 (ipc=101.4) sim_rate=98764 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 20:56:18 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(8,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67453185 (ipc=101.4) sim_rate=98760 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 20:56:19 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67501023 (ipc=101.3) sim_rate=98685 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 20:56:20 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67588135 (ipc=101.2) sim_rate=98668 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 20:56:21 2018
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67651583 (ipc=101.1) sim_rate=98617 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 20:56:22 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67730796 (ipc=101.0) sim_rate=98589 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 20:56:23 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67786495 (ipc=100.9) sim_rate=98526 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 20:56:24 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67868517 (ipc=100.8) sim_rate=98502 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 20:56:25 2018
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67928002 (ipc=100.8) sim_rate=98446 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 20:56:26 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67989424 (ipc=100.7) sim_rate=98392 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 20:56:27 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 68077205 (ipc=100.6) sim_rate=98377 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 20:56:28 2018
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 68133254 (ipc=100.6) sim_rate=98316 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 20:56:29 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 678500  inst.: 68187846 (ipc=100.5) sim_rate=98253 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 20:56:30 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68275392 (ipc=100.4) sim_rate=98237 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 20:56:31 2018
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 68334287 (ipc=100.3) sim_rate=98181 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 20:56:32 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 68390612 (ipc=100.3) sim_rate=98121 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 20:56:33 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68472587 (ipc=100.2) sim_rate=98098 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 20:56:34 2018
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 68522560 (ipc=100.1) sim_rate=98029 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 20:56:35 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68607290 (ipc=100.0) sim_rate=98010 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 20:56:36 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68696278 (ipc=99.9) sim_rate=97997 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 20:56:37 2018
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68752607 (ipc=99.9) sim_rate=97938 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 20:56:38 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 68817955 (ipc=99.8) sim_rate=97891 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 20:56:39 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68901669 (ipc=99.7) sim_rate=97871 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 20:56:40 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 68959732 (ipc=99.7) sim_rate=97815 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 20:56:41 2018
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 69013142 (ipc=99.6) sim_rate=97752 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 20:56:42 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 69092581 (ipc=99.5) sim_rate=97726 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 20:56:43 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(0,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 69173157 (ipc=99.4) sim_rate=97702 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 20:56:44 2018
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 69230682 (ipc=99.3) sim_rate=97645 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 20:56:45 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 69286744 (ipc=99.3) sim_rate=97586 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 20:56:46 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 69371658 (ipc=99.2) sim_rate=97569 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 20:56:47 2018
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69425348 (ipc=99.1) sim_rate=97507 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 20:56:48 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69478882 (ipc=99.0) sim_rate=97445 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 20:56:49 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69563207 (ipc=99.0) sim_rate=97427 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 20:56:50 2018
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69618119 (ipc=98.9) sim_rate=97367 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 20:56:51 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69673163 (ipc=98.8) sim_rate=97308 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 20:56:52 2018
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69725049 (ipc=98.8) sim_rate=97245 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 20:56:53 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(1,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69775549 (ipc=98.7) sim_rate=97180 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 20:56:54 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69856471 (ipc=98.6) sim_rate=97157 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 20:56:55 2018
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69912104 (ipc=98.5) sim_rate=97100 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 20:56:56 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69966774 (ipc=98.5) sim_rate=97041 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 20:56:57 2018
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 70021781 (ipc=98.4) sim_rate=96983 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 20:56:58 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 70078506 (ipc=98.4) sim_rate=96927 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 20:56:59 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 70165494 (ipc=98.3) sim_rate=96913 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 20:57:00 2018
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 70226699 (ipc=98.2) sim_rate=96864 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 20:57:01 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 70279527 (ipc=98.2) sim_rate=96803 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 20:57:02 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70334831 (ipc=98.1) sim_rate=96746 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 20:57:03 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70429803 (ipc=98.0) sim_rate=96744 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 20:57:04 2018
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70484699 (ipc=98.0) sim_rate=96686 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 20:57:05 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70540666 (ipc=97.9) sim_rate=96631 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 20:57:06 2018
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70594022 (ipc=97.8) sim_rate=96571 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 20:57:07 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 70648359 (ipc=97.8) sim_rate=96514 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 20:57:08 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(7,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70734889 (ipc=97.7) sim_rate=96500 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 20:57:09 2018
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 70798351 (ipc=97.7) sim_rate=96455 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 20:57:10 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70853487 (ipc=97.6) sim_rate=96399 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 20:57:11 2018
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70914901 (ipc=97.5) sim_rate=96351 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 20:57:12 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70991275 (ipc=97.4) sim_rate=96324 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 20:57:13 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 71046144 (ipc=97.4) sim_rate=96268 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 20:57:14 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 71134271 (ipc=97.3) sim_rate=96257 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 20:57:15 2018
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 71191782 (ipc=97.3) sim_rate=96205 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 20:57:16 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 71249935 (ipc=97.2) sim_rate=96153 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 20:57:17 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 71338557 (ipc=97.1) sim_rate=96143 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 20:57:18 2018
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71397870 (ipc=97.1) sim_rate=96094 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 20:57:19 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71457571 (ipc=97.0) sim_rate=96045 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 20:57:20 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 737500  inst.: 71517126 (ipc=97.0) sim_rate=95996 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 20:57:21 2018
GPGPU-Sim uArch: cycles simulated: 739000  inst.: 71601999 (ipc=96.9) sim_rate=95981 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 20:57:22 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 71655811 (ipc=96.8) sim_rate=95924 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 20:57:23 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 741000  inst.: 71717419 (ipc=96.8) sim_rate=95878 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 20:57:24 2018
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 71800348 (ipc=96.7) sim_rate=95861 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 20:57:25 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(1,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 71854868 (ipc=96.6) sim_rate=95806 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 20:57:26 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 744500  inst.: 71909287 (ipc=96.6) sim_rate=95751 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 20:57:27 2018
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 71961869 (ipc=96.5) sim_rate=95693 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 20:57:28 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 747000  inst.: 72047819 (ipc=96.4) sim_rate=95681 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 20:57:29 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(0,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 748000  inst.: 72108735 (ipc=96.4) sim_rate=95634 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 20:57:30 2018
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 72167372 (ipc=96.4) sim_rate=95585 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 20:57:31 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72232883 (ipc=96.3) sim_rate=95546 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 20:57:32 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 72320811 (ipc=96.2) sim_rate=95536 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 20:57:33 2018
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 72375010 (ipc=96.2) sim_rate=95481 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 20:57:34 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72432764 (ipc=96.1) sim_rate=95431 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 20:57:35 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72517579 (ipc=96.0) sim_rate=95417 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 20:57:36 2018
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 72574519 (ipc=96.0) sim_rate=95367 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 20:57:37 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 72667997 (ipc=95.9) sim_rate=95364 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 20:57:38 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72729926 (ipc=95.9) sim_rate=95321 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 20:57:39 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 760000  inst.: 72817328 (ipc=95.8) sim_rate=95310 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 20:57:40 2018
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72869163 (ipc=95.8) sim_rate=95253 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 20:57:41 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 762500  inst.: 72957197 (ipc=95.7) sim_rate=95244 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 20:57:42 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(6,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 73016923 (ipc=95.6) sim_rate=95198 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 20:57:43 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 765000  inst.: 73109705 (ipc=95.6) sim_rate=95194 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 20:57:44 2018
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 73174301 (ipc=95.5) sim_rate=95155 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 20:57:45 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(8,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 73228512 (ipc=95.5) sim_rate=95101 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 20:57:46 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(7,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 73315851 (ipc=95.4) sim_rate=95091 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 20:57:47 2018
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73382963 (ipc=95.4) sim_rate=95055 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 20:57:48 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 73468714 (ipc=95.3) sim_rate=95043 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 20:57:49 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 73532124 (ipc=95.2) sim_rate=95002 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 20:57:50 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 73623010 (ipc=95.2) sim_rate=94997 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 20:57:51 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 73711052 (ipc=95.1) sim_rate=94988 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 20:57:52 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 73790755 (ipc=95.0) sim_rate=94968 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 20:57:53 2018
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 73856619 (ipc=95.0) sim_rate=94931 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 20:57:54 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 779000  inst.: 73947266 (ipc=94.9) sim_rate=94925 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 20:57:55 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 780000  inst.: 74004164 (ipc=94.9) sim_rate=94877 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 20:57:56 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(7,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 781500  inst.: 74097424 (ipc=94.8) sim_rate=94875 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 20:57:57 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 74179955 (ipc=94.7) sim_rate=94859 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 20:57:58 2018
GPGPU-Sim uArch: cycles simulated: 784000  inst.: 74233626 (ipc=94.7) sim_rate=94806 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 20:57:59 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 785500  inst.: 74319977 (ipc=94.6) sim_rate=94795 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 20:58:00 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 786500  inst.: 74383535 (ipc=94.6) sim_rate=94756 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 20:58:01 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(3,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 788000  inst.: 74473290 (ipc=94.5) sim_rate=94749 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 20:58:02 2018
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74564507 (ipc=94.4) sim_rate=94745 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 20:58:03 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 790500  inst.: 74626979 (ipc=94.4) sim_rate=94704 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 20:58:04 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74711721 (ipc=94.3) sim_rate=94691 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 20:58:05 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74807268 (ipc=94.3) sim_rate=94692 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 20:58:06 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74879193 (ipc=94.2) sim_rate=94663 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 20:58:07 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 74961765 (ipc=94.2) sim_rate=94648 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 20:58:08 2018
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 75026496 (ipc=94.1) sim_rate=94610 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 20:58:09 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 75117094 (ipc=94.1) sim_rate=94605 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 20:58:10 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(0,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 75171961 (ipc=94.0) sim_rate=94555 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 20:58:11 2018
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 75248510 (ipc=93.9) sim_rate=94533 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 20:58:12 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 75307904 (ipc=93.9) sim_rate=94489 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 20:58:13 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(3,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 75402616 (ipc=93.8) sim_rate=94489 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 20:58:14 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 804500  inst.: 75461137 (ipc=93.8) sim_rate=94444 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 20:58:15 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(1,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 75559197 (ipc=93.7) sim_rate=94448 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 20:58:16 2018
GPGPU-Sim uArch: cycles simulated: 807000  inst.: 75624008 (ipc=93.7) sim_rate=94411 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 20:58:17 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(5,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 808500  inst.: 75711096 (ipc=93.6) sim_rate=94402 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 20:58:18 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 810000  inst.: 75801025 (ipc=93.6) sim_rate=94397 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 20:58:19 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 75867049 (ipc=93.5) sim_rate=94362 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 20:58:20 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 812500  inst.: 75961379 (ipc=93.5) sim_rate=94361 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 20:58:21 2018
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 76019447 (ipc=93.4) sim_rate=94316 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 20:58:22 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 815000  inst.: 76108369 (ipc=93.4) sim_rate=94310 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 20:58:23 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 76196291 (ipc=93.3) sim_rate=94302 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 20:58:24 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(5,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 817500  inst.: 76263947 (ipc=93.3) sim_rate=94269 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 20:58:25 2018
GPGPU-Sim uArch: cycles simulated: 818500  inst.: 76326212 (ipc=93.3) sim_rate=94229 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 20:58:26 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 76419257 (ipc=93.2) sim_rate=94228 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 20:58:27 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 821000  inst.: 76480466 (ipc=93.2) sim_rate=94187 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 20:58:28 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76571801 (ipc=93.1) sim_rate=94184 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 20:58:29 2018
GPGPU-Sim uArch: cycles simulated: 823500  inst.: 76632376 (ipc=93.1) sim_rate=94142 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 20:58:30 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 76718061 (ipc=93.0) sim_rate=94132 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 20:58:31 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 826000  inst.: 76777372 (ipc=93.0) sim_rate=94089 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 20:58:32 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 827000  inst.: 76839960 (ipc=92.9) sim_rate=94051 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 20:58:33 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(8,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 828500  inst.: 76932947 (ipc=92.9) sim_rate=94050 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 20:58:34 2018
GPGPU-Sim uArch: cycles simulated: 829500  inst.: 76988835 (ipc=92.8) sim_rate=94003 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 20:58:35 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 77077377 (ipc=92.8) sim_rate=93996 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 20:58:36 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(0,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 832000  inst.: 77136137 (ipc=92.7) sim_rate=93953 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 20:58:37 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 833500  inst.: 77236399 (ipc=92.7) sim_rate=93961 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 20:58:38 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 77332542 (ipc=92.6) sim_rate=93964 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 20:58:39 2018
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 77390713 (ipc=92.6) sim_rate=93920 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 20:58:40 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 77479643 (ipc=92.5) sim_rate=93914 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 20:58:41 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(2,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 838500  inst.: 77534424 (ipc=92.5) sim_rate=93867 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 20:58:42 2018
GPGPU-Sim uArch: cycles simulated: 840000  inst.: 77615989 (ipc=92.4) sim_rate=93852 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 20:58:43 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 77679690 (ipc=92.4) sim_rate=93816 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 20:58:44 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 77766162 (ipc=92.3) sim_rate=93807 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 20:58:45 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 844000  inst.: 77852083 (ipc=92.2) sim_rate=93797 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 20:58:46 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 77916073 (ipc=92.2) sim_rate=93761 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 20:58:47 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 78012322 (ipc=92.2) sim_rate=93764 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 20:58:48 2018
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 78096959 (ipc=92.1) sim_rate=93753 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 20:58:49 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 78154184 (ipc=92.1) sim_rate=93710 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 20:58:50 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78244270 (ipc=92.0) sim_rate=93705 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 20:58:51 2018
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 78299717 (ipc=92.0) sim_rate=93659 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 20:58:52 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78385285 (ipc=91.9) sim_rate=93650 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 20:58:53 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 854000  inst.: 78443478 (ipc=91.9) sim_rate=93607 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 20:58:54 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78525351 (ipc=91.8) sim_rate=93593 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 20:58:55 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 78610107 (ipc=91.7) sim_rate=93583 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 20:58:56 2018
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 78670704 (ipc=91.7) sim_rate=93544 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 20:58:57 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(7,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 78766385 (ipc=91.6) sim_rate=93546 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 20:58:58 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 861000  inst.: 78855857 (ipc=91.6) sim_rate=93541 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 20:58:59 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(2,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 78905478 (ipc=91.5) sim_rate=93489 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 20:59:00 2018
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 78995349 (ipc=91.5) sim_rate=93485 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 20:59:01 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(1,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 864500  inst.: 79057374 (ipc=91.4) sim_rate=93448 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 20:59:02 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 79152617 (ipc=91.4) sim_rate=93450 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 20:59:03 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 867000  inst.: 79221776 (ipc=91.4) sim_rate=93421 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 20:59:04 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 868500  inst.: 79318896 (ipc=91.3) sim_rate=93426 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 20:59:05 2018
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 79375197 (ipc=91.3) sim_rate=93382 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 20:59:06 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 871000  inst.: 79466029 (ipc=91.2) sim_rate=93379 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 20:59:07 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 79553848 (ipc=91.2) sim_rate=93373 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 20:59:08 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 873500  inst.: 79619583 (ipc=91.2) sim_rate=93340 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 20:59:09 2018
GPGPU-Sim uArch: cycles simulated: 874500  inst.: 79682029 (ipc=91.1) sim_rate=93304 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 20:59:10 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 79778108 (ipc=91.1) sim_rate=93307 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 20:59:11 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 79872844 (ipc=91.0) sim_rate=93309 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 20:59:12 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 878500  inst.: 79929755 (ipc=91.0) sim_rate=93266 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 20:59:13 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 80029776 (ipc=90.9) sim_rate=93274 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 20:59:14 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(1,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 80084296 (ipc=90.9) sim_rate=93229 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 20:59:15 2018
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 80165823 (ipc=90.8) sim_rate=93216 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 20:59:16 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(8,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 80263948 (ipc=90.8) sim_rate=93221 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 20:59:17 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 885000  inst.: 80321037 (ipc=90.8) sim_rate=93179 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 20:59:18 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 80414740 (ipc=90.7) sim_rate=93180 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 20:59:19 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 888000  inst.: 80498645 (ipc=90.7) sim_rate=93169 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 20:59:20 2018
GPGPU-Sim uArch: cycles simulated: 889000  inst.: 80560991 (ipc=90.6) sim_rate=93134 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 20:59:21 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 890500  inst.: 80649194 (ipc=90.6) sim_rate=93128 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 20:59:22 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 892000  inst.: 80739163 (ipc=90.5) sim_rate=93124 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 20:59:23 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 893000  inst.: 80798257 (ipc=90.5) sim_rate=93085 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 20:59:24 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 894500  inst.: 80891342 (ipc=90.4) sim_rate=93085 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 20:59:25 2018
GPGPU-Sim uArch: cycles simulated: 895500  inst.: 80954596 (ipc=90.4) sim_rate=93051 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 20:59:26 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 81044621 (ipc=90.4) sim_rate=93047 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 20:59:27 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 81132098 (ipc=90.3) sim_rate=93041 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 20:59:28 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 900000  inst.: 81221184 (ipc=90.2) sim_rate=93036 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 20:59:29 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 81283413 (ipc=90.2) sim_rate=93001 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 20:59:30 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 81373175 (ipc=90.2) sim_rate=92997 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 20:59:31 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(4,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 904000  inst.: 81469746 (ipc=90.1) sim_rate=93001 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 20:59:32 2018
GPGPU-Sim uArch: cycles simulated: 905000  inst.: 81530339 (ipc=90.1) sim_rate=92965 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 20:59:33 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 81625171 (ipc=90.0) sim_rate=92967 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 20:59:34 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 81685587 (ipc=90.0) sim_rate=92930 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 20:59:35 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 81780119 (ipc=90.0) sim_rate=92931 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 20:59:36 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 910500  inst.: 81864822 (ipc=89.9) sim_rate=92922 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 20:59:37 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(7,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 81955719 (ipc=89.9) sim_rate=92920 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 20:59:38 2018
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 82012956 (ipc=89.8) sim_rate=92879 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 20:59:39 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 82086068 (ipc=89.8) sim_rate=92857 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 20:59:40 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(6,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 82178157 (ipc=89.8) sim_rate=92856 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 20:59:41 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 82244010 (ipc=89.7) sim_rate=92826 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 20:59:42 2018
GPGPU-Sim uArch: cycles simulated: 918000  inst.: 82337855 (ipc=89.7) sim_rate=92827 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 20:59:43 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 919500  inst.: 82437426 (ipc=89.7) sim_rate=92834 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 20:59:44 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 82502295 (ipc=89.6) sim_rate=92803 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 20:59:45 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 82561361 (ipc=89.6) sim_rate=92765 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 20:59:46 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 923000  inst.: 82657419 (ipc=89.6) sim_rate=92769 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 20:59:47 2018
GPGPU-Sim uArch: cycles simulated: 924000  inst.: 82720786 (ipc=89.5) sim_rate=92736 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 20:59:48 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 925500  inst.: 82810985 (ipc=89.5) sim_rate=92733 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 20:59:49 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 82904909 (ipc=89.4) sim_rate=92734 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 20:59:50 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 928000  inst.: 82969959 (ipc=89.4) sim_rate=92703 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 20:59:51 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(8,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 929500  inst.: 83066502 (ipc=89.4) sim_rate=92708 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 20:59:52 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 930500  inst.: 83127885 (ipc=89.3) sim_rate=92673 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 20:59:53 2018
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 83192155 (ipc=89.3) sim_rate=92641 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 20:59:54 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(2,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 933000  inst.: 83304089 (ipc=89.3) sim_rate=92663 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 20:59:55 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(5,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 934000  inst.: 83361736 (ipc=89.3) sim_rate=92624 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 20:59:56 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(7,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 935000  inst.: 83432138 (ipc=89.2) sim_rate=92599 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 20:59:57 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 936500  inst.: 83534766 (ipc=89.2) sim_rate=92610 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 20:59:58 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 938000  inst.: 83630708 (ipc=89.2) sim_rate=92614 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 20:59:59 2018
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 83692776 (ipc=89.1) sim_rate=92580 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 21:00:00 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83763983 (ipc=89.1) sim_rate=92556 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 21:00:01 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83853183 (ipc=89.1) sim_rate=92553 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 21:00:02 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 943000  inst.: 83944327 (ipc=89.0) sim_rate=92551 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 21:00:03 2018
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 84002212 (ipc=89.0) sim_rate=92513 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 21:00:04 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 945500  inst.: 84103128 (ipc=89.0) sim_rate=92522 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 21:00:05 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(4,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 947000  inst.: 84200351 (ipc=88.9) sim_rate=92527 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 21:00:06 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 948000  inst.: 84262965 (ipc=88.9) sim_rate=92495 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 21:00:07 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 949500  inst.: 84360042 (ipc=88.8) sim_rate=92500 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 21:00:08 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 951000  inst.: 84455291 (ipc=88.8) sim_rate=92503 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 21:00:09 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 952500  inst.: 84551973 (ipc=88.8) sim_rate=92507 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 21:00:10 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(4,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 953500  inst.: 84615589 (ipc=88.7) sim_rate=92476 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 21:00:11 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 955000  inst.: 84708952 (ipc=88.7) sim_rate=92477 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 21:00:12 2018
GPGPU-Sim uArch: cycles simulated: 956000  inst.: 84776446 (ipc=88.7) sim_rate=92449 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 21:00:13 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 957500  inst.: 84875056 (ipc=88.6) sim_rate=92456 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 21:00:14 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 959000  inst.: 84974186 (ipc=88.6) sim_rate=92463 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 21:00:15 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 85042120 (ipc=88.6) sim_rate=92437 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 21:00:16 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(6,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 85128401 (ipc=88.5) sim_rate=92430 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 21:00:17 2018
GPGPU-Sim uArch: cycles simulated: 962500  inst.: 85190039 (ipc=88.5) sim_rate=92397 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 21:00:18 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(8,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 964000  inst.: 85284838 (ipc=88.5) sim_rate=92399 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 21:00:19 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 85350024 (ipc=88.4) sim_rate=92370 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 21:00:20 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(1,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 966500  inst.: 85449211 (ipc=88.4) sim_rate=92377 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 21:00:21 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 967500  inst.: 85507104 (ipc=88.4) sim_rate=92340 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 21:00:22 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 969000  inst.: 85600633 (ipc=88.3) sim_rate=92341 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 21:00:23 2018
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 85662463 (ipc=88.3) sim_rate=92308 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 21:00:24 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 971500  inst.: 85760218 (ipc=88.3) sim_rate=92314 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 21:00:25 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 972500  inst.: 85814294 (ipc=88.2) sim_rate=92273 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 21:00:26 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 974000  inst.: 85911727 (ipc=88.2) sim_rate=92278 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 21:00:27 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 975000  inst.: 85980138 (ipc=88.2) sim_rate=92253 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 21:00:28 2018
GPGPU-Sim uArch: cycles simulated: 976000  inst.: 86044309 (ipc=88.2) sim_rate=92223 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 21:00:29 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 977500  inst.: 86146999 (ipc=88.1) sim_rate=92234 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 21:00:30 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 978500  inst.: 86199569 (ipc=88.1) sim_rate=92192 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 21:00:31 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 86298599 (ipc=88.1) sim_rate=92199 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 21:00:32 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(5,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 86385209 (ipc=88.0) sim_rate=92193 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 21:00:33 2018
GPGPU-Sim uArch: cycles simulated: 982500  inst.: 86450393 (ipc=88.0) sim_rate=92164 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 21:00:34 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 86556648 (ipc=88.0) sim_rate=92179 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 21:00:35 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(1,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 985000  inst.: 86622606 (ipc=87.9) sim_rate=92151 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 21:00:36 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(4,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 986000  inst.: 86682158 (ipc=87.9) sim_rate=92117 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 21:00:37 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(8,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 86790948 (ipc=87.9) sim_rate=92134 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 21:00:38 2018
GPGPU-Sim uArch: cycles simulated: 988500  inst.: 86862886 (ipc=87.9) sim_rate=92113 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 21:00:39 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 989500  inst.: 86928538 (ipc=87.9) sim_rate=92085 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 21:00:40 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(2,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 990500  inst.: 86998624 (ipc=87.8) sim_rate=92062 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 21:00:41 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 992000  inst.: 87091630 (ipc=87.8) sim_rate=92063 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 21:00:42 2018
GPGPU-Sim uArch: cycles simulated: 993000  inst.: 87147785 (ipc=87.8) sim_rate=92025 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 21:00:43 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 87242977 (ipc=87.7) sim_rate=92028 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 21:00:44 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 995500  inst.: 87311557 (ipc=87.7) sim_rate=92003 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 21:00:45 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(6,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 997000  inst.: 87421539 (ipc=87.7) sim_rate=92022 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 21:00:46 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 998000  inst.: 87479394 (ipc=87.7) sim_rate=91986 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 21:00:47 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 999500  inst.: 87569647 (ipc=87.6) sim_rate=91984 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 21:00:48 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1001000  inst.: 87664571 (ipc=87.6) sim_rate=91988 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 21:00:49 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 87755583 (ipc=87.5) sim_rate=91986 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 21:00:50 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(0,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1004000  inst.: 87853492 (ipc=87.5) sim_rate=91993 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 21:00:51 2018
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 87924690 (ipc=87.5) sim_rate=91971 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 21:00:52 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1006500  inst.: 88024562 (ipc=87.5) sim_rate=91979 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 21:00:53 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1007500  inst.: 88096076 (ipc=87.4) sim_rate=91958 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 21:00:54 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1008500  inst.: 88158551 (ipc=87.4) sim_rate=91927 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 21:00:55 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 88261588 (ipc=87.4) sim_rate=91939 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 21:00:56 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1011500  inst.: 88368448 (ipc=87.4) sim_rate=91954 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 21:00:57 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(1,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 88440522 (ipc=87.3) sim_rate=91934 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 21:00:58 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1014000  inst.: 88536377 (ipc=87.3) sim_rate=91938 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 21:00:59 2018
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 88606764 (ipc=87.3) sim_rate=91915 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 21:01:00 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(3,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1016500  inst.: 88708092 (ipc=87.3) sim_rate=91925 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 21:01:01 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1017500  inst.: 88773287 (ipc=87.2) sim_rate=91897 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 21:01:02 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1018500  inst.: 88843098 (ipc=87.2) sim_rate=91874 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 21:01:03 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1020000  inst.: 88953236 (ipc=87.2) sim_rate=91893 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 21:01:04 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1021500  inst.: 89046177 (ipc=87.2) sim_rate=91894 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 21:01:05 2018
GPGPU-Sim uArch: cycles simulated: 1022500  inst.: 89112040 (ipc=87.2) sim_rate=91868 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 21:01:06 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1024000  inst.: 89207283 (ipc=87.1) sim_rate=91871 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 21:01:07 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1025500  inst.: 89309518 (ipc=87.1) sim_rate=91882 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 21:01:08 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1026500  inst.: 89375233 (ipc=87.1) sim_rate=91855 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 21:01:09 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1027500  inst.: 89439760 (ipc=87.0) sim_rate=91827 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 21:01:10 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1029000  inst.: 89544853 (ipc=87.0) sim_rate=91840 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 21:01:11 2018
GPGPU-Sim uArch: cycles simulated: 1030000  inst.: 89601819 (ipc=87.0) sim_rate=91805 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 21:01:12 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1031500  inst.: 89694472 (ipc=87.0) sim_rate=91806 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 21:01:13 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1032500  inst.: 89756132 (ipc=86.9) sim_rate=91775 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 21:01:14 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1034000  inst.: 89849243 (ipc=86.9) sim_rate=91776 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 21:01:15 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 89948798 (ipc=86.9) sim_rate=91784 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 21:01:16 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1036500  inst.: 90019458 (ipc=86.8) sim_rate=91762 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 21:01:17 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1038000  inst.: 90124436 (ipc=86.8) sim_rate=91776 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 21:01:18 2018
GPGPU-Sim uArch: cycles simulated: 1039000  inst.: 90197145 (ipc=86.8) sim_rate=91757 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 21:01:19 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1040500  inst.: 90297952 (ipc=86.8) sim_rate=91766 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 21:01:20 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 90392806 (ipc=86.7) sim_rate=91769 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 21:01:21 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1043000  inst.: 90465361 (ipc=86.7) sim_rate=91749 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 21:01:22 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(4,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1044500  inst.: 90569924 (ipc=86.7) sim_rate=91762 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 21:01:23 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(3,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1045500  inst.: 90633287 (ipc=86.7) sim_rate=91734 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 21:01:24 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 90729623 (ipc=86.7) sim_rate=91738 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 21:01:25 2018
GPGPU-Sim uArch: cycles simulated: 1048000  inst.: 90794761 (ipc=86.6) sim_rate=91711 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 21:01:26 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(2,5,0) tid=(6,4,0)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1049500  inst.: 90900833 (ipc=86.6) sim_rate=91726 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 21:01:27 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(5,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1051000  inst.: 91001242 (ipc=86.6) sim_rate=91735 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 21:01:28 2018
GPGPU-Sim uArch: cycles simulated: 1052000  inst.: 91067082 (ipc=86.6) sim_rate=91709 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 21:01:29 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1053000  inst.: 91136799 (ipc=86.5) sim_rate=91686 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 21:01:30 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 91236753 (ipc=86.5) sim_rate=91695 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 21:01:31 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1055500  inst.: 91304651 (ipc=86.5) sim_rate=91671 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 21:01:32 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1057000  inst.: 91402762 (ipc=86.5) sim_rate=91677 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 21:01:33 2018
GPGPU-Sim uArch: cycles simulated: 1058000  inst.: 91479808 (ipc=86.5) sim_rate=91663 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 21:01:34 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1059500  inst.: 91588366 (ipc=86.4) sim_rate=91680 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 21:01:35 2018
GPGPU-Sim uArch: cycles simulated: 1060500  inst.: 91655603 (ipc=86.4) sim_rate=91655 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 21:01:36 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1062000  inst.: 91751691 (ipc=86.4) sim_rate=91660 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 21:01:37 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1063000  inst.: 91815397 (ipc=86.4) sim_rate=91632 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 21:01:38 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1064500  inst.: 91919895 (ipc=86.4) sim_rate=91644 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 21:01:39 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 91985958 (ipc=86.3) sim_rate=91619 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 21:01:40 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(8,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 92081419 (ipc=86.3) sim_rate=91623 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 21:01:41 2018
GPGPU-Sim uArch: cycles simulated: 1068000  inst.: 92146546 (ipc=86.3) sim_rate=91596 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 21:01:42 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 92246590 (ipc=86.3) sim_rate=91605 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 21:01:43 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(0,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1071000  inst.: 92337930 (ipc=86.2) sim_rate=91605 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 21:01:44 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 92428714 (ipc=86.2) sim_rate=91604 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 21:01:45 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 92497188 (ipc=86.2) sim_rate=91581 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 21:01:46 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1075000  inst.: 92597672 (ipc=86.1) sim_rate=91590 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 21:01:47 2018
GPGPU-Sim uArch: cycles simulated: 1076000  inst.: 92657446 (ipc=86.1) sim_rate=91558 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 21:01:48 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1077000  inst.: 92725277 (ipc=86.1) sim_rate=91535 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 21:01:49 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1078500  inst.: 92831637 (ipc=86.1) sim_rate=91549 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 21:01:50 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1079500  inst.: 92911877 (ipc=86.1) sim_rate=91538 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 21:01:51 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1081000  inst.: 93017776 (ipc=86.0) sim_rate=91552 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 21:01:52 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1082500  inst.: 93120333 (ipc=86.0) sim_rate=91563 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 21:01:53 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 93212736 (ipc=86.0) sim_rate=91564 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 21:01:54 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(1,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1085000  inst.: 93293514 (ipc=86.0) sim_rate=91553 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 21:01:55 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 93405215 (ipc=86.0) sim_rate=91573 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 21:01:56 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(8,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1088000  inst.: 93506170 (ipc=85.9) sim_rate=91582 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 21:01:57 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(1,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 93580327 (ipc=85.9) sim_rate=91565 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 21:01:58 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 93672768 (ipc=85.9) sim_rate=91566 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 21:01:59 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 93750651 (ipc=85.9) sim_rate=91553 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 21:02:00 2018
GPGPU-Sim uArch: cycles simulated: 1092500  inst.: 93814838 (ipc=85.9) sim_rate=91526 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 21:02:01 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 93925712 (ipc=85.9) sim_rate=91545 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 21:02:02 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 94006393 (ipc=85.9) sim_rate=91534 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 21:02:03 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1096500  inst.: 94118662 (ipc=85.8) sim_rate=91555 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 21:02:04 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(4,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1097500  inst.: 94203570 (ipc=85.8) sim_rate=91548 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 21:02:05 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1098500  inst.: 94273279 (ipc=85.8) sim_rate=91527 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 21:02:06 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1100000  inst.: 94382023 (ipc=85.8) sim_rate=91544 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 21:02:07 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1101000  inst.: 94460768 (ipc=85.8) sim_rate=91531 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 21:02:08 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1102000  inst.: 94537767 (ipc=85.8) sim_rate=91517 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 21:02:09 2018
GPGPU-Sim uArch: cycles simulated: 1103000  inst.: 94604138 (ipc=85.8) sim_rate=91493 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 21:02:10 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 94700745 (ipc=85.7) sim_rate=91498 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 21:02:11 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1105500  inst.: 94774131 (ipc=85.7) sim_rate=91480 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 21:02:12 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 94891741 (ipc=85.7) sim_rate=91506 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 21:02:13 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 94963575 (ipc=85.7) sim_rate=91487 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 21:02:14 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 95072578 (ipc=85.7) sim_rate=91503 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 21:02:15 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(3,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 95145879 (ipc=85.7) sim_rate=91486 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 21:02:16 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1112000  inst.: 95250812 (ipc=85.7) sim_rate=91499 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 21:02:17 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1113000  inst.: 95327878 (ipc=85.6) sim_rate=91485 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 21:02:18 2018
GPGPU-Sim uArch: cycles simulated: 1114000  inst.: 95401121 (ipc=85.6) sim_rate=91467 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 21:02:19 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(7,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1115500  inst.: 95517729 (ipc=85.6) sim_rate=91492 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 21:02:20 2018
GPGPU-Sim uArch: cycles simulated: 1116500  inst.: 95596396 (ipc=85.6) sim_rate=91479 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 21:02:21 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1118000  inst.: 95706102 (ipc=85.6) sim_rate=91497 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 21:02:22 2018
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 95772334 (ipc=85.6) sim_rate=91473 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 21:02:23 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1120500  inst.: 95875088 (ipc=85.6) sim_rate=91483 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 21:02:24 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1121500  inst.: 95952932 (ipc=85.6) sim_rate=91470 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 21:02:25 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(4,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 96071126 (ipc=85.5) sim_rate=91496 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 21:02:26 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 96186735 (ipc=85.5) sim_rate=91519 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 21:02:27 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1125500  inst.: 96269004 (ipc=85.5) sim_rate=91510 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 21:02:28 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(2,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 96374166 (ipc=85.5) sim_rate=91523 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 21:02:29 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 96441479 (ipc=85.5) sim_rate=91500 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 21:02:30 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1129500  inst.: 96558589 (ipc=85.5) sim_rate=91524 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 21:02:31 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1130500  inst.: 96630048 (ipc=85.5) sim_rate=91505 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 21:02:32 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(7,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1131500  inst.: 96705934 (ipc=85.5) sim_rate=91490 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 21:02:33 2018
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1133000  inst.: 96818040 (ipc=85.5) sim_rate=91510 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 21:02:34 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1134000  inst.: 96901412 (ipc=85.5) sim_rate=91502 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 21:02:35 2018
GPGPU-Sim uArch: cycles simulated: 1135000  inst.: 96972265 (ipc=85.4) sim_rate=91483 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 21:02:36 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(4,6,0) tid=(0,3,0)
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 97087912 (ipc=85.4) sim_rate=91506 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 21:02:37 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(4,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1138000  inst.: 97187990 (ipc=85.4) sim_rate=91514 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 21:02:38 2018
GPGPU-Sim uArch: cycles simulated: 1139000  inst.: 97263562 (ipc=85.4) sim_rate=91499 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 21:02:39 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1140000  inst.: 97349692 (ipc=85.4) sim_rate=91494 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 21:02:40 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1141500  inst.: 97451391 (ipc=85.4) sim_rate=91503 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 21:02:41 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1142500  inst.: 97531266 (ipc=85.4) sim_rate=91492 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 21:02:42 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1143500  inst.: 97601540 (ipc=85.4) sim_rate=91472 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 21:02:43 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(2,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1145000  inst.: 97727953 (ipc=85.4) sim_rate=91505 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 21:02:44 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1146000  inst.: 97811480 (ipc=85.4) sim_rate=91498 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 21:02:45 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1147500  inst.: 97928043 (ipc=85.3) sim_rate=91521 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 21:02:46 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1148500  inst.: 98000358 (ipc=85.3) sim_rate=91503 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 21:02:47 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1150000  inst.: 98113973 (ipc=85.3) sim_rate=91524 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 21:02:48 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1151000  inst.: 98191085 (ipc=85.3) sim_rate=91510 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 21:02:49 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1152000  inst.: 98269680 (ipc=85.3) sim_rate=91498 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 21:02:50 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(1,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 98384110 (ipc=85.3) sim_rate=91520 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 21:02:51 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1154500  inst.: 98457446 (ipc=85.3) sim_rate=91503 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 21:02:52 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1156000  inst.: 98564876 (ipc=85.3) sim_rate=91517 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 21:02:53 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1157500  inst.: 98677964 (ipc=85.3) sim_rate=91538 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 21:02:54 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 98757801 (ipc=85.2) sim_rate=91527 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 21:02:55 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1160000  inst.: 98863721 (ipc=85.2) sim_rate=91540 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 21:02:56 2018
GPGPU-Sim uArch: cycles simulated: 1161000  inst.: 98937078 (ipc=85.2) sim_rate=91523 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 21:02:57 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1162000  inst.: 99013823 (ipc=85.2) sim_rate=91510 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 21:02:58 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1163500  inst.: 99119716 (ipc=85.2) sim_rate=91523 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 21:02:59 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1164500  inst.: 99189034 (ipc=85.2) sim_rate=91502 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 21:03:00 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 99267165 (ipc=85.2) sim_rate=91490 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 21:03:01 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1167000  inst.: 99376733 (ipc=85.2) sim_rate=91507 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 21:03:02 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1168500  inst.: 99484141 (ipc=85.1) sim_rate=91521 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 21:03:03 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 99551251 (ipc=85.1) sim_rate=91499 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 21:03:04 2018
GPGPU-Sim uArch: cycles simulated: 1170500  inst.: 99625866 (ipc=85.1) sim_rate=91483 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 21:03:05 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(7,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1172000  inst.: 99738371 (ipc=85.1) sim_rate=91503 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 21:03:06 2018
GPGPU-Sim uArch: cycles simulated: 1173000  inst.: 99801902 (ipc=85.1) sim_rate=91477 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 21:03:07 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 99903856 (ipc=85.1) sim_rate=91487 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 21:03:08 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1175500  inst.: 99988016 (ipc=85.1) sim_rate=91480 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 21:03:09 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1176500  inst.: 100071872 (ipc=85.1) sim_rate=91473 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 21:03:10 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1178000  inst.: 100178914 (ipc=85.0) sim_rate=91487 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 21:03:11 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(1,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1179000  inst.: 100252367 (ipc=85.0) sim_rate=91471 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 21:03:12 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1180500  inst.: 100355367 (ipc=85.0) sim_rate=91481 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 21:03:13 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1181500  inst.: 100417583 (ipc=85.0) sim_rate=91454 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 21:03:14 2018
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 100486454 (ipc=85.0) sim_rate=91434 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 21:03:15 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1184000  inst.: 100602735 (ipc=85.0) sim_rate=91457 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 21:03:16 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1185000  inst.: 100680573 (ipc=85.0) sim_rate=91444 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 21:03:17 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1186000  inst.: 100751175 (ipc=85.0) sim_rate=91425 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 21:03:18 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 100820114 (ipc=84.9) sim_rate=91405 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 21:03:19 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1188500  inst.: 100927416 (ipc=84.9) sim_rate=91419 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 21:03:20 2018
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 101001500 (ipc=84.9) sim_rate=91404 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 21:03:21 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 101070857 (ipc=84.9) sim_rate=91384 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 21:03:22 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1192000  inst.: 101177105 (ipc=84.9) sim_rate=91397 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 21:03:23 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1193000  inst.: 101245698 (ipc=84.9) sim_rate=91376 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 21:03:24 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1194000  inst.: 101313321 (ipc=84.9) sim_rate=91355 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 21:03:25 2018
GPGPU-Sim uArch: cycles simulated: 1195000  inst.: 101391830 (ipc=84.8) sim_rate=91343 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 21:03:26 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1196000  inst.: 101471051 (ipc=84.8) sim_rate=91333 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 21:03:27 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1197000  inst.: 101537563 (ipc=84.8) sim_rate=91310 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 21:03:28 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1198500  inst.: 101644029 (ipc=84.8) sim_rate=91324 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 21:03:29 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1199500  inst.: 101725470 (ipc=84.8) sim_rate=91315 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 21:03:30 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1200500  inst.: 101793604 (ipc=84.8) sim_rate=91294 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 21:03:31 2018
GPGPU-Sim uArch: cycles simulated: 1201500  inst.: 101862112 (ipc=84.8) sim_rate=91274 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 21:03:32 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(0,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1202500  inst.: 101933773 (ipc=84.8) sim_rate=91256 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 21:03:33 2018
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1204000  inst.: 102035512 (ipc=84.7) sim_rate=91266 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 21:03:34 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1205000  inst.: 102101649 (ipc=84.7) sim_rate=91243 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 21:03:35 2018
GPGPU-Sim uArch: cycles simulated: 1206000  inst.: 102175327 (ipc=84.7) sim_rate=91227 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 21:03:36 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1207500  inst.: 102279073 (ipc=84.7) sim_rate=91239 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 21:03:37 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 102345983 (ipc=84.7) sim_rate=91217 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 21:03:38 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1209500  inst.: 102422290 (ipc=84.7) sim_rate=91204 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 21:03:39 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1211000  inst.: 102526165 (ipc=84.7) sim_rate=91215 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 21:03:40 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 102598821 (ipc=84.7) sim_rate=91198 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 21:03:41 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1213500  inst.: 102703918 (ipc=84.6) sim_rate=91211 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 21:03:42 2018
GPGPU-Sim uArch: cycles simulated: 1214500  inst.: 102769156 (ipc=84.6) sim_rate=91188 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 21:03:43 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 102836828 (ipc=84.6) sim_rate=91167 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 21:03:44 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1217000  inst.: 102954176 (ipc=84.6) sim_rate=91190 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 21:03:45 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1218000  inst.: 103019447 (ipc=84.6) sim_rate=91167 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 21:03:46 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 103087363 (ipc=84.6) sim_rate=91147 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 21:03:47 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1220500  inst.: 103192530 (ipc=84.5) sim_rate=91159 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 21:03:48 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1221500  inst.: 103268310 (ipc=84.5) sim_rate=91145 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 21:03:49 2018
GPGPU-Sim uArch: cycles simulated: 1222500  inst.: 103328975 (ipc=84.5) sim_rate=91119 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 21:03:50 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1224000  inst.: 103428706 (ipc=84.5) sim_rate=91126 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 21:03:51 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1225000  inst.: 103499396 (ipc=84.5) sim_rate=91108 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 21:03:52 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 103568446 (ipc=84.5) sim_rate=91089 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 21:03:53 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 103671172 (ipc=84.5) sim_rate=91099 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 21:03:54 2018
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 103744421 (ipc=84.4) sim_rate=91083 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 21:03:55 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1230000  inst.: 103855227 (ipc=84.4) sim_rate=91101 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 21:03:56 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1231500  inst.: 103958795 (ipc=84.4) sim_rate=91112 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 21:03:57 2018
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 104034164 (ipc=84.4) sim_rate=91098 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 21:03:58 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1234000  inst.: 104143468 (ipc=84.4) sim_rate=91114 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 21:03:59 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 104219668 (ipc=84.4) sim_rate=91101 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 21:04:00 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1236500  inst.: 104337951 (ipc=84.4) sim_rate=91124 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 21:04:01 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 104422084 (ipc=84.4) sim_rate=91118 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 21:04:02 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1239000  inst.: 104535610 (ipc=84.4) sim_rate=91138 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 21:04:03 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 104605032 (ipc=84.4) sim_rate=91119 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 21:04:04 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1241500  inst.: 104716613 (ipc=84.3) sim_rate=91137 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 21:04:05 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 104784643 (ipc=84.3) sim_rate=91117 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 21:04:06 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1243500  inst.: 104853434 (ipc=84.3) sim_rate=91097 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 21:04:07 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 104950246 (ipc=84.3) sim_rate=91102 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 21:04:08 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1246500  inst.: 105061813 (ipc=84.3) sim_rate=91120 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 21:04:09 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1247500  inst.: 105137820 (ipc=84.3) sim_rate=91107 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 21:04:10 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1249000  inst.: 105243025 (ipc=84.3) sim_rate=91119 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 21:04:11 2018
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 105320831 (ipc=84.3) sim_rate=91107 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 21:04:12 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1251500  inst.: 105430255 (ipc=84.2) sim_rate=91123 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 21:04:13 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1253000  inst.: 105544130 (ipc=84.2) sim_rate=91143 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 21:04:14 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(8,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1254000  inst.: 105619998 (ipc=84.2) sim_rate=91130 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 21:04:15 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1255500  inst.: 105730970 (ipc=84.2) sim_rate=91147 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 21:04:16 2018
GPGPU-Sim uArch: cycles simulated: 1256500  inst.: 105811644 (ipc=84.2) sim_rate=91138 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 21:04:17 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1258000  inst.: 105922099 (ipc=84.2) sim_rate=91154 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 21:04:18 2018
GPGPU-Sim uArch: cycles simulated: 1259000  inst.: 105992409 (ipc=84.2) sim_rate=91137 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 21:04:19 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1260000  inst.: 106066268 (ipc=84.2) sim_rate=91122 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 21:04:20 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 106168823 (ipc=84.2) sim_rate=91132 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 21:04:21 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(3,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1262500  inst.: 106240212 (ipc=84.2) sim_rate=91115 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 21:04:22 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1264000  inst.: 106358647 (ipc=84.1) sim_rate=91138 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 21:04:23 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1265000  inst.: 106433393 (ipc=84.1) sim_rate=91124 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 21:04:24 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1266500  inst.: 106553735 (ipc=84.1) sim_rate=91149 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 21:04:25 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(8,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1267500  inst.: 106637948 (ipc=84.1) sim_rate=91143 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 21:04:26 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1268500  inst.: 106717895 (ipc=84.1) sim_rate=91133 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 21:04:27 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1270000  inst.: 106825163 (ipc=84.1) sim_rate=91147 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 21:04:28 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1271500  inst.: 106938750 (ipc=84.1) sim_rate=91166 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 21:04:29 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(1,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1272500  inst.: 107009452 (ipc=84.1) sim_rate=91149 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 21:04:30 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1274000  inst.: 107115009 (ipc=84.1) sim_rate=91161 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 21:04:31 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1275000  inst.: 107191831 (ipc=84.1) sim_rate=91149 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 21:04:32 2018
GPGPU-Sim uArch: cycles simulated: 1276000  inst.: 107259264 (ipc=84.1) sim_rate=91129 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 21:04:33 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1277500  inst.: 107376360 (ipc=84.1) sim_rate=91151 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 21:04:34 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 107453821 (ipc=84.0) sim_rate=91139 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 21:04:35 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(1,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1279500  inst.: 107525287 (ipc=84.0) sim_rate=91123 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 21:04:36 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1281000  inst.: 107635530 (ipc=84.0) sim_rate=91139 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 21:04:37 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1282000  inst.: 107713738 (ipc=84.0) sim_rate=91128 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 21:04:38 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(1,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1283000  inst.: 107779122 (ipc=84.0) sim_rate=91106 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 21:04:39 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1284500  inst.: 107891333 (ipc=84.0) sim_rate=91124 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 21:04:40 2018
GPGPU-Sim uArch: cycles simulated: 1285500  inst.: 107961936 (ipc=84.0) sim_rate=91107 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 21:04:41 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(0,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1286500  inst.: 108039003 (ipc=84.0) sim_rate=91095 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 21:04:42 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 108118600 (ipc=84.0) sim_rate=91085 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 21:04:43 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1289000  inst.: 108235381 (ipc=84.0) sim_rate=91107 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 21:04:44 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1290000  inst.: 108303470 (ipc=84.0) sim_rate=91087 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 21:04:45 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(0,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1291000  inst.: 108376607 (ipc=83.9) sim_rate=91072 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 21:04:46 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1292500  inst.: 108499856 (ipc=83.9) sim_rate=91099 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 21:04:47 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(2,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1293500  inst.: 108580399 (ipc=83.9) sim_rate=91090 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 21:04:48 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1294500  inst.: 108665256 (ipc=83.9) sim_rate=91085 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 21:04:49 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1296000  inst.: 108786599 (ipc=83.9) sim_rate=91111 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 21:04:50 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1297000  inst.: 108857866 (ipc=83.9) sim_rate=91094 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 21:04:51 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1298500  inst.: 108973574 (ipc=83.9) sim_rate=91115 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 21:04:52 2018
GPGPU-Sim uArch: cycles simulated: 1299500  inst.: 109045237 (ipc=83.9) sim_rate=91098 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 21:04:53 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1301000  inst.: 109156349 (ipc=83.9) sim_rate=91115 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 21:04:54 2018
GPGPU-Sim uArch: cycles simulated: 1302000  inst.: 109236449 (ipc=83.9) sim_rate=91106 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 21:04:55 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 109357372 (ipc=83.9) sim_rate=91131 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 21:04:56 2018
GPGPU-Sim uArch: cycles simulated: 1304500  inst.: 109434645 (ipc=83.9) sim_rate=91119 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 21:04:57 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(7,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1306000  inst.: 109550932 (ipc=83.9) sim_rate=91140 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 21:04:58 2018
GPGPU-Sim uArch: cycles simulated: 1307000  inst.: 109621713 (ipc=83.9) sim_rate=91123 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 21:04:59 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1308500  inst.: 109737502 (ipc=83.9) sim_rate=91144 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 21:05:00 2018
GPGPU-Sim uArch: cycles simulated: 1309500  inst.: 109816473 (ipc=83.9) sim_rate=91134 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 21:05:01 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1310500  inst.: 109898112 (ipc=83.9) sim_rate=91126 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 21:05:02 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1312000  inst.: 110008008 (ipc=83.8) sim_rate=91141 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 21:05:03 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1313500  inst.: 110133744 (ipc=83.8) sim_rate=91170 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 21:05:04 2018
GPGPU-Sim uArch: cycles simulated: 1314500  inst.: 110220132 (ipc=83.8) sim_rate=91166 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 21:05:05 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(1,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1316000  inst.: 110335159 (ipc=83.8) sim_rate=91186 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 21:05:06 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(4,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1317500  inst.: 110444966 (ipc=83.8) sim_rate=91201 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 21:05:07 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1318500  inst.: 110518544 (ipc=83.8) sim_rate=91186 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 21:05:08 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(1,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1320000  inst.: 110626990 (ipc=83.8) sim_rate=91201 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 21:05:09 2018
GPGPU-Sim uArch: cycles simulated: 1321000  inst.: 110704577 (ipc=83.8) sim_rate=91189 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 21:05:10 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1322500  inst.: 110822538 (ipc=83.8) sim_rate=91211 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 21:05:11 2018
GPGPU-Sim uArch: cycles simulated: 1323500  inst.: 110896973 (ipc=83.8) sim_rate=91198 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 21:05:12 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(8,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(5,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1325000  inst.: 111019441 (ipc=83.8) sim_rate=91223 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 21:05:13 2018
GPGPU-Sim uArch: cycles simulated: 1326000  inst.: 111093499 (ipc=83.8) sim_rate=91209 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 21:05:14 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1327500  inst.: 111211098 (ipc=83.8) sim_rate=91231 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 21:05:15 2018
GPGPU-Sim uArch: cycles simulated: 1328500  inst.: 111284115 (ipc=83.8) sim_rate=91216 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 21:05:16 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1329500  inst.: 111370594 (ipc=83.8) sim_rate=91212 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 21:05:17 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(0,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1331000  inst.: 111490962 (ipc=83.8) sim_rate=91236 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 21:05:18 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(4,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1332000  inst.: 111576169 (ipc=83.8) sim_rate=91231 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 21:05:19 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1333500  inst.: 111682757 (ipc=83.8) sim_rate=91244 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 21:05:20 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1334500  inst.: 111743432 (ipc=83.7) sim_rate=91219 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 21:05:21 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1336000  inst.: 111851348 (ipc=83.7) sim_rate=91232 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 21:05:22 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(0,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1337000  inst.: 111927677 (ipc=83.7) sim_rate=91220 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 21:05:23 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1338000  inst.: 112003907 (ipc=83.7) sim_rate=91208 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 21:05:24 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1339500  inst.: 112123584 (ipc=83.7) sim_rate=91231 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 21:05:25 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1341000  inst.: 112233576 (ipc=83.7) sim_rate=91246 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 21:05:26 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1342000  inst.: 112315241 (ipc=83.7) sim_rate=91239 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 21:05:27 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(6,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1343500  inst.: 112419580 (ipc=83.7) sim_rate=91249 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 21:05:28 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(7,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 112498716 (ipc=83.7) sim_rate=91239 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 21:05:29 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1346000  inst.: 112612889 (ipc=83.7) sim_rate=91258 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 21:05:30 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1347000  inst.: 112701026 (ipc=83.7) sim_rate=91255 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 21:05:31 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1348500  inst.: 112829079 (ipc=83.7) sim_rate=91285 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 21:05:32 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(4,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1349500  inst.: 112901954 (ipc=83.7) sim_rate=91270 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 21:05:33 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1351000  inst.: 113020830 (ipc=83.7) sim_rate=91293 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 21:05:34 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1352500  inst.: 113141240 (ipc=83.7) sim_rate=91316 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 21:05:35 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1353500  inst.: 113219113 (ipc=83.6) sim_rate=91305 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 21:05:36 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1355000  inst.: 113336416 (ipc=83.6) sim_rate=91326 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 21:05:37 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1356000  inst.: 113414436 (ipc=83.6) sim_rate=91315 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 21:05:38 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(0,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 113537492 (ipc=83.6) sim_rate=91341 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 21:05:39 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1358500  inst.: 113617161 (ipc=83.6) sim_rate=91332 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 21:05:40 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 113740443 (ipc=83.6) sim_rate=91357 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 21:05:41 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1361000  inst.: 113816472 (ipc=83.6) sim_rate=91345 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 21:05:42 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(1,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1362500  inst.: 113931286 (ipc=83.6) sim_rate=91364 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 21:05:43 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1363500  inst.: 114011575 (ipc=83.6) sim_rate=91355 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 21:05:44 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1365000  inst.: 114127512 (ipc=83.6) sim_rate=91375 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 21:05:45 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1366500  inst.: 114236650 (ipc=83.6) sim_rate=91389 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 21:05:46 2018
GPGPU-Sim uArch: cycles simulated: 1367500  inst.: 114312010 (ipc=83.6) sim_rate=91376 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 21:05:47 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1368500  inst.: 114388351 (ipc=83.6) sim_rate=91364 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 21:05:48 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1369500  inst.: 114462025 (ipc=83.6) sim_rate=91350 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 21:05:49 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1371000  inst.: 114579692 (ipc=83.6) sim_rate=91371 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 21:05:50 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1372000  inst.: 114654374 (ipc=83.6) sim_rate=91358 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 21:05:51 2018
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1373000  inst.: 114737101 (ipc=83.6) sim_rate=91351 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 21:05:52 2018
GPGPU-Sim uArch: cycles simulated: 1374000  inst.: 114818195 (ipc=83.6) sim_rate=91343 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 21:05:53 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(0,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1375000  inst.: 114899201 (ipc=83.6) sim_rate=91334 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 21:05:54 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1376000  inst.: 114987348 (ipc=83.6) sim_rate=91332 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 21:05:55 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1377000  inst.: 115069604 (ipc=83.6) sim_rate=91325 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 21:05:56 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1378500  inst.: 115193855 (ipc=83.6) sim_rate=91351 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 21:05:57 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1379500  inst.: 115265549 (ipc=83.6) sim_rate=91335 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 21:05:58 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(2,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1381000  inst.: 115374735 (ipc=83.5) sim_rate=91349 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 21:05:59 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1382000  inst.: 115458487 (ipc=83.5) sim_rate=91343 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 21:06:00 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1383000  inst.: 115533336 (ipc=83.5) sim_rate=91330 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 21:06:01 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1384500  inst.: 115657279 (ipc=83.5) sim_rate=91356 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 21:06:02 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1386000  inst.: 115765921 (ipc=83.5) sim_rate=91370 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 21:06:03 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1387000  inst.: 115844068 (ipc=83.5) sim_rate=91359 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 21:06:04 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(1,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1388500  inst.: 115968412 (ipc=83.5) sim_rate=91385 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 21:06:05 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1389500  inst.: 116039233 (ipc=83.5) sim_rate=91369 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 21:06:06 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1391000  inst.: 116143040 (ipc=83.5) sim_rate=91379 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 21:06:07 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1392000  inst.: 116221244 (ipc=83.5) sim_rate=91368 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 21:06:08 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1393000  inst.: 116291594 (ipc=83.5) sim_rate=91352 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 21:06:09 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1394500  inst.: 116413554 (ipc=83.5) sim_rate=91376 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 21:06:10 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1395500  inst.: 116489725 (ipc=83.5) sim_rate=91364 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 21:06:11 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1397000  inst.: 116597528 (ipc=83.5) sim_rate=91377 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 21:06:12 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1398500  inst.: 116722955 (ipc=83.5) sim_rate=91404 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 21:06:13 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1399500  inst.: 116802351 (ipc=83.5) sim_rate=91394 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 21:06:14 2018
GPGPU-Sim uArch: cycles simulated: 1400500  inst.: 116875832 (ipc=83.5) sim_rate=91380 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 21:06:15 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1402000  inst.: 116989552 (ipc=83.4) sim_rate=91398 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 21:06:16 2018
GPGPU-Sim uArch: cycles simulated: 1403000  inst.: 117065270 (ipc=83.4) sim_rate=91385 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 21:06:17 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1404500  inst.: 117185846 (ipc=83.4) sim_rate=91408 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 21:06:18 2018
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 117264650 (ipc=83.4) sim_rate=91398 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 21:06:19 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 117346100 (ipc=83.4) sim_rate=91391 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 21:06:20 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1408000  inst.: 117464867 (ipc=83.4) sim_rate=91412 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 21:06:21 2018
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 117545436 (ipc=83.4) sim_rate=91403 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 21:06:22 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(7,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1410000  inst.: 117615292 (ipc=83.4) sim_rate=91387 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 21:06:23 2018
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 117733152 (ipc=83.4) sim_rate=91407 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 21:06:24 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1412500  inst.: 117813990 (ipc=83.4) sim_rate=91399 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 21:06:25 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 117933591 (ipc=83.4) sim_rate=91421 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 21:06:26 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1415000  inst.: 118005448 (ipc=83.4) sim_rate=91406 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 21:06:27 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(3,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1416000  inst.: 118079178 (ipc=83.4) sim_rate=91392 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 21:06:28 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(6,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1417500  inst.: 118202973 (ipc=83.4) sim_rate=91417 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 21:06:29 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1418500  inst.: 118284374 (ipc=83.4) sim_rate=91409 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 21:06:30 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(8,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1419500  inst.: 118363955 (ipc=83.4) sim_rate=91400 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 21:06:31 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(8,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1421000  inst.: 118484240 (ipc=83.4) sim_rate=91423 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 21:06:32 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1422000  inst.: 118566521 (ipc=83.4) sim_rate=91415 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 21:06:33 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1423000  inst.: 118639245 (ipc=83.4) sim_rate=91401 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 21:06:34 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1424500  inst.: 118750314 (ipc=83.4) sim_rate=91416 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 21:06:35 2018
GPGPU-Sim uArch: cycles simulated: 1425500  inst.: 118825533 (ipc=83.4) sim_rate=91404 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 21:06:36 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(0,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1426500  inst.: 118896484 (ipc=83.3) sim_rate=91388 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 21:06:37 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1428000  inst.: 119013442 (ipc=83.3) sim_rate=91408 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 21:06:38 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1429000  inst.: 119094188 (ipc=83.3) sim_rate=91399 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 21:06:39 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1430500  inst.: 119209069 (ipc=83.3) sim_rate=91417 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 21:06:40 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1431500  inst.: 119289606 (ipc=83.3) sim_rate=91409 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 21:06:41 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1433000  inst.: 119408681 (ipc=83.3) sim_rate=91430 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 21:06:42 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(1,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1434000  inst.: 119505106 (ipc=83.3) sim_rate=91434 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 21:06:43 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1435000  inst.: 119584406 (ipc=83.3) sim_rate=91425 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 21:06:44 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(4,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1436500  inst.: 119706841 (ipc=83.3) sim_rate=91449 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 21:06:45 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1437500  inst.: 119788969 (ipc=83.3) sim_rate=91441 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 21:06:46 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1438500  inst.: 119860450 (ipc=83.3) sim_rate=91426 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 21:06:47 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1440000  inst.: 119973643 (ipc=83.3) sim_rate=91443 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 21:06:48 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(8,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1441000  inst.: 120060990 (ipc=83.3) sim_rate=91440 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 21:06:49 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1442000  inst.: 120153635 (ipc=83.3) sim_rate=91441 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 21:06:50 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1443500  inst.: 120281231 (ipc=83.3) sim_rate=91468 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 21:06:51 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(5,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1444500  inst.: 120351915 (ipc=83.3) sim_rate=91452 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 21:06:52 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1446000  inst.: 120476416 (ipc=83.3) sim_rate=91477 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 21:06:53 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 120560063 (ipc=83.3) sim_rate=91471 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 21:06:54 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1448000  inst.: 120648456 (ipc=83.3) sim_rate=91469 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 21:06:55 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1449000  inst.: 120734890 (ipc=83.3) sim_rate=91465 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 21:06:56 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1450500  inst.: 120859873 (ipc=83.3) sim_rate=91491 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 21:06:57 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1452000  inst.: 120980543 (ipc=83.3) sim_rate=91513 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 21:06:58 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1453000  inst.: 121059786 (ipc=83.3) sim_rate=91503 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 21:06:59 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(7,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1454500  inst.: 121190903 (ipc=83.3) sim_rate=91533 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 21:07:00 2018
GPGPU-Sim uArch: cycles simulated: 1455500  inst.: 121267026 (ipc=83.3) sim_rate=91522 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 21:07:01 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1457000  inst.: 121386665 (ipc=83.3) sim_rate=91543 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 21:07:02 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1458000  inst.: 121474376 (ipc=83.3) sim_rate=91540 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 21:07:03 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1459500  inst.: 121592980 (ipc=83.3) sim_rate=91560 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 21:07:04 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1461000  inst.: 121703029 (ipc=83.3) sim_rate=91574 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 21:07:05 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1462000  inst.: 121785999 (ipc=83.3) sim_rate=91568 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 21:07:06 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1463000  inst.: 121868787 (ipc=83.3) sim_rate=91561 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 21:07:07 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1464500  inst.: 121988195 (ipc=83.3) sim_rate=91582 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 21:07:08 2018
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1465500  inst.: 122069733 (ipc=83.3) sim_rate=91575 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 21:07:09 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1467000  inst.: 122193220 (ipc=83.3) sim_rate=91599 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 21:07:10 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1468000  inst.: 122279431 (ipc=83.3) sim_rate=91595 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 21:07:11 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1469000  inst.: 122358284 (ipc=83.3) sim_rate=91585 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 21:07:12 2018
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(5,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1470500  inst.: 122479841 (ipc=83.3) sim_rate=91607 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 21:07:13 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1471500  inst.: 122564994 (ipc=83.3) sim_rate=91603 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 21:07:14 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1473000  inst.: 122695478 (ipc=83.3) sim_rate=91632 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 21:07:15 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1474000  inst.: 122780575 (ipc=83.3) sim_rate=91627 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 21:07:16 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1475000  inst.: 122872777 (ipc=83.3) sim_rate=91627 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 21:07:17 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1476500  inst.: 122998711 (ipc=83.3) sim_rate=91653 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 21:07:18 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 123087356 (ipc=83.3) sim_rate=91651 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 21:07:19 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1479000  inst.: 123210654 (ipc=83.3) sim_rate=91674 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 21:07:20 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 123296760 (ipc=83.3) sim_rate=91670 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 21:07:21 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1481500  inst.: 123426322 (ipc=83.3) sim_rate=91698 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 21:07:22 2018
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 123512951 (ipc=83.3) sim_rate=91694 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 21:07:23 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 123583429 (ipc=83.3) sim_rate=91679 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 21:07:24 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1485000  inst.: 123715836 (ipc=83.3) sim_rate=91709 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 21:07:25 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(8,5,0) tid=(0,6,0)
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1486500  inst.: 123834055 (ipc=83.3) sim_rate=91728 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 21:07:26 2018
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(7,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1487500  inst.: 123922782 (ipc=83.3) sim_rate=91726 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 21:07:27 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1488500  inst.: 124012091 (ipc=83.3) sim_rate=91724 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 21:07:28 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(7,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1490000  inst.: 124121000 (ipc=83.3) sim_rate=91737 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 21:07:29 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1491000  inst.: 124214762 (ipc=83.3) sim_rate=91739 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 21:07:30 2018
GPGPU-Sim uArch: cycles simulated: 1492000  inst.: 124299570 (ipc=83.3) sim_rate=91734 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 21:07:31 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1493500  inst.: 124423463 (ipc=83.3) sim_rate=91757 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 21:07:32 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1494500  inst.: 124501534 (ipc=83.3) sim_rate=91747 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 21:07:33 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1496000  inst.: 124627637 (ipc=83.3) sim_rate=91772 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 21:07:34 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(2,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1497000  inst.: 124718407 (ipc=83.3) sim_rate=91772 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 21:07:35 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1498000  inst.: 124806400 (ipc=83.3) sim_rate=91769 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 21:07:36 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(8,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1499500  inst.: 124925022 (ipc=83.3) sim_rate=91789 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 21:07:37 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(1,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1501000  inst.: 125040367 (ipc=83.3) sim_rate=91806 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 21:07:38 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1502000  inst.: 125118536 (ipc=83.3) sim_rate=91796 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 21:07:39 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1503500  inst.: 125239555 (ipc=83.3) sim_rate=91817 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 21:07:40 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1504500  inst.: 125335136 (ipc=83.3) sim_rate=91820 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 21:07:41 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1506000  inst.: 125466142 (ipc=83.3) sim_rate=91849 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 21:07:42 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1507000  inst.: 125554083 (ipc=83.3) sim_rate=91846 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 21:07:43 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1508500  inst.: 125666281 (ipc=83.3) sim_rate=91861 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 21:07:44 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1509500  inst.: 125752318 (ipc=83.3) sim_rate=91857 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 21:07:45 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(7,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(7,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1511000  inst.: 125875638 (ipc=83.3) sim_rate=91880 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 21:07:46 2018
GPGPU-Sim uArch: cycles simulated: 1512000  inst.: 125963155 (ipc=83.3) sim_rate=91876 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 21:07:47 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(0,2,0) tid=(2,7,0)
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1513500  inst.: 126083252 (ipc=83.3) sim_rate=91897 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 21:07:48 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1514500  inst.: 126168201 (ipc=83.3) sim_rate=91892 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 21:07:49 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1516000  inst.: 126277334 (ipc=83.3) sim_rate=91904 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 21:07:50 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1517000  inst.: 126360200 (ipc=83.3) sim_rate=91898 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 21:07:51 2018
GPGPU-Sim uArch: cycles simulated: 1518000  inst.: 126438693 (ipc=83.3) sim_rate=91888 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 21:07:52 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(1,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1519500  inst.: 126567461 (ipc=83.3) sim_rate=91915 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 21:07:53 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1520500  inst.: 126651759 (ipc=83.3) sim_rate=91909 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 21:07:54 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1522000  inst.: 126779408 (ipc=83.3) sim_rate=91935 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 21:07:55 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1523000  inst.: 126867751 (ipc=83.3) sim_rate=91933 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 21:07:56 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1524000  inst.: 126949824 (ipc=83.3) sim_rate=91926 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 21:07:57 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(3,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1525500  inst.: 127077355 (ipc=83.3) sim_rate=91951 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 21:07:58 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1526500  inst.: 127163384 (ipc=83.3) sim_rate=91947 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 21:07:59 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1527500  inst.: 127259270 (ipc=83.3) sim_rate=91950 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 21:08:00 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1528500  inst.: 127355435 (ipc=83.3) sim_rate=91953 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 21:08:01 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(7,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1530000  inst.: 127479650 (ipc=83.3) sim_rate=91976 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 21:08:02 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1531000  inst.: 127559354 (ipc=83.3) sim_rate=91967 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 21:08:03 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1532500  inst.: 127677961 (ipc=83.3) sim_rate=91987 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 21:08:04 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1533500  inst.: 127752835 (ipc=83.3) sim_rate=91974 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 21:08:05 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1535000  inst.: 127881315 (ipc=83.3) sim_rate=92000 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 21:08:06 2018
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 127969445 (ipc=83.3) sim_rate=91998 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 21:08:07 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1537000  inst.: 128064913 (ipc=83.3) sim_rate=92000 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 21:08:08 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 128204716 (ipc=83.3) sim_rate=92034 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 21:08:09 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1539500  inst.: 128288227 (ipc=83.3) sim_rate=92028 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 21:08:10 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1540500  inst.: 128378584 (ipc=83.3) sim_rate=92027 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 21:08:11 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1541500  inst.: 128478633 (ipc=83.3) sim_rate=92033 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 21:08:12 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1542500  inst.: 128569959 (ipc=83.4) sim_rate=92032 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 21:08:13 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1543500  inst.: 128666192 (ipc=83.4) sim_rate=92035 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 21:08:14 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1545000  inst.: 128799074 (ipc=83.4) sim_rate=92065 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 21:08:15 2018
GPGPU-Sim uArch: cycles simulated: 1546000  inst.: 128879716 (ipc=83.4) sim_rate=92056 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 21:08:16 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1547000  inst.: 128961443 (ipc=83.4) sim_rate=92049 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 21:08:17 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(7,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1548000  inst.: 129042934 (ipc=83.4) sim_rate=92042 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 21:08:18 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1549500  inst.: 129164524 (ipc=83.4) sim_rate=92063 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 21:08:19 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1550500  inst.: 129254300 (ipc=83.4) sim_rate=92061 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 21:08:20 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(3,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1551500  inst.: 129356593 (ipc=83.4) sim_rate=92068 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 21:08:21 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1553000  inst.: 129471686 (ipc=83.4) sim_rate=92085 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 21:08:22 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1554000  inst.: 129560792 (ipc=83.4) sim_rate=92083 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 21:08:23 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1555000  inst.: 129638326 (ipc=83.4) sim_rate=92072 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 21:08:24 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1556000  inst.: 129718779 (ipc=83.4) sim_rate=92064 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 21:08:25 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(1,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1557500  inst.: 129849246 (ipc=83.4) sim_rate=92091 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 21:08:26 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(4,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1558500  inst.: 129938911 (ipc=83.4) sim_rate=92089 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 21:08:27 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(7,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 130068996 (ipc=83.4) sim_rate=92116 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 21:08:28 2018
GPGPU-Sim uArch: cycles simulated: 1561000  inst.: 130148482 (ipc=83.4) sim_rate=92107 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 21:08:29 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(2,6,0) tid=(4,1,0)
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 130263486 (ipc=83.4) sim_rate=92124 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 21:08:30 2018
GPGPU-Sim uArch: cycles simulated: 1563500  inst.: 130323867 (ipc=83.4) sim_rate=92101 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 21:08:31 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 130453212 (ipc=83.4) sim_rate=92127 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 21:08:32 2018
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(1,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 130529851 (ipc=83.4) sim_rate=92117 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 21:08:33 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1567500  inst.: 130656597 (ipc=83.4) sim_rate=92141 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 21:08:34 2018
GPGPU-Sim uArch: cycles simulated: 1568500  inst.: 130740194 (ipc=83.4) sim_rate=92135 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 21:08:35 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1570000  inst.: 130870197 (ipc=83.4) sim_rate=92162 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 21:08:36 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(8,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1571000  inst.: 130953545 (ipc=83.4) sim_rate=92155 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 21:08:37 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(0,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1572000  inst.: 131045735 (ipc=83.4) sim_rate=92155 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 21:08:38 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1573500  inst.: 131188440 (ipc=83.4) sim_rate=92191 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 21:08:39 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(0,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1574500  inst.: 131293413 (ipc=83.4) sim_rate=92200 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 21:08:40 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1575500  inst.: 131376021 (ipc=83.4) sim_rate=92193 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 21:08:41 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1577000  inst.: 131491586 (ipc=83.4) sim_rate=92210 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 21:08:42 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(2,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1578000  inst.: 131563894 (ipc=83.4) sim_rate=92196 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 21:08:43 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(2,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1579500  inst.: 131694242 (ipc=83.4) sim_rate=92222 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 21:08:44 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1580500  inst.: 131783833 (ipc=83.4) sim_rate=92221 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 21:08:45 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(5,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1581500  inst.: 131879598 (ipc=83.4) sim_rate=92223 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 21:08:46 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1582500  inst.: 131975162 (ipc=83.4) sim_rate=92225 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 21:08:47 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1583500  inst.: 132063199 (ipc=83.4) sim_rate=92222 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 21:08:48 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(1,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 132164616 (ipc=83.4) sim_rate=92229 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 21:08:49 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1586000  inst.: 132301826 (ipc=83.4) sim_rate=92260 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 21:08:50 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 132396124 (ipc=83.4) sim_rate=92262 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 21:08:51 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1588000  inst.: 132479891 (ipc=83.4) sim_rate=92256 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 21:08:52 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(6,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1589500  inst.: 132615531 (ipc=83.4) sim_rate=92286 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 21:08:53 2018
GPGPU-Sim uArch: cycles simulated: 1590500  inst.: 132702146 (ipc=83.4) sim_rate=92282 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 21:08:54 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1591500  inst.: 132789963 (ipc=83.4) sim_rate=92279 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 21:08:55 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(5,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1593000  inst.: 132917759 (ipc=83.4) sim_rate=92303 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 21:08:56 2018
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(3,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1594000  inst.: 133012360 (ipc=83.4) sim_rate=92305 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 21:08:57 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 133097860 (ipc=83.4) sim_rate=92300 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 21:08:58 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1596000  inst.: 133198382 (ipc=83.5) sim_rate=92306 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 21:08:59 2018
GPGPU-Sim uArch: cycles simulated: 1597000  inst.: 133276986 (ipc=83.5) sim_rate=92297 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 21:09:00 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 133369036 (ipc=83.5) sim_rate=92296 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 21:09:01 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(5,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1599500  inst.: 133523426 (ipc=83.5) sim_rate=92339 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 21:09:02 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1600500  inst.: 133611182 (ipc=83.5) sim_rate=92336 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 21:09:03 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1602000  inst.: 133737510 (ipc=83.5) sim_rate=92360 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 21:09:04 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1603000  inst.: 133816385 (ipc=83.5) sim_rate=92350 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 21:09:05 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(0,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1604000  inst.: 133917703 (ipc=83.5) sim_rate=92357 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 21:09:06 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1605500  inst.: 134074832 (ipc=83.5) sim_rate=92401 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 21:09:07 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1606500  inst.: 134170836 (ipc=83.5) sim_rate=92404 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 21:09:08 2018
GPGPU-Sim uArch: cycles simulated: 1607500  inst.: 134245392 (ipc=83.5) sim_rate=92391 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 21:09:09 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(7,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1608500  inst.: 134332762 (ipc=83.5) sim_rate=92388 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 21:09:10 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1609500  inst.: 134404897 (ipc=83.5) sim_rate=92374 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 21:09:11 2018
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1611000  inst.: 134526334 (ipc=83.5) sim_rate=92394 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 21:09:12 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(6,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1612000  inst.: 134618237 (ipc=83.5) sim_rate=92394 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 21:09:13 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1613000  inst.: 134708530 (ipc=83.5) sim_rate=92392 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 21:09:14 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1614500  inst.: 134847405 (ipc=83.5) sim_rate=92424 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 21:09:15 2018
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1615500  inst.: 134942832 (ipc=83.5) sim_rate=92426 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 21:09:16 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(3,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1616500  inst.: 135027814 (ipc=83.5) sim_rate=92421 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 21:09:17 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(2,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 135114369 (ipc=83.5) sim_rate=92417 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 21:09:18 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(8,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1619000  inst.: 135249715 (ipc=83.5) sim_rate=92446 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 21:09:19 2018
GPGPU-Sim uArch: cycles simulated: 1620000  inst.: 135338139 (ipc=83.5) sim_rate=92444 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 21:09:20 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1621000  inst.: 135422110 (ipc=83.5) sim_rate=92438 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 21:09:21 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1622500  inst.: 135547168 (ipc=83.5) sim_rate=92460 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 21:09:22 2018
GPGPU-Sim uArch: cycles simulated: 1623500  inst.: 135626825 (ipc=83.5) sim_rate=92451 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 21:09:23 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1624500  inst.: 135712560 (ipc=83.5) sim_rate=92447 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 21:09:24 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1625500  inst.: 135808969 (ipc=83.5) sim_rate=92449 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 21:09:25 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1626500  inst.: 135901004 (ipc=83.6) sim_rate=92449 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 21:09:26 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1627500  inst.: 135996877 (ipc=83.6) sim_rate=92451 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 21:09:27 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1628500  inst.: 136079966 (ipc=83.6) sim_rate=92445 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 21:09:28 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1629500  inst.: 136176913 (ipc=83.6) sim_rate=92448 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 21:09:29 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1630500  inst.: 136278953 (ipc=83.6) sim_rate=92455 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 21:09:30 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1632000  inst.: 136420471 (ipc=83.6) sim_rate=92488 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 21:09:31 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1633000  inst.: 136518556 (ipc=83.6) sim_rate=92492 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 21:09:32 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 136617814 (ipc=83.6) sim_rate=92496 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 21:09:33 2018
GPGPU-Sim uArch: cycles simulated: 1635000  inst.: 136706764 (ipc=83.6) sim_rate=92494 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 21:09:34 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1636000  inst.: 136803121 (ipc=83.6) sim_rate=92497 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 21:09:35 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1637500  inst.: 136919536 (ipc=83.6) sim_rate=92513 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 21:09:36 2018
GPGPU-Sim uArch: cycles simulated: 1638500  inst.: 137000704 (ipc=83.6) sim_rate=92505 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 21:09:37 2018
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1640000  inst.: 137125289 (ipc=83.6) sim_rate=92527 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 21:09:38 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1641000  inst.: 137227251 (ipc=83.6) sim_rate=92533 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 21:09:39 2018
GPGPU-Sim uArch: cycles simulated: 1642000  inst.: 137303079 (ipc=83.6) sim_rate=92522 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 21:09:40 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1643500  inst.: 137452365 (ipc=83.6) sim_rate=92560 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 21:09:41 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1644500  inst.: 137540542 (ipc=83.6) sim_rate=92557 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 21:09:42 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1645500  inst.: 137623245 (ipc=83.6) sim_rate=92550 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 21:09:43 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(1,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1646500  inst.: 137716724 (ipc=83.6) sim_rate=92551 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 21:09:44 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(4,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1648000  inst.: 137851406 (ipc=83.6) sim_rate=92579 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 21:09:45 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1649000  inst.: 137941907 (ipc=83.7) sim_rate=92578 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 21:09:46 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1650000  inst.: 138037044 (ipc=83.7) sim_rate=92580 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 21:09:47 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(5,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1651500  inst.: 138176399 (ipc=83.7) sim_rate=92611 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 21:09:48 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1652500  inst.: 138252956 (ipc=83.7) sim_rate=92600 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 21:09:49 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(4,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1653500  inst.: 138342406 (ipc=83.7) sim_rate=92598 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 21:09:50 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1655000  inst.: 138461877 (ipc=83.7) sim_rate=92616 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 21:09:51 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 138553273 (ipc=83.7) sim_rate=92615 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 21:09:52 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1657000  inst.: 138641716 (ipc=83.7) sim_rate=92613 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 21:09:53 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(7,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1658000  inst.: 138738451 (ipc=83.7) sim_rate=92615 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 21:09:54 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1659500  inst.: 138864788 (ipc=83.7) sim_rate=92638 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 21:09:55 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1660500  inst.: 138953697 (ipc=83.7) sim_rate=92635 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 21:09:56 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1661500  inst.: 139047686 (ipc=83.7) sim_rate=92636 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 21:09:57 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(4,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1663000  inst.: 139182607 (ipc=83.7) sim_rate=92664 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 21:09:58 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1664000  inst.: 139275329 (ipc=83.7) sim_rate=92664 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 21:09:59 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1665500  inst.: 139396735 (ipc=83.7) sim_rate=92683 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 21:10:00 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1666500  inst.: 139481849 (ipc=83.7) sim_rate=92678 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 21:10:01 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1667500  inst.: 139574727 (ipc=83.7) sim_rate=92679 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 21:10:02 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(1,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1669000  inst.: 139702562 (ipc=83.7) sim_rate=92702 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 21:10:03 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1670000  inst.: 139786873 (ipc=83.7) sim_rate=92696 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 21:10:04 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1671500  inst.: 139921972 (ipc=83.7) sim_rate=92724 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 21:10:05 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1672500  inst.: 140008215 (ipc=83.7) sim_rate=92720 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 21:10:06 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1674000  inst.: 140137176 (ipc=83.7) sim_rate=92744 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 21:10:07 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(8,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1675000  inst.: 140231330 (ipc=83.7) sim_rate=92745 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 21:10:08 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 140353120 (ipc=83.7) sim_rate=92764 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 21:10:09 2018
GPGPU-Sim uArch: cycles simulated: 1677500  inst.: 140437281 (ipc=83.7) sim_rate=92759 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 21:10:10 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1678500  inst.: 140518575 (ipc=83.7) sim_rate=92751 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 21:10:11 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(4,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1679500  inst.: 140609283 (ipc=83.7) sim_rate=92750 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 21:10:12 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1681000  inst.: 140743370 (ipc=83.7) sim_rate=92777 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 21:10:13 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1682000  inst.: 140831792 (ipc=83.7) sim_rate=92774 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 21:10:14 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1683000  inst.: 140932306 (ipc=83.7) sim_rate=92779 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 21:10:15 2018
GPGPU-Sim uArch: cycles simulated: 1684000  inst.: 141020857 (ipc=83.7) sim_rate=92776 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 21:10:16 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1685500  inst.: 141153436 (ipc=83.7) sim_rate=92803 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 21:10:17 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1686500  inst.: 141248425 (ipc=83.8) sim_rate=92804 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 21:10:18 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1687500  inst.: 141330216 (ipc=83.8) sim_rate=92797 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 21:10:19 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1689000  inst.: 141468975 (ipc=83.8) sim_rate=92827 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 21:10:20 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1690000  inst.: 141564055 (ipc=83.8) sim_rate=92828 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 21:10:21 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(5,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1691000  inst.: 141659337 (ipc=83.8) sim_rate=92830 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 21:10:22 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1692000  inst.: 141750426 (ipc=83.8) sim_rate=92829 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 21:10:23 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(2,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1693000  inst.: 141847075 (ipc=83.8) sim_rate=92831 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 21:10:24 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1694000  inst.: 141945472 (ipc=83.8) sim_rate=92835 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 21:10:25 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1695500  inst.: 142077312 (ipc=83.8) sim_rate=92860 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 21:10:26 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(8,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1696500  inst.: 142170786 (ipc=83.8) sim_rate=92861 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 21:10:27 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1697500  inst.: 142264745 (ipc=83.8) sim_rate=92862 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 21:10:28 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1698500  inst.: 142369326 (ipc=83.8) sim_rate=92869 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 21:10:29 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1699500  inst.: 142456146 (ipc=83.8) sim_rate=92865 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 21:10:30 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1700500  inst.: 142553041 (ipc=83.8) sim_rate=92868 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 21:10:31 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1701500  inst.: 142635957 (ipc=83.8) sim_rate=92861 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 21:10:32 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1702500  inst.: 142719950 (ipc=83.8) sim_rate=92856 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 21:10:33 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1703500  inst.: 142805167 (ipc=83.8) sim_rate=92851 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 21:10:34 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1704500  inst.: 142891230 (ipc=83.8) sim_rate=92846 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 21:10:35 2018
GPGPU-Sim uArch: cycles simulated: 1705500  inst.: 142984384 (ipc=83.8) sim_rate=92847 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 21:10:36 2018
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(1,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1706500  inst.: 143070489 (ipc=83.8) sim_rate=92842 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 21:10:37 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(8,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 143154963 (ipc=83.8) sim_rate=92837 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 21:10:38 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1708500  inst.: 143245602 (ipc=83.8) sim_rate=92835 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 21:10:39 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1709500  inst.: 143332358 (ipc=83.8) sim_rate=92831 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 21:10:40 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1710500  inst.: 143423109 (ipc=83.8) sim_rate=92830 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 21:10:41 2018
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1711500  inst.: 143516779 (ipc=83.9) sim_rate=92831 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 21:10:42 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(1,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1712500  inst.: 143620178 (ipc=83.9) sim_rate=92837 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 21:10:43 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1713500  inst.: 143713764 (ipc=83.9) sim_rate=92838 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 21:10:44 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1714500  inst.: 143794782 (ipc=83.9) sim_rate=92830 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 21:10:45 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1715500  inst.: 143878150 (ipc=83.9) sim_rate=92824 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 21:10:46 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1717000  inst.: 143991845 (ipc=83.9) sim_rate=92838 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 21:10:47 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1718000  inst.: 144076764 (ipc=83.9) sim_rate=92832 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 21:10:48 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1719000  inst.: 144169733 (ipc=83.9) sim_rate=92833 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 21:10:49 2018
GPGPU-Sim uArch: cycles simulated: 1720000  inst.: 144253426 (ipc=83.9) sim_rate=92827 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 21:10:50 2018
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1721000  inst.: 144343692 (ipc=83.9) sim_rate=92825 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 21:10:51 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(7,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1722000  inst.: 144429132 (ipc=83.9) sim_rate=92820 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 21:10:52 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1723000  inst.: 144523299 (ipc=83.9) sim_rate=92821 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 21:10:53 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1724000  inst.: 144607807 (ipc=83.9) sim_rate=92816 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 21:10:54 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1725000  inst.: 144699019 (ipc=83.9) sim_rate=92815 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 21:10:55 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1726500  inst.: 144812447 (ipc=83.9) sim_rate=92828 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 21:10:56 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(3,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1727500  inst.: 144903128 (ipc=83.9) sim_rate=92827 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 21:10:57 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1728500  inst.: 144991623 (ipc=83.9) sim_rate=92824 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 21:10:58 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1729500  inst.: 145082929 (ipc=83.9) sim_rate=92823 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 21:10:59 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1730500  inst.: 145176850 (ipc=83.9) sim_rate=92824 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 21:11:00 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1731500  inst.: 145270767 (ipc=83.9) sim_rate=92824 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 21:11:01 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(6,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1732500  inst.: 145357820 (ipc=83.9) sim_rate=92821 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 21:11:02 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(2,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1733500  inst.: 145446511 (ipc=83.9) sim_rate=92818 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 21:11:03 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1734500  inst.: 145549741 (ipc=83.9) sim_rate=92825 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 21:11:04 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1736000  inst.: 145702226 (ipc=83.9) sim_rate=92863 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 21:11:05 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1737000  inst.: 145790958 (ipc=83.9) sim_rate=92860 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 21:11:06 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1738000  inst.: 145883340 (ipc=83.9) sim_rate=92860 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 21:11:07 2018
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1739500  inst.: 146023716 (ipc=83.9) sim_rate=92890 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 21:11:08 2018
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1740500  inst.: 146112233 (ipc=83.9) sim_rate=92887 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 21:11:09 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1741500  inst.: 146201357 (ipc=84.0) sim_rate=92885 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 21:11:10 2018
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1742500  inst.: 146292187 (ipc=84.0) sim_rate=92883 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 21:11:11 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1744000  inst.: 146431330 (ipc=84.0) sim_rate=92913 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 21:11:12 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1745000  inst.: 146530106 (ipc=84.0) sim_rate=92916 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 21:11:13 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1746000  inst.: 146632389 (ipc=84.0) sim_rate=92922 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 21:11:14 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(7,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1747000  inst.: 146729087 (ipc=84.0) sim_rate=92925 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 21:11:15 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1748500  inst.: 146858531 (ipc=84.0) sim_rate=92948 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 21:11:16 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1749500  inst.: 146951208 (ipc=84.0) sim_rate=92948 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 21:11:17 2018
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1751000  inst.: 147085719 (ipc=84.0) sim_rate=92974 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 21:11:18 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1752000  inst.: 147172967 (ipc=84.0) sim_rate=92970 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 21:11:19 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1753000  inst.: 147260264 (ipc=84.0) sim_rate=92967 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 21:11:20 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1754000  inst.: 147351997 (ipc=84.0) sim_rate=92966 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 21:11:21 2018
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1755000  inst.: 147456455 (ipc=84.0) sim_rate=92973 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 21:11:22 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1756000  inst.: 147550974 (ipc=84.0) sim_rate=92974 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 21:11:23 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1757500  inst.: 147685928 (ipc=84.0) sim_rate=93001 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 21:11:24 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(5,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1758500  inst.: 147762991 (ipc=84.0) sim_rate=92991 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 21:11:25 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1760000  inst.: 147901525 (ipc=84.0) sim_rate=93019 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 21:11:26 2018
GPGPU-Sim uArch: cycles simulated: 1761000  inst.: 147995789 (ipc=84.0) sim_rate=93020 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 21:11:27 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 148080727 (ipc=84.0) sim_rate=93015 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 21:11:28 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1763500  inst.: 148217255 (ipc=84.0) sim_rate=93042 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 21:11:29 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(8,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 148315367 (ipc=84.1) sim_rate=93046 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 21:11:30 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1765500  inst.: 148404850 (ipc=84.1) sim_rate=93043 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 21:11:31 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1767000  inst.: 148546524 (ipc=84.1) sim_rate=93074 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 21:11:32 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1768000  inst.: 148637624 (ipc=84.1) sim_rate=93073 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 21:11:33 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1769000  inst.: 148728549 (ipc=84.1) sim_rate=93071 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 21:11:34 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1770000  inst.: 148816507 (ipc=84.1) sim_rate=93068 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 21:11:35 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(2,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1771500  inst.: 148941203 (ipc=84.1) sim_rate=93088 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 21:11:36 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1772500  inst.: 149028562 (ipc=84.1) sim_rate=93084 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 21:11:37 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1774000  inst.: 149159353 (ipc=84.1) sim_rate=93108 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 21:11:38 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(0,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1775000  inst.: 149256468 (ipc=84.1) sim_rate=93110 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 21:11:39 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1776500  inst.: 149394780 (ipc=84.1) sim_rate=93138 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 21:11:40 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1777500  inst.: 149487222 (ipc=84.1) sim_rate=93138 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 21:11:41 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(7,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1778500  inst.: 149581507 (ipc=84.1) sim_rate=93139 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 21:11:42 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1780000  inst.: 149721933 (ipc=84.1) sim_rate=93168 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 21:11:43 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1781000  inst.: 149826155 (ipc=84.1) sim_rate=93175 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 21:11:44 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1781500  inst.: 149870940 (ipc=84.1) sim_rate=93145 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 21:11:45 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(4,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 150015457 (ipc=84.1) sim_rate=93177 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 21:11:46 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1784000  inst.: 150109234 (ipc=84.1) sim_rate=93177 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 21:11:47 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(1,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1785000  inst.: 150198256 (ipc=84.1) sim_rate=93175 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 21:11:48 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1786000  inst.: 150290481 (ipc=84.1) sim_rate=93174 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 21:11:49 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1787500  inst.: 150425190 (ipc=84.2) sim_rate=93200 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 21:11:50 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1788500  inst.: 150517187 (ipc=84.2) sim_rate=93199 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 21:11:51 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1789500  inst.: 150605563 (ipc=84.2) sim_rate=93196 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 21:11:52 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1790500  inst.: 150693536 (ipc=84.2) sim_rate=93193 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 21:11:53 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1791500  inst.: 150800364 (ipc=84.2) sim_rate=93201 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 21:11:54 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1793000  inst.: 150942506 (ipc=84.2) sim_rate=93231 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 21:11:55 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1794000  inst.: 151046279 (ipc=84.2) sim_rate=93238 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 21:11:56 2018
GPGPU-Sim uArch: cycles simulated: 1795000  inst.: 151128595 (ipc=84.2) sim_rate=93231 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 21:11:57 2018
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1796000  inst.: 151212391 (ipc=84.2) sim_rate=93225 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 21:11:58 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(0,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1797500  inst.: 151343894 (ipc=84.2) sim_rate=93249 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 21:11:59 2018
GPGPU-Sim uArch: cycles simulated: 1798500  inst.: 151432534 (ipc=84.2) sim_rate=93246 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 21:12:00 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1799500  inst.: 151530351 (ipc=84.2) sim_rate=93249 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 21:12:01 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 151631567 (ipc=84.2) sim_rate=93254 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 21:12:02 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(4,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1802000  inst.: 151758943 (ipc=84.2) sim_rate=93275 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 21:12:03 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1803000  inst.: 151839156 (ipc=84.2) sim_rate=93267 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 21:12:04 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1804500  inst.: 151977147 (ipc=84.2) sim_rate=93294 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 21:12:05 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1805500  inst.: 152068949 (ipc=84.2) sim_rate=93293 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 21:12:06 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1807000  inst.: 152225031 (ipc=84.2) sim_rate=93332 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 21:12:07 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(5,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1808000  inst.: 152319681 (ipc=84.2) sim_rate=93333 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 21:12:08 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(3,1,0) tid=(4,0,0)
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1809000  inst.: 152426674 (ipc=84.3) sim_rate=93341 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 21:12:09 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1810000  inst.: 152526384 (ipc=84.3) sim_rate=93345 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 21:12:10 2018
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1811500  inst.: 152637312 (ipc=84.3) sim_rate=93356 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 21:12:11 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1812500  inst.: 152729672 (ipc=84.3) sim_rate=93355 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 21:12:12 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1813500  inst.: 152824435 (ipc=84.3) sim_rate=93356 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 21:12:13 2018
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1814500  inst.: 152919590 (ipc=84.3) sim_rate=93357 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 21:12:14 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1815500  inst.: 153027049 (ipc=84.3) sim_rate=93366 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 21:12:15 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1816500  inst.: 153121871 (ipc=84.3) sim_rate=93366 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 21:12:16 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1817500  inst.: 153213658 (ipc=84.3) sim_rate=93366 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 21:12:17 2018
GPGPU-Sim uArch: cycles simulated: 1818500  inst.: 153307738 (ipc=84.3) sim_rate=93366 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 21:12:18 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(3,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1820000  inst.: 153457217 (ipc=84.3) sim_rate=93400 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 21:12:19 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(1,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1821000  inst.: 153548639 (ipc=84.3) sim_rate=93399 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 21:12:20 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1822000  inst.: 153638282 (ipc=84.3) sim_rate=93397 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 21:12:21 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1823000  inst.: 153732368 (ipc=84.3) sim_rate=93397 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 21:12:22 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1824000  inst.: 153826766 (ipc=84.3) sim_rate=93398 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 21:12:23 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1825000  inst.: 153916878 (ipc=84.3) sim_rate=93396 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 21:12:24 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(5,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1826000  inst.: 154012107 (ipc=84.3) sim_rate=93397 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 21:12:25 2018
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1827500  inst.: 154154287 (ipc=84.4) sim_rate=93426 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 21:12:26 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1828500  inst.: 154247788 (ipc=84.4) sim_rate=93426 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 21:12:27 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1829500  inst.: 154341870 (ipc=84.4) sim_rate=93427 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 21:12:28 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1830500  inst.: 154425079 (ipc=84.4) sim_rate=93421 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 21:12:29 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(5,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1831500  inst.: 154512283 (ipc=84.4) sim_rate=93417 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 21:12:30 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1832500  inst.: 154617130 (ipc=84.4) sim_rate=93424 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 21:12:31 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(5,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1833500  inst.: 154715071 (ipc=84.4) sim_rate=93426 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 21:12:32 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1835000  inst.: 154854095 (ipc=84.4) sim_rate=93454 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 21:12:33 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1836000  inst.: 154942961 (ipc=84.4) sim_rate=93451 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 21:12:34 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1837000  inst.: 155040968 (ipc=84.4) sim_rate=93454 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 21:12:35 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1838000  inst.: 155140452 (ipc=84.4) sim_rate=93458 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 21:12:36 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1839000  inst.: 155234346 (ipc=84.4) sim_rate=93458 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 21:12:37 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1840000  inst.: 155326788 (ipc=84.4) sim_rate=93457 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 21:12:38 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1841000  inst.: 155427940 (ipc=84.4) sim_rate=93462 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 21:12:39 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1842000  inst.: 155514598 (ipc=84.4) sim_rate=93458 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 21:12:40 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1843000  inst.: 155610287 (ipc=84.4) sim_rate=93459 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 21:12:41 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1844000  inst.: 155700220 (ipc=84.4) sim_rate=93457 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 21:12:42 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(1,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1845500  inst.: 155840494 (ipc=84.4) sim_rate=93485 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 21:12:43 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1846500  inst.: 155935702 (ipc=84.4) sim_rate=93486 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 21:12:44 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1847500  inst.: 156021051 (ipc=84.4) sim_rate=93481 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 21:12:45 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(6,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1848500  inst.: 156113088 (ipc=84.5) sim_rate=93480 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 21:12:46 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1849500  inst.: 156213056 (ipc=84.5) sim_rate=93484 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 21:12:47 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1850500  inst.: 156309869 (ipc=84.5) sim_rate=93486 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 21:12:48 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1851500  inst.: 156405654 (ipc=84.5) sim_rate=93488 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 21:12:49 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1852500  inst.: 156505014 (ipc=84.5) sim_rate=93491 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 21:12:50 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1853500  inst.: 156602851 (ipc=84.5) sim_rate=93494 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 21:12:51 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1854500  inst.: 156694113 (ipc=84.5) sim_rate=93492 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 21:12:52 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1855500  inst.: 156784165 (ipc=84.5) sim_rate=93490 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 21:12:53 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1856500  inst.: 156870450 (ipc=84.5) sim_rate=93486 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 21:12:54 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1857500  inst.: 156967722 (ipc=84.5) sim_rate=93488 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 21:12:55 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1858500  inst.: 157069082 (ipc=84.5) sim_rate=93493 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 21:12:56 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1859500  inst.: 157171321 (ipc=84.5) sim_rate=93498 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 21:12:57 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1860500  inst.: 157261049 (ipc=84.5) sim_rate=93496 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 21:12:58 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 157355704 (ipc=84.5) sim_rate=93497 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 21:12:59 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1863000  inst.: 157491687 (ipc=84.5) sim_rate=93522 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 21:13:00 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1864000  inst.: 157589770 (ipc=84.5) sim_rate=93525 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 21:13:01 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 157693605 (ipc=84.6) sim_rate=93531 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 21:13:02 2018
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1866000  inst.: 157782749 (ipc=84.6) sim_rate=93528 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 21:13:03 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1867000  inst.: 157877685 (ipc=84.6) sim_rate=93529 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 21:13:04 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1868000  inst.: 157960992 (ipc=84.6) sim_rate=93523 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 21:13:05 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1869000  inst.: 158061459 (ipc=84.6) sim_rate=93527 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 21:13:06 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(0,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1870000  inst.: 158159342 (ipc=84.6) sim_rate=93530 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 21:13:07 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1871000  inst.: 158266441 (ipc=84.6) sim_rate=93538 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 21:13:08 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1872000  inst.: 158366497 (ipc=84.6) sim_rate=93541 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 21:13:09 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(2,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1873000  inst.: 158459101 (ipc=84.6) sim_rate=93541 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 21:13:10 2018
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1874000  inst.: 158551615 (ipc=84.6) sim_rate=93540 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 21:13:11 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1875500  inst.: 158682366 (ipc=84.6) sim_rate=93562 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 21:13:12 2018
GPGPU-Sim uArch: cycles simulated: 1876000  inst.: 158727994 (ipc=84.6) sim_rate=93534 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 21:13:13 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1877000  inst.: 158830834 (ipc=84.6) sim_rate=93539 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 21:13:14 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1878000  inst.: 158922182 (ipc=84.6) sim_rate=93538 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 21:13:15 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1879000  inst.: 159024521 (ipc=84.6) sim_rate=93543 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 21:13:16 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1880000  inst.: 159133644 (ipc=84.6) sim_rate=93552 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 21:13:17 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1881000  inst.: 159231819 (ipc=84.7) sim_rate=93555 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 21:13:18 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 159336107 (ipc=84.7) sim_rate=93562 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 21:13:19 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 159433678 (ipc=84.7) sim_rate=93564 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 21:13:20 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1884000  inst.: 159536645 (ipc=84.7) sim_rate=93569 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 21:13:21 2018
GPGPU-Sim uArch: cycles simulated: 1884500  inst.: 159587394 (ipc=84.7) sim_rate=93544 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 21:13:22 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(0,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1885500  inst.: 159690529 (ipc=84.7) sim_rate=93550 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 21:13:23 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1886500  inst.: 159794871 (ipc=84.7) sim_rate=93556 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 21:13:24 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1887500  inst.: 159889308 (ipc=84.7) sim_rate=93557 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 21:13:25 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(2,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1888500  inst.: 159985776 (ipc=84.7) sim_rate=93558 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 21:13:26 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 160088212 (ipc=84.7) sim_rate=93564 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 21:13:27 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1890500  inst.: 160182590 (ipc=84.7) sim_rate=93564 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 21:13:28 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1891500  inst.: 160278770 (ipc=84.7) sim_rate=93566 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 21:13:29 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1892500  inst.: 160365007 (ipc=84.7) sim_rate=93561 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 21:13:30 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1893500  inst.: 160458724 (ipc=84.7) sim_rate=93561 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 21:13:31 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(7,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1894500  inst.: 160557147 (ipc=84.7) sim_rate=93564 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 21:13:32 2018
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1895500  inst.: 160659693 (ipc=84.8) sim_rate=93570 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 21:13:33 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(7,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1896500  inst.: 160762510 (ipc=84.8) sim_rate=93575 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 21:13:34 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(5,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1897000  inst.: 160823791 (ipc=84.8) sim_rate=93556 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 21:13:35 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1898000  inst.: 160911924 (ipc=84.8) sim_rate=93553 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 21:13:36 2018
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1899000  inst.: 161009159 (ipc=84.8) sim_rate=93555 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 21:13:37 2018
GPGPU-Sim uArch: cycles simulated: 1900000  inst.: 161099752 (ipc=84.8) sim_rate=93553 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 21:13:38 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1901000  inst.: 161185039 (ipc=84.8) sim_rate=93549 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 21:13:39 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1902500  inst.: 161320954 (ipc=84.8) sim_rate=93573 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 21:13:40 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1903500  inst.: 161435565 (ipc=84.8) sim_rate=93585 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 21:13:41 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1904500  inst.: 161536420 (ipc=84.8) sim_rate=93590 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 21:13:42 2018
GPGPU-Sim uArch: cycles simulated: 1905000  inst.: 161588214 (ipc=84.8) sim_rate=93565 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 21:13:43 2018
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(4,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1906500  inst.: 161725073 (ipc=84.8) sim_rate=93590 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 21:13:44 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1907500  inst.: 161816949 (ipc=84.8) sim_rate=93589 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 21:13:45 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1908500  inst.: 161901957 (ipc=84.8) sim_rate=93584 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 21:13:46 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1909500  inst.: 161993826 (ipc=84.8) sim_rate=93583 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 21:13:47 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1910500  inst.: 162089828 (ipc=84.8) sim_rate=93585 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 21:13:48 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1911500  inst.: 162189804 (ipc=84.8) sim_rate=93589 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 21:13:49 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(6,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1912500  inst.: 162291954 (ipc=84.9) sim_rate=93593 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 21:13:50 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(8,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1913500  inst.: 162388541 (ipc=84.9) sim_rate=93595 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 21:13:51 2018
GPGPU-Sim uArch: cycles simulated: 1914500  inst.: 162472520 (ipc=84.9) sim_rate=93590 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 21:13:52 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1915500  inst.: 162560737 (ipc=84.9) sim_rate=93587 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 21:13:53 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1916500  inst.: 162650991 (ipc=84.9) sim_rate=93585 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 21:13:54 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1917500  inst.: 162740970 (ipc=84.9) sim_rate=93583 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 21:13:55 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(0,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1919000  inst.: 162894957 (ipc=84.9) sim_rate=93617 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 21:13:56 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1920000  inst.: 162999705 (ipc=84.9) sim_rate=93624 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 21:13:57 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1921000  inst.: 163087464 (ipc=84.9) sim_rate=93620 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 21:13:58 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1922000  inst.: 163180851 (ipc=84.9) sim_rate=93620 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 21:13:59 2018
GPGPU-Sim uArch: cycles simulated: 1923000  inst.: 163260917 (ipc=84.9) sim_rate=93612 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 21:14:00 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1924000  inst.: 163341798 (ipc=84.9) sim_rate=93605 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 21:14:01 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1925500  inst.: 163480646 (ipc=84.9) sim_rate=93631 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 21:14:02 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(1,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1926500  inst.: 163572590 (ipc=84.9) sim_rate=93630 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 21:14:03 2018
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1927500  inst.: 163679193 (ipc=84.9) sim_rate=93637 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 21:14:04 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1928500  inst.: 163779895 (ipc=84.9) sim_rate=93642 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 21:14:05 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1929500  inst.: 163871418 (ipc=84.9) sim_rate=93640 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 21:14:06 2018
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(3,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1930500  inst.: 163971719 (ipc=84.9) sim_rate=93644 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 21:14:07 2018
GPGPU-Sim uArch: cycles simulated: 1931500  inst.: 164060767 (ipc=84.9) sim_rate=93641 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 21:14:08 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1932500  inst.: 164151852 (ipc=84.9) sim_rate=93640 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 21:14:09 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1933500  inst.: 164238521 (ipc=84.9) sim_rate=93636 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 21:14:10 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1934500  inst.: 164342353 (ipc=85.0) sim_rate=93642 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 21:14:11 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1935500  inst.: 164425585 (ipc=85.0) sim_rate=93636 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 21:14:12 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1936500  inst.: 164502250 (ipc=84.9) sim_rate=93626 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 21:14:13 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1937500  inst.: 164605846 (ipc=85.0) sim_rate=93632 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 21:14:14 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1939000  inst.: 164731594 (ipc=85.0) sim_rate=93650 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 21:14:15 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1940000  inst.: 164823470 (ipc=85.0) sim_rate=93649 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 21:14:16 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1941000  inst.: 164918744 (ipc=85.0) sim_rate=93650 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 21:14:17 2018
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1942000  inst.: 165016317 (ipc=85.0) sim_rate=93652 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 21:14:18 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1943500  inst.: 165148806 (ipc=85.0) sim_rate=93674 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 21:14:19 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1944500  inst.: 165239970 (ipc=85.0) sim_rate=93673 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 21:14:20 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1945500  inst.: 165323200 (ipc=85.0) sim_rate=93667 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 21:14:21 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1946500  inst.: 165422133 (ipc=85.0) sim_rate=93670 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 21:14:22 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1947500  inst.: 165517648 (ipc=85.0) sim_rate=93671 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 21:14:23 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(8,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1948500  inst.: 165606473 (ipc=85.0) sim_rate=93668 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 21:14:24 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1949500  inst.: 165707085 (ipc=85.0) sim_rate=93672 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 21:14:25 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(5,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1951000  inst.: 165849459 (ipc=85.0) sim_rate=93700 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 21:14:26 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1952000  inst.: 165950194 (ipc=85.0) sim_rate=93704 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 21:14:27 2018
GPGPU-Sim uArch: cycles simulated: 1953000  inst.: 166034836 (ipc=85.0) sim_rate=93699 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 21:14:28 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1954000  inst.: 166123009 (ipc=85.0) sim_rate=93696 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 21:14:29 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1955000  inst.: 166210932 (ipc=85.0) sim_rate=93692 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 21:14:30 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1956000  inst.: 166313488 (ipc=85.0) sim_rate=93697 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 21:14:31 2018
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1957500  inst.: 166459492 (ipc=85.0) sim_rate=93727 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 21:14:32 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1958500  inst.: 166555613 (ipc=85.0) sim_rate=93728 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 21:14:33 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1959500  inst.: 166663559 (ipc=85.1) sim_rate=93736 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 21:14:34 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1960500  inst.: 166763024 (ipc=85.1) sim_rate=93739 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 21:14:35 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1961500  inst.: 166857891 (ipc=85.1) sim_rate=93740 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 21:14:36 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1962500  inst.: 166946006 (ipc=85.1) sim_rate=93737 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 21:14:37 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 167041141 (ipc=85.1) sim_rate=93738 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 21:14:38 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 167136138 (ipc=85.1) sim_rate=93738 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 21:14:39 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1965500  inst.: 167227197 (ipc=85.1) sim_rate=93737 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 21:14:40 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1967000  inst.: 167375755 (ipc=85.1) sim_rate=93767 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 21:14:41 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 167474547 (ipc=85.1) sim_rate=93770 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 21:14:42 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 167585299 (ipc=85.1) sim_rate=93780 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 21:14:43 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(1,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1970000  inst.: 167684778 (ipc=85.1) sim_rate=93783 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 21:14:44 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1971000  inst.: 167779967 (ipc=85.1) sim_rate=93784 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 21:14:45 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1972000  inst.: 167869459 (ipc=85.1) sim_rate=93781 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 21:14:46 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1973500  inst.: 168003210 (ipc=85.1) sim_rate=93804 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 21:14:47 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1974500  inst.: 168091348 (ipc=85.1) sim_rate=93800 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 21:14:48 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1975500  inst.: 168181495 (ipc=85.1) sim_rate=93798 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 21:14:49 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1976500  inst.: 168269201 (ipc=85.1) sim_rate=93795 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 21:14:50 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(4,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1977500  inst.: 168358934 (ipc=85.1) sim_rate=93793 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 21:14:51 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(5,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1978500  inst.: 168451323 (ipc=85.1) sim_rate=93792 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 21:14:52 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1980000  inst.: 168583981 (ipc=85.1) sim_rate=93814 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 21:14:53 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1981000  inst.: 168678684 (ipc=85.1) sim_rate=93814 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 21:14:54 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1982000  inst.: 168773525 (ipc=85.2) sim_rate=93815 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 21:14:55 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1983000  inst.: 168867991 (ipc=85.2) sim_rate=93815 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 21:14:56 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 168967762 (ipc=85.2) sim_rate=93818 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 21:14:57 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1985000  inst.: 169056924 (ipc=85.2) sim_rate=93816 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 21:14:58 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1986000  inst.: 169143672 (ipc=85.2) sim_rate=93812 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 21:14:59 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1987000  inst.: 169238911 (ipc=85.2) sim_rate=93813 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 21:15:00 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1988000  inst.: 169325133 (ipc=85.2) sim_rate=93808 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 21:15:01 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1989500  inst.: 169465441 (ipc=85.2) sim_rate=93834 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 21:15:02 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1990500  inst.: 169539430 (ipc=85.2) sim_rate=93823 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 21:15:03 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1991500  inst.: 169619504 (ipc=85.2) sim_rate=93816 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 21:15:04 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1993000  inst.: 169756143 (ipc=85.2) sim_rate=93839 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 21:15:05 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1993500  inst.: 169806917 (ipc=85.2) sim_rate=93815 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 21:15:06 2018
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1995000  inst.: 169946885 (ipc=85.2) sim_rate=93841 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 21:15:07 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1996000  inst.: 170032403 (ipc=85.2) sim_rate=93836 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 21:15:08 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1997000  inst.: 170129528 (ipc=85.2) sim_rate=93838 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 21:15:09 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1998000  inst.: 170216033 (ipc=85.2) sim_rate=93834 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 21:15:10 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1999000  inst.: 170313583 (ipc=85.2) sim_rate=93836 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 21:15:11 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2000000  inst.: 170391190 (ipc=85.2) sim_rate=93827 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 21:15:12 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2001000  inst.: 170490689 (ipc=85.2) sim_rate=93830 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 21:15:13 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2002000  inst.: 170581935 (ipc=85.2) sim_rate=93829 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 21:15:14 2018
GPGPU-Sim uArch: cycles simulated: 2003000  inst.: 170668021 (ipc=85.2) sim_rate=93825 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 21:15:15 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(1,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2004000  inst.: 170768426 (ipc=85.2) sim_rate=93828 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 21:15:16 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2005000  inst.: 170851006 (ipc=85.2) sim_rate=93822 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 21:15:17 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(7,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2005500  inst.: 170900912 (ipc=85.2) sim_rate=93798 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 21:15:18 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2007000  inst.: 171033395 (ipc=85.2) sim_rate=93819 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 21:15:19 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(1,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2007500  inst.: 171081508 (ipc=85.2) sim_rate=93794 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 21:15:20 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2008500  inst.: 171173712 (ipc=85.2) sim_rate=93793 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 21:15:21 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2010000  inst.: 171313915 (ipc=85.2) sim_rate=93819 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 21:15:22 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2011000  inst.: 171405688 (ipc=85.2) sim_rate=93818 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 21:15:23 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2012000  inst.: 171497646 (ipc=85.2) sim_rate=93817 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 21:15:24 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2013000  inst.: 171595846 (ipc=85.2) sim_rate=93819 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 21:15:25 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2014000  inst.: 171690859 (ipc=85.2) sim_rate=93820 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 21:15:26 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2015000  inst.: 171790094 (ipc=85.3) sim_rate=93823 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 21:15:27 2018
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2016000  inst.: 171883115 (ipc=85.3) sim_rate=93822 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 21:15:28 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2017000  inst.: 171969466 (ipc=85.3) sim_rate=93818 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 21:15:29 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2018500  inst.: 172105438 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 21:15:30 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2019500  inst.: 172198280 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 21:15:31 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2020500  inst.: 172287168 (ipc=85.3) sim_rate=93838 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 21:15:32 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2021500  inst.: 172381433 (ipc=85.3) sim_rate=93838 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 21:15:33 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2022500  inst.: 172465539 (ipc=85.3) sim_rate=93833 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 21:15:34 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2023500  inst.: 172564620 (ipc=85.3) sim_rate=93836 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 21:15:35 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2024500  inst.: 172658411 (ipc=85.3) sim_rate=93836 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 21:15:36 2018
GPGPU-Sim uArch: cycles simulated: 2025500  inst.: 172738208 (ipc=85.3) sim_rate=93828 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 21:15:37 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2027000  inst.: 172866769 (ipc=85.3) sim_rate=93847 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 21:15:38 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2028000  inst.: 172950076 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 21:15:39 2018
GPGPU-Sim uArch: cycles simulated: 2029000  inst.: 173037025 (ipc=85.3) sim_rate=93837 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 21:15:40 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(5,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2030000  inst.: 173120924 (ipc=85.3) sim_rate=93832 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 21:15:41 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(4,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2031000  inst.: 173214142 (ipc=85.3) sim_rate=93832 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 21:15:42 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2032500  inst.: 173330559 (ipc=85.3) sim_rate=93844 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 21:15:43 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2033500  inst.: 173406969 (ipc=85.3) sim_rate=93834 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 21:15:44 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2034500  inst.: 173499219 (ipc=85.3) sim_rate=93834 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 21:15:45 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2035500  inst.: 173592550 (ipc=85.3) sim_rate=93833 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 21:15:46 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(6,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2036500  inst.: 173681153 (ipc=85.3) sim_rate=93830 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 21:15:47 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2038000  inst.: 173816875 (ipc=85.3) sim_rate=93853 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 21:15:48 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2039000  inst.: 173899498 (ipc=85.3) sim_rate=93847 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 21:15:49 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2040000  inst.: 173983103 (ipc=85.3) sim_rate=93842 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 21:15:50 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2041000  inst.: 174062030 (ipc=85.3) sim_rate=93833 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 21:15:51 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(1,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2042500  inst.: 174185289 (ipc=85.3) sim_rate=93849 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 21:15:52 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2043500  inst.: 174274527 (ipc=85.3) sim_rate=93847 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 21:15:53 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2044500  inst.: 174365480 (ipc=85.3) sim_rate=93845 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 21:15:54 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2046000  inst.: 174502932 (ipc=85.3) sim_rate=93869 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 21:15:55 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2047000  inst.: 174586329 (ipc=85.3) sim_rate=93863 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 21:15:56 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2048000  inst.: 174664221 (ipc=85.3) sim_rate=93855 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 21:15:57 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2049000  inst.: 174746793 (ipc=85.3) sim_rate=93848 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 21:15:58 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2050000  inst.: 174822746 (ipc=85.3) sim_rate=93839 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 21:15:59 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2051500  inst.: 174950893 (ipc=85.3) sim_rate=93857 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 21:16:00 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2052500  inst.: 175048516 (ipc=85.3) sim_rate=93859 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 21:16:01 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2053500  inst.: 175134245 (ipc=85.3) sim_rate=93855 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 21:16:02 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(3,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2055000  inst.: 175253786 (ipc=85.3) sim_rate=93869 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 21:16:03 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2056000  inst.: 175334884 (ipc=85.3) sim_rate=93862 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 21:16:04 2018
GPGPU-Sim uArch: cycles simulated: 2057000  inst.: 175408963 (ipc=85.3) sim_rate=93851 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 21:16:05 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(0,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(5,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2058500  inst.: 175540756 (ipc=85.3) sim_rate=93872 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 21:16:06 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(6,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2059500  inst.: 175632413 (ipc=85.3) sim_rate=93870 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 21:16:07 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(3,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2060500  inst.: 175718485 (ipc=85.3) sim_rate=93866 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 21:16:08 2018
GPGPU-Sim uArch: cycles simulated: 2061500  inst.: 175804647 (ipc=85.3) sim_rate=93862 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 21:16:09 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(3,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2062500  inst.: 175888502 (ipc=85.3) sim_rate=93857 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 21:16:10 2018
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2063500  inst.: 175972623 (ipc=85.3) sim_rate=93852 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 21:16:11 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2064500  inst.: 176056259 (ipc=85.3) sim_rate=93846 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 21:16:12 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2066000  inst.: 176187477 (ipc=85.3) sim_rate=93866 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 21:16:13 2018
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2066500  inst.: 176234357 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 21:16:14 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(4,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2068000  inst.: 176369628 (ipc=85.3) sim_rate=93863 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 21:16:15 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2069000  inst.: 176458308 (ipc=85.3) sim_rate=93860 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 21:16:16 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(2,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2070000  inst.: 176540528 (ipc=85.3) sim_rate=93854 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 21:16:17 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2071000  inst.: 176627478 (ipc=85.3) sim_rate=93850 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 21:16:18 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2072000  inst.: 176711046 (ipc=85.3) sim_rate=93845 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 21:16:19 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2073000  inst.: 176797712 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 21:16:20 2018
GPGPU-Sim uArch: cycles simulated: 2074000  inst.: 176880613 (ipc=85.3) sim_rate=93835 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 21:16:21 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2075500  inst.: 177007684 (ipc=85.3) sim_rate=93853 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 21:16:22 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(6,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2076500  inst.: 177096992 (ipc=85.3) sim_rate=93851 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 21:16:23 2018
GPGPU-Sim uArch: cycles simulated: 2077500  inst.: 177173527 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 21:16:24 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2078500  inst.: 177255081 (ipc=85.3) sim_rate=93835 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 21:16:25 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2080000  inst.: 177377543 (ipc=85.3) sim_rate=93850 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 21:16:26 2018
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2081000  inst.: 177454695 (ipc=85.3) sim_rate=93841 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 21:16:27 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2082000  inst.: 177540301 (ipc=85.3) sim_rate=93837 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 21:16:28 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 177622565 (ipc=85.3) sim_rate=93831 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 21:16:29 2018
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2084000  inst.: 177699570 (ipc=85.3) sim_rate=93822 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 21:16:30 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2085000  inst.: 177784661 (ipc=85.3) sim_rate=93817 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 21:16:31 2018
GPGPU-Sim uArch: cycles simulated: 2086000  inst.: 177869140 (ipc=85.3) sim_rate=93812 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 21:16:32 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2087000  inst.: 177946491 (ipc=85.3) sim_rate=93804 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 21:16:33 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2088000  inst.: 178040589 (ipc=85.3) sim_rate=93804 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 21:16:34 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2089000  inst.: 178121451 (ipc=85.3) sim_rate=93797 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 21:16:35 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2090000  inst.: 178206015 (ipc=85.3) sim_rate=93792 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 21:16:36 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2091000  inst.: 178289599 (ipc=85.3) sim_rate=93787 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 21:16:37 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2092500  inst.: 178414237 (ipc=85.3) sim_rate=93803 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 21:16:38 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(2,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2093000  inst.: 178471856 (ipc=85.3) sim_rate=93784 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 21:16:39 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2094500  inst.: 178597921 (ipc=85.3) sim_rate=93801 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 21:16:40 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 178677165 (ipc=85.3) sim_rate=93793 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 21:16:41 2018
GPGPU-Sim uArch: cycles simulated: 2096500  inst.: 178759079 (ipc=85.3) sim_rate=93787 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 21:16:42 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2097500  inst.: 178843213 (ipc=85.3) sim_rate=93782 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 21:16:43 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2098500  inst.: 178923722 (ipc=85.3) sim_rate=93775 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 21:16:44 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2099500  inst.: 179015598 (ipc=85.3) sim_rate=93774 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 21:16:45 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2100500  inst.: 179102727 (ipc=85.3) sim_rate=93771 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 21:16:46 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2101500  inst.: 179174578 (ipc=85.3) sim_rate=93759 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 21:16:47 2018
GPGPU-Sim uArch: cycles simulated: 2102500  inst.: 179252062 (ipc=85.3) sim_rate=93751 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 21:16:48 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2103500  inst.: 179338958 (ipc=85.3) sim_rate=93747 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 21:16:49 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2105000  inst.: 179463621 (ipc=85.3) sim_rate=93763 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 21:16:50 2018
GPGPU-Sim uArch: cycles simulated: 2106000  inst.: 179546181 (ipc=85.3) sim_rate=93757 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 21:16:51 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2107000  inst.: 179631451 (ipc=85.3) sim_rate=93753 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 21:16:52 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2108000  inst.: 179724386 (ipc=85.3) sim_rate=93752 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 21:16:53 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(3,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2109000  inst.: 179809781 (ipc=85.3) sim_rate=93748 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 21:16:54 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179879491 (ipc=85.3) sim_rate=93736 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 21:16:55 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2111500  inst.: 179986366 (ipc=85.2) sim_rate=93742 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 21:16:56 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(3,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2112500  inst.: 180062988 (ipc=85.2) sim_rate=93733 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 21:16:57 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2113500  inst.: 180154095 (ipc=85.2) sim_rate=93732 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 21:16:58 2018
GPGPU-Sim uArch: cycles simulated: 2114500  inst.: 180238378 (ipc=85.2) sim_rate=93727 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 21:16:59 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2115500  inst.: 180323989 (ipc=85.2) sim_rate=93723 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 21:17:00 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2116500  inst.: 180417596 (ipc=85.2) sim_rate=93723 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 21:17:01 2018
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(7,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2117500  inst.: 180492955 (ipc=85.2) sim_rate=93713 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 21:17:02 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(8,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2118500  inst.: 180568815 (ipc=85.2) sim_rate=93704 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 21:17:03 2018
GPGPU-Sim uArch: cycles simulated: 2119500  inst.: 180635513 (ipc=85.2) sim_rate=93690 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 21:17:04 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2121000  inst.: 180750997 (ipc=85.2) sim_rate=93701 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 21:17:05 2018
GPGPU-Sim uArch: cycles simulated: 2122000  inst.: 180829196 (ipc=85.2) sim_rate=93693 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 21:17:06 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2123000  inst.: 180907206 (ipc=85.2) sim_rate=93685 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 21:17:07 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2124500  inst.: 181030769 (ipc=85.2) sim_rate=93701 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 21:17:08 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2125500  inst.: 181113878 (ipc=85.2) sim_rate=93695 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 21:17:09 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2126500  inst.: 181197390 (ipc=85.2) sim_rate=93690 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 21:17:10 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2127500  inst.: 181288584 (ipc=85.2) sim_rate=93689 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 21:17:11 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(7,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2128500  inst.: 181378762 (ipc=85.2) sim_rate=93687 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 21:17:12 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(4,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2129500  inst.: 181469296 (ipc=85.2) sim_rate=93685 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 21:17:13 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2130500  inst.: 181552420 (ipc=85.2) sim_rate=93680 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 21:17:14 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2131500  inst.: 181628726 (ipc=85.2) sim_rate=93671 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 21:17:15 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(5,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2133000  inst.: 181743765 (ipc=85.2) sim_rate=93682 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 21:17:16 2018
GPGPU-Sim uArch: cycles simulated: 2134000  inst.: 181817816 (ipc=85.2) sim_rate=93672 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 21:17:17 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(6,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2135000  inst.: 181891948 (ipc=85.2) sim_rate=93662 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 21:17:18 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2136500  inst.: 182016688 (ipc=85.2) sim_rate=93678 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 21:17:19 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2137500  inst.: 182094407 (ipc=85.2) sim_rate=93669 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 21:17:20 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2139000  inst.: 182207031 (ipc=85.2) sim_rate=93679 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 21:17:21 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2140000  inst.: 182285925 (ipc=85.2) sim_rate=93672 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 21:17:22 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2141000  inst.: 182360751 (ipc=85.2) sim_rate=93662 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 21:17:23 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(6,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2142000  inst.: 182443257 (ipc=85.2) sim_rate=93656 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 21:17:24 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2143500  inst.: 182563476 (ipc=85.2) sim_rate=93670 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 21:17:25 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2144500  inst.: 182649061 (ipc=85.2) sim_rate=93666 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 21:17:26 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2145500  inst.: 182722557 (ipc=85.2) sim_rate=93655 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 21:17:27 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2147000  inst.: 182846784 (ipc=85.2) sim_rate=93671 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 21:17:28 2018
GPGPU-Sim uArch: cycles simulated: 2147500  inst.: 182888650 (ipc=85.2) sim_rate=93644 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 21:17:29 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2149000  inst.: 183017714 (ipc=85.2) sim_rate=93663 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 21:17:30 2018
GPGPU-Sim uArch: cycles simulated: 2150000  inst.: 183094383 (ipc=85.2) sim_rate=93654 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 21:17:31 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2151000  inst.: 183174711 (ipc=85.2) sim_rate=93647 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 21:17:32 2018
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2152500  inst.: 183290933 (ipc=85.2) sim_rate=93659 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 21:17:33 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2153500  inst.: 183370879 (ipc=85.2) sim_rate=93652 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 21:17:34 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2154500  inst.: 183454860 (ipc=85.1) sim_rate=93647 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 21:17:35 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2155500  inst.: 183537210 (ipc=85.1) sim_rate=93641 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 21:17:36 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2156500  inst.: 183612018 (ipc=85.1) sim_rate=93631 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 21:17:37 2018
GPGPU-Sim uArch: cycles simulated: 2157500  inst.: 183691957 (ipc=85.1) sim_rate=93624 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 21:17:38 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2159000  inst.: 183808615 (ipc=85.1) sim_rate=93636 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 21:17:39 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2160000  inst.: 183894015 (ipc=85.1) sim_rate=93632 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 21:17:40 2018
GPGPU-Sim uArch: cycles simulated: 2161000  inst.: 183970689 (ipc=85.1) sim_rate=93623 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 21:17:41 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(1,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2162500  inst.: 184106020 (ipc=85.1) sim_rate=93644 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 21:17:42 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 184195275 (ipc=85.1) sim_rate=93642 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 21:17:43 2018
GPGPU-Sim uArch: cycles simulated: 2164500  inst.: 184274730 (ipc=85.1) sim_rate=93635 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 21:17:44 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 184359116 (ipc=85.1) sim_rate=93630 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 21:17:45 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2166500  inst.: 184431477 (ipc=85.1) sim_rate=93620 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 21:17:46 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2167500  inst.: 184513501 (ipc=85.1) sim_rate=93614 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 21:17:47 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2168500  inst.: 184589403 (ipc=85.1) sim_rate=93605 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 21:17:48 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2170000  inst.: 184716346 (ipc=85.1) sim_rate=93622 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 21:17:49 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2171000  inst.: 184799219 (ipc=85.1) sim_rate=93616 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 21:17:50 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2172000  inst.: 184882789 (ipc=85.1) sim_rate=93611 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 21:17:51 2018
GPGPU-Sim uArch: cycles simulated: 2173000  inst.: 184962126 (ipc=85.1) sim_rate=93604 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 21:17:52 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2174500  inst.: 185075589 (ipc=85.1) sim_rate=93614 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 21:17:53 2018
GPGPU-Sim uArch: cycles simulated: 2175500  inst.: 185154675 (ipc=85.1) sim_rate=93607 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 21:17:54 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2176500  inst.: 185235676 (ipc=85.1) sim_rate=93600 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 21:17:55 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2177500  inst.: 185314223 (ipc=85.1) sim_rate=93593 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 21:17:56 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2179000  inst.: 185429317 (ipc=85.1) sim_rate=93603 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 21:17:57 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2180000  inst.: 185508179 (ipc=85.1) sim_rate=93596 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 21:17:58 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2181000  inst.: 185594191 (ipc=85.1) sim_rate=93592 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 21:17:59 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(5,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2182000  inst.: 185677178 (ipc=85.1) sim_rate=93587 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 21:18:00 2018
GPGPU-Sim uArch: cycles simulated: 2183000  inst.: 185758525 (ipc=85.1) sim_rate=93581 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 21:18:01 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2184000  inst.: 185842295 (ipc=85.1) sim_rate=93576 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 21:18:02 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2185500  inst.: 185956518 (ipc=85.1) sim_rate=93586 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 21:18:03 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2186500  inst.: 186030513 (ipc=85.1) sim_rate=93576 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 21:18:04 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(1,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2187500  inst.: 186112107 (ipc=85.1) sim_rate=93570 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 21:18:05 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2188500  inst.: 186196152 (ipc=85.1) sim_rate=93565 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 21:18:06 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(1,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2190000  inst.: 186320682 (ipc=85.1) sim_rate=93581 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 21:18:07 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2191000  inst.: 186394966 (ipc=85.1) sim_rate=93571 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 21:18:08 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2192000  inst.: 186478061 (ipc=85.1) sim_rate=93566 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 21:18:09 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2193000  inst.: 186560418 (ipc=85.1) sim_rate=93560 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 21:18:10 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2194500  inst.: 186675555 (ipc=85.1) sim_rate=93571 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 21:18:11 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2195500  inst.: 186753112 (ipc=85.1) sim_rate=93563 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 21:18:12 2018
GPGPU-Sim uArch: cycles simulated: 2196500  inst.: 186825405 (ipc=85.1) sim_rate=93553 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 21:18:13 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2197500  inst.: 186911647 (ipc=85.1) sim_rate=93549 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 21:18:14 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2199000  inst.: 187035448 (ipc=85.1) sim_rate=93564 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 21:18:15 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2200000  inst.: 187114376 (ipc=85.1) sim_rate=93557 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 21:18:16 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(8,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2201000  inst.: 187195396 (ipc=85.1) sim_rate=93550 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 21:18:17 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2202000  inst.: 187282469 (ipc=85.1) sim_rate=93547 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 21:18:18 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(8,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2203500  inst.: 187401334 (ipc=85.0) sim_rate=93560 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 21:18:19 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2204500  inst.: 187481160 (ipc=85.0) sim_rate=93553 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 21:18:20 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2205500  inst.: 187564155 (ipc=85.0) sim_rate=93548 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 21:18:21 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2206500  inst.: 187641639 (ipc=85.0) sim_rate=93540 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 21:18:22 2018
GPGPU-Sim uArch: cycles simulated: 2207500  inst.: 187729602 (ipc=85.0) sim_rate=93537 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 21:18:23 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2209000  inst.: 187844274 (ipc=85.0) sim_rate=93547 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 21:18:24 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2210500  inst.: 187958999 (ipc=85.0) sim_rate=93558 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 21:18:25 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2211500  inst.: 188043000 (ipc=85.0) sim_rate=93553 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 21:18:26 2018
GPGPU-Sim uArch: cycles simulated: 2212500  inst.: 188121579 (ipc=85.0) sim_rate=93546 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 21:18:27 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2213500  inst.: 188202348 (ipc=85.0) sim_rate=93539 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 21:18:28 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2214500  inst.: 188282226 (ipc=85.0) sim_rate=93533 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 21:18:29 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2216000  inst.: 188410428 (ipc=85.0) sim_rate=93550 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 21:18:30 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2217000  inst.: 188489071 (ipc=85.0) sim_rate=93542 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 21:18:31 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2218000  inst.: 188562694 (ipc=85.0) sim_rate=93533 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 21:18:32 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2219000  inst.: 188634356 (ipc=85.0) sim_rate=93522 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 21:18:33 2018
GPGPU-Sim uArch: cycles simulated: 2220000  inst.: 188721376 (ipc=85.0) sim_rate=93519 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 21:18:34 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2221000  inst.: 188794702 (ipc=85.0) sim_rate=93509 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 21:18:35 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(3,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2222500  inst.: 188922358 (ipc=85.0) sim_rate=93525 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 21:18:36 2018
GPGPU-Sim uArch: cycles simulated: 2223500  inst.: 189000250 (ipc=85.0) sim_rate=93518 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 21:18:37 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2224500  inst.: 189072477 (ipc=85.0) sim_rate=93507 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 21:18:38 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(3,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2226000  inst.: 189197833 (ipc=85.0) sim_rate=93523 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 21:18:39 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2227000  inst.: 189277456 (ipc=85.0) sim_rate=93516 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 21:18:40 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2228000  inst.: 189357238 (ipc=85.0) sim_rate=93509 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 21:18:41 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(6,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2229500  inst.: 189475269 (ipc=85.0) sim_rate=93521 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 21:18:42 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2230500  inst.: 189564054 (ipc=85.0) sim_rate=93519 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 21:18:43 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2231500  inst.: 189637201 (ipc=85.0) sim_rate=93509 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 21:18:44 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2232500  inst.: 189716156 (ipc=85.0) sim_rate=93502 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 21:18:45 2018
GPGPU-Sim uArch: cycles simulated: 2233500  inst.: 189803792 (ipc=85.0) sim_rate=93499 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 21:18:46 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(1,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2234500  inst.: 189884683 (ipc=85.0) sim_rate=93493 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 21:18:47 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2236000  inst.: 190015010 (ipc=85.0) sim_rate=93511 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 21:18:48 2018
GPGPU-Sim uArch: cycles simulated: 2237000  inst.: 190097007 (ipc=85.0) sim_rate=93505 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 21:18:49 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2238000  inst.: 190174139 (ipc=85.0) sim_rate=93497 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 21:18:50 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(8,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2239500  inst.: 190294102 (ipc=85.0) sim_rate=93510 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 21:18:51 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(8,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2240500  inst.: 190364323 (ipc=85.0) sim_rate=93499 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 21:18:52 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2241500  inst.: 190445076 (ipc=85.0) sim_rate=93492 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 21:18:53 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(2,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2242500  inst.: 190517951 (ipc=85.0) sim_rate=93482 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 21:18:54 2018
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2243500  inst.: 190602955 (ipc=85.0) sim_rate=93478 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 21:18:55 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(2,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2245000  inst.: 190730867 (ipc=85.0) sim_rate=93495 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 21:18:56 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2246000  inst.: 190805364 (ipc=85.0) sim_rate=93486 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 21:18:57 2018
GPGPU-Sim uArch: cycles simulated: 2247000  inst.: 190883727 (ipc=85.0) sim_rate=93478 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 21:18:58 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2248000  inst.: 190959110 (ipc=84.9) sim_rate=93469 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 21:18:59 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2249500  inst.: 191072422 (ipc=84.9) sim_rate=93479 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 21:19:00 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2250500  inst.: 191160846 (ipc=84.9) sim_rate=93477 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 21:19:01 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 191238027 (ipc=84.9) sim_rate=93469 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 21:19:02 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 191309899 (ipc=84.9) sim_rate=93458 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 21:19:03 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2253500  inst.: 191394376 (ipc=84.9) sim_rate=93454 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 21:19:04 2018
GPGPU-Sim uArch: cycles simulated: 2254500  inst.: 191470004 (ipc=84.9) sim_rate=93445 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 21:19:05 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(6,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2256000  inst.: 191594522 (ipc=84.9) sim_rate=93460 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 21:19:06 2018
GPGPU-Sim uArch: cycles simulated: 2257000  inst.: 191675824 (ipc=84.9) sim_rate=93454 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 21:19:07 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2258000  inst.: 191748833 (ipc=84.9) sim_rate=93444 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 21:19:08 2018
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2259000  inst.: 191824168 (ipc=84.9) sim_rate=93436 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 21:19:09 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2260000  inst.: 191914561 (ipc=84.9) sim_rate=93434 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 21:19:10 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2261500  inst.: 192030822 (ipc=84.9) sim_rate=93445 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 21:19:11 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2262500  inst.: 192111109 (ipc=84.9) sim_rate=93439 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 21:19:12 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2263500  inst.: 192199744 (ipc=84.9) sim_rate=93436 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 21:19:13 2018
GPGPU-Sim uArch: cycles simulated: 2264500  inst.: 192277267 (ipc=84.9) sim_rate=93429 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 21:19:14 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2265500  inst.: 192366025 (ipc=84.9) sim_rate=93426 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 21:19:15 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2266500  inst.: 192451165 (ipc=84.9) sim_rate=93422 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 21:19:16 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(3,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2267500  inst.: 192534824 (ipc=84.9) sim_rate=93418 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 21:19:17 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2268500  inst.: 192616234 (ipc=84.9) sim_rate=93412 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 21:19:18 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2270000  inst.: 192734816 (ipc=84.9) sim_rate=93424 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 21:19:19 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2271000  inst.: 192813799 (ipc=84.9) sim_rate=93417 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 21:19:20 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2272000  inst.: 192885503 (ipc=84.9) sim_rate=93407 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 21:19:21 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(6,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2273500  inst.: 192996875 (ipc=84.9) sim_rate=93415 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 21:19:22 2018
GPGPU-Sim uArch: cycles simulated: 2274500  inst.: 193068772 (ipc=84.9) sim_rate=93405 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 21:19:23 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2275500  inst.: 193147995 (ipc=84.9) sim_rate=93398 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 21:19:24 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2277000  inst.: 193269372 (ipc=84.9) sim_rate=93411 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 21:19:25 2018
GPGPU-Sim uArch: cycles simulated: 2278000  inst.: 193335184 (ipc=84.9) sim_rate=93398 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 21:19:26 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2279000  inst.: 193413362 (ipc=84.9) sim_rate=93391 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 21:19:27 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2280500  inst.: 193530853 (ipc=84.9) sim_rate=93402 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 21:19:28 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2281500  inst.: 193612961 (ipc=84.9) sim_rate=93397 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 21:19:29 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(0,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2282500  inst.: 193698977 (ipc=84.9) sim_rate=93393 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 21:19:30 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2283500  inst.: 193774235 (ipc=84.9) sim_rate=93385 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 21:19:31 2018
GPGPU-Sim uArch: cycles simulated: 2284500  inst.: 193853825 (ipc=84.9) sim_rate=93378 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 21:19:32 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 193958968 (ipc=84.8) sim_rate=93384 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 21:19:33 2018
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 194040020 (ipc=84.8) sim_rate=93378 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 21:19:34 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2288000  inst.: 194124405 (ipc=84.8) sim_rate=93373 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 21:19:35 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2289000  inst.: 194197112 (ipc=84.8) sim_rate=93363 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 21:19:36 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2290000  inst.: 194271931 (ipc=84.8) sim_rate=93355 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 21:19:37 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2291500  inst.: 194375375 (ipc=84.8) sim_rate=93359 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 21:19:38 2018
GPGPU-Sim uArch: cycles simulated: 2292500  inst.: 194445205 (ipc=84.8) sim_rate=93348 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 21:19:39 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(6,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2293500  inst.: 194515789 (ipc=84.8) sim_rate=93337 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 21:19:40 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2294500  inst.: 194597034 (ipc=84.8) sim_rate=93331 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 21:19:41 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 194709748 (ipc=84.8) sim_rate=93341 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 21:19:42 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2297000  inst.: 194780149 (ipc=84.8) sim_rate=93330 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 21:19:43 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2298000  inst.: 194858480 (ipc=84.8) sim_rate=93323 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 21:19:44 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2299500  inst.: 194961482 (ipc=84.8) sim_rate=93327 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 21:19:45 2018
GPGPU-Sim uArch: cycles simulated: 2300500  inst.: 195030590 (ipc=84.8) sim_rate=93316 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 21:19:46 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2302000  inst.: 195137868 (ipc=84.8) sim_rate=93322 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 21:19:47 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(4,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2303000  inst.: 195221670 (ipc=84.8) sim_rate=93318 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 21:19:48 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2304000  inst.: 195291013 (ipc=84.8) sim_rate=93306 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 21:19:49 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2305000  inst.: 195369634 (ipc=84.8) sim_rate=93299 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 21:19:50 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2306500  inst.: 195475967 (ipc=84.8) sim_rate=93305 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 21:19:51 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2307500  inst.: 195551777 (ipc=84.7) sim_rate=93297 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 21:19:52 2018
GPGPU-Sim uArch: cycles simulated: 2308500  inst.: 195629149 (ipc=84.7) sim_rate=93290 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 21:19:53 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(4,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2310000  inst.: 195746947 (ipc=84.7) sim_rate=93301 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 21:19:54 2018
GPGPU-Sim uArch: cycles simulated: 2311000  inst.: 195820957 (ipc=84.7) sim_rate=93292 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 21:19:55 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2312000  inst.: 195897184 (ipc=84.7) sim_rate=93284 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 21:19:56 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2313500  inst.: 196007865 (ipc=84.7) sim_rate=93292 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 21:19:57 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2314500  inst.: 196085591 (ipc=84.7) sim_rate=93285 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 21:19:58 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2316000  inst.: 196191500 (ipc=84.7) sim_rate=93291 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 21:19:59 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(4,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2317000  inst.: 196268946 (ipc=84.7) sim_rate=93283 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 21:20:00 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2318000  inst.: 196349781 (ipc=84.7) sim_rate=93277 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 21:20:01 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(7,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2319500  inst.: 196458955 (ipc=84.7) sim_rate=93285 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 21:20:02 2018
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2320500  inst.: 196536618 (ipc=84.7) sim_rate=93277 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 21:20:03 2018
GPGPU-Sim uArch: cycles simulated: 2321500  inst.: 196612229 (ipc=84.7) sim_rate=93269 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 21:20:04 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2323000  inst.: 196721264 (ipc=84.7) sim_rate=93277 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 21:20:05 2018
GPGPU-Sim uArch: cycles simulated: 2324000  inst.: 196795222 (ipc=84.7) sim_rate=93267 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 21:20:06 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(6,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2325000  inst.: 196868646 (ipc=84.7) sim_rate=93258 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 21:20:07 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(3,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2326000  inst.: 196949714 (ipc=84.7) sim_rate=93252 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 21:20:08 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2327500  inst.: 197063956 (ipc=84.7) sim_rate=93262 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 21:20:09 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2328500  inst.: 197138801 (ipc=84.7) sim_rate=93253 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 21:20:10 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2329500  inst.: 197212598 (ipc=84.7) sim_rate=93244 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 21:20:11 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2331000  inst.: 197323313 (ipc=84.7) sim_rate=93252 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 21:20:12 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2332000  inst.: 197405786 (ipc=84.7) sim_rate=93247 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 21:20:13 2018
GPGPU-Sim uArch: cycles simulated: 2333000  inst.: 197480001 (ipc=84.6) sim_rate=93238 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 21:20:14 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2334500  inst.: 197592146 (ipc=84.6) sim_rate=93247 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 21:20:15 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2335500  inst.: 197668904 (ipc=84.6) sim_rate=93240 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 21:20:16 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2336500  inst.: 197753819 (ipc=84.6) sim_rate=93236 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 21:20:17 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2337500  inst.: 197829992 (ipc=84.6) sim_rate=93228 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 21:20:18 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(4,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2338500  inst.: 197907652 (ipc=84.6) sim_rate=93220 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 21:20:19 2018
GPGPU-Sim uArch: cycles simulated: 2339500  inst.: 197979829 (ipc=84.6) sim_rate=93210 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 21:20:20 2018
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2341000  inst.: 198094210 (ipc=84.6) sim_rate=93220 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 21:20:21 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2342000  inst.: 198180190 (ipc=84.6) sim_rate=93217 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 21:20:22 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2343500  inst.: 198301096 (ipc=84.6) sim_rate=93230 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 21:20:23 2018
GPGPU-Sim uArch: cycles simulated: 2344500  inst.: 198372850 (ipc=84.6) sim_rate=93220 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 21:20:24 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2345500  inst.: 198460311 (ipc=84.6) sim_rate=93217 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 21:20:25 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(6,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2346500  inst.: 198537313 (ipc=84.6) sim_rate=93210 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 21:20:26 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2348000  inst.: 198657581 (ipc=84.6) sim_rate=93222 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 21:20:27 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2349000  inst.: 198734974 (ipc=84.6) sim_rate=93215 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 21:20:28 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(4,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2350000  inst.: 198812486 (ipc=84.6) sim_rate=93207 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 21:20:29 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2351000  inst.: 198886320 (ipc=84.6) sim_rate=93198 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 21:20:30 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(1,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2352500  inst.: 198992278 (ipc=84.6) sim_rate=93204 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 21:20:31 2018
GPGPU-Sim uArch: cycles simulated: 2353500  inst.: 199063659 (ipc=84.6) sim_rate=93194 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 21:20:32 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2354500  inst.: 199141978 (ipc=84.6) sim_rate=93187 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 21:20:33 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(6,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2356000  inst.: 199263628 (ipc=84.6) sim_rate=93200 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 21:20:34 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2357000  inst.: 199341198 (ipc=84.6) sim_rate=93193 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 21:20:35 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2358500  inst.: 199463783 (ipc=84.6) sim_rate=93207 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 21:20:36 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2359500  inst.: 199553065 (ipc=84.6) sim_rate=93205 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 21:20:37 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2360500  inst.: 199631265 (ipc=84.6) sim_rate=93198 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 21:20:38 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2362000  inst.: 199736327 (ipc=84.6) sim_rate=93204 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 21:20:39 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 199818612 (ipc=84.6) sim_rate=93198 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 21:20:40 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2364500  inst.: 199929273 (ipc=84.6) sim_rate=93207 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 21:20:41 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2365500  inst.: 200004818 (ipc=84.6) sim_rate=93198 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 21:20:42 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2367000  inst.: 200115573 (ipc=84.5) sim_rate=93207 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 21:20:43 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2368500  inst.: 200228688 (ipc=84.5) sim_rate=93216 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 21:20:44 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2369500  inst.: 200301740 (ipc=84.5) sim_rate=93206 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 21:20:45 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2370500  inst.: 200380116 (ipc=84.5) sim_rate=93200 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 21:20:46 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2372000  inst.: 200500008 (ipc=84.5) sim_rate=93212 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 21:20:47 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2373000  inst.: 200580523 (ipc=84.5) sim_rate=93206 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 21:20:48 2018
GPGPU-Sim uArch: cycles simulated: 2374000  inst.: 200648530 (ipc=84.5) sim_rate=93194 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 21:20:49 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2375500  inst.: 200771184 (ipc=84.5) sim_rate=93208 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 21:20:50 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2376500  inst.: 200854458 (ipc=84.5) sim_rate=93203 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 21:20:51 2018
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2378000  inst.: 200958314 (ipc=84.5) sim_rate=93208 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 21:20:52 2018
GPGPU-Sim uArch: cycles simulated: 2379000  inst.: 201032442 (ipc=84.5) sim_rate=93200 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 21:20:53 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(8,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2380500  inst.: 201142503 (ipc=84.5) sim_rate=93207 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 21:20:54 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2381500  inst.: 201210000 (ipc=84.5) sim_rate=93195 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 21:20:55 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2383000  inst.: 201326966 (ipc=84.5) sim_rate=93206 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 21:20:56 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2384000  inst.: 201408736 (ipc=84.5) sim_rate=93201 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 21:20:57 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2385500  inst.: 201521585 (ipc=84.5) sim_rate=93210 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 21:20:58 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2386500  inst.: 201606328 (ipc=84.5) sim_rate=93206 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 21:20:59 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2387500  inst.: 201683624 (ipc=84.5) sim_rate=93199 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 21:21:00 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2389000  inst.: 201807178 (ipc=84.5) sim_rate=93213 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 21:21:01 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(2,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2390000  inst.: 201884015 (ipc=84.5) sim_rate=93205 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 21:21:02 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2391000  inst.: 201959921 (ipc=84.5) sim_rate=93197 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 21:21:03 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2392000  inst.: 202054916 (ipc=84.5) sim_rate=93198 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 21:21:04 2018
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2393500  inst.: 202166933 (ipc=84.5) sim_rate=93207 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 21:21:05 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2394500  inst.: 202247155 (ipc=84.5) sim_rate=93201 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 21:21:06 2018
GPGPU-Sim uArch: cycles simulated: 2395500  inst.: 202326145 (ipc=84.5) sim_rate=93194 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 21:21:07 2018
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(7,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2396500  inst.: 202400204 (ipc=84.5) sim_rate=93186 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 21:21:08 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2397500  inst.: 202485606 (ipc=84.5) sim_rate=93182 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 21:21:09 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2399000  inst.: 202616960 (ipc=84.5) sim_rate=93200 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 21:21:10 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2400000  inst.: 202706092 (ipc=84.5) sim_rate=93198 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 21:21:11 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2401000  inst.: 202788780 (ipc=84.5) sim_rate=93193 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 21:21:12 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(1,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2402000  inst.: 202864348 (ipc=84.5) sim_rate=93185 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 21:21:13 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(3,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2403000  inst.: 202958420 (ipc=84.5) sim_rate=93185 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 21:21:14 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2404500  inst.: 203071040 (ipc=84.5) sim_rate=93194 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 21:21:15 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2405500  inst.: 203148665 (ipc=84.5) sim_rate=93187 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 21:21:16 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2406500  inst.: 203228950 (ipc=84.5) sim_rate=93181 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 21:21:17 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2408000  inst.: 203345518 (ipc=84.4) sim_rate=93192 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 21:21:18 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2409000  inst.: 203422881 (ipc=84.4) sim_rate=93185 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 21:21:19 2018
GPGPU-Sim uArch: cycles simulated: 2410000  inst.: 203499571 (ipc=84.4) sim_rate=93177 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 21:21:20 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(7,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2411500  inst.: 203610224 (ipc=84.4) sim_rate=93185 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 21:21:21 2018
GPGPU-Sim uArch: cycles simulated: 2412500  inst.: 203677046 (ipc=84.4) sim_rate=93173 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 21:21:22 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(0,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2414000  inst.: 203796392 (ipc=84.4) sim_rate=93185 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 21:21:23 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2415000  inst.: 203881917 (ipc=84.4) sim_rate=93181 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 21:21:24 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2416500  inst.: 203998354 (ipc=84.4) sim_rate=93192 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 21:21:25 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2417500  inst.: 204071875 (ipc=84.4) sim_rate=93183 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 21:21:26 2018
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2418500  inst.: 204150145 (ipc=84.4) sim_rate=93176 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 21:21:27 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2420000  inst.: 204264638 (ipc=84.4) sim_rate=93186 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 21:21:28 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2421000  inst.: 204339688 (ipc=84.4) sim_rate=93178 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 21:21:29 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2422000  inst.: 204413206 (ipc=84.4) sim_rate=93169 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 21:21:30 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2423500  inst.: 204538726 (ipc=84.4) sim_rate=93183 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 21:21:31 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(8,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2424500  inst.: 204620585 (ipc=84.4) sim_rate=93178 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 21:21:32 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(2,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2425500  inst.: 204698114 (ipc=84.4) sim_rate=93171 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 21:21:33 2018
GPGPU-Sim uArch: cycles simulated: 2426500  inst.: 204780877 (ipc=84.4) sim_rate=93166 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 21:21:34 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2427500  inst.: 204854008 (ipc=84.4) sim_rate=93157 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 21:21:35 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(5,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2428500  inst.: 204931582 (ipc=84.4) sim_rate=93150 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 21:21:36 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2430000  inst.: 205041844 (ipc=84.4) sim_rate=93158 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 21:21:37 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2431000  inst.: 205115844 (ipc=84.4) sim_rate=93149 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 21:21:38 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2432500  inst.: 205228367 (ipc=84.4) sim_rate=93158 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 21:21:39 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2433500  inst.: 205303305 (ipc=84.4) sim_rate=93150 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 21:21:40 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2434500  inst.: 205384233 (ipc=84.4) sim_rate=93144 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 21:21:41 2018
GPGPU-Sim uArch: cycles simulated: 2435500  inst.: 205453730 (ipc=84.4) sim_rate=93134 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 21:21:42 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2436500  inst.: 205529108 (ipc=84.4) sim_rate=93126 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 21:21:43 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2438000  inst.: 205627803 (ipc=84.3) sim_rate=93128 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 21:21:44 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2439000  inst.: 205701084 (ipc=84.3) sim_rate=93119 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 21:21:45 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2440000  inst.: 205774302 (ipc=84.3) sim_rate=93110 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 21:21:46 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2441500  inst.: 205892299 (ipc=84.3) sim_rate=93121 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 21:21:47 2018
GPGPU-Sim uArch: cycles simulated: 2442500  inst.: 205970351 (ipc=84.3) sim_rate=93114 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 21:21:48 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2444000  inst.: 206085448 (ipc=84.3) sim_rate=93124 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 21:21:49 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2445500  inst.: 206202458 (ipc=84.3) sim_rate=93135 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 21:21:50 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2446500  inst.: 206270025 (ipc=84.3) sim_rate=93124 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 21:21:51 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2448000  inst.: 206380525 (ipc=84.3) sim_rate=93132 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 21:21:52 2018
GPGPU-Sim uArch: cycles simulated: 2449000  inst.: 206449912 (ipc=84.3) sim_rate=93121 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 21:21:53 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2450500  inst.: 206561475 (ipc=84.3) sim_rate=93129 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 21:21:54 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(4,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2451500  inst.: 206634266 (ipc=84.3) sim_rate=93120 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 21:21:55 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2453000  inst.: 206741386 (ipc=84.3) sim_rate=93126 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 21:21:56 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2454000  inst.: 206815105 (ipc=84.3) sim_rate=93118 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 21:21:57 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2455500  inst.: 206914938 (ipc=84.3) sim_rate=93121 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 21:21:58 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 207031111 (ipc=84.3) sim_rate=93131 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 21:21:59 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2458000  inst.: 207104221 (ipc=84.3) sim_rate=93122 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 21:22:00 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(2,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2459000  inst.: 207181271 (ipc=84.3) sim_rate=93115 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 21:22:01 2018
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2460500  inst.: 207282466 (ipc=84.2) sim_rate=93118 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 21:22:02 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(4,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2461500  inst.: 207359766 (ipc=84.2) sim_rate=93111 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 21:22:03 2018
GPGPU-Sim uArch: cycles simulated: 2462500  inst.: 207434909 (ipc=84.2) sim_rate=93103 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 21:22:04 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2464000  inst.: 207546481 (ipc=84.2) sim_rate=93111 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 21:22:05 2018
GPGPU-Sim uArch: cycles simulated: 2465000  inst.: 207623456 (ipc=84.2) sim_rate=93104 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 21:22:06 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2466500  inst.: 207737701 (ipc=84.2) sim_rate=93114 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 21:22:07 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2467500  inst.: 207810417 (ipc=84.2) sim_rate=93105 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 21:22:08 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2468500  inst.: 207890200 (ipc=84.2) sim_rate=93099 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 21:22:09 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2470000  inst.: 208001789 (ipc=84.2) sim_rate=93107 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 21:22:10 2018
GPGPU-Sim uArch: cycles simulated: 2470500  inst.: 208034204 (ipc=84.2) sim_rate=93080 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 21:22:11 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(0,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2472000  inst.: 208142681 (ipc=84.2) sim_rate=93087 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 21:22:12 2018
GPGPU-Sim uArch: cycles simulated: 2473000  inst.: 208214338 (ipc=84.2) sim_rate=93077 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 21:22:13 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2474500  inst.: 208319807 (ipc=84.2) sim_rate=93083 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 21:22:14 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2475500  inst.: 208400711 (ipc=84.2) sim_rate=93077 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 21:22:15 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2477000  inst.: 208509258 (ipc=84.2) sim_rate=93084 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 21:22:16 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2478000  inst.: 208578933 (ipc=84.2) sim_rate=93074 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 21:22:17 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2479000  inst.: 208651961 (ipc=84.2) sim_rate=93065 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 21:22:18 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(6,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2480500  inst.: 208770845 (ipc=84.2) sim_rate=93076 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 21:22:19 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2481500  inst.: 208856075 (ipc=84.2) sim_rate=93073 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 21:22:20 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(8,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2483000  inst.: 208959129 (ipc=84.2) sim_rate=93077 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 21:22:21 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2484000  inst.: 209036647 (ipc=84.2) sim_rate=93070 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 21:22:22 2018
GPGPU-Sim uArch: cycles simulated: 2485000  inst.: 209117247 (ipc=84.2) sim_rate=93065 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 21:22:23 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2486500  inst.: 209236535 (ipc=84.1) sim_rate=93076 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 21:22:24 2018
GPGPU-Sim uArch: cycles simulated: 2487500  inst.: 209306938 (ipc=84.1) sim_rate=93066 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 21:22:25 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(3,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2488500  inst.: 209385104 (ipc=84.1) sim_rate=93060 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 21:22:26 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2490000  inst.: 209499915 (ipc=84.1) sim_rate=93069 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 21:22:27 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(1,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2491000  inst.: 209569331 (ipc=84.1) sim_rate=93059 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 21:22:28 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2492000  inst.: 209640339 (ipc=84.1) sim_rate=93049 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 21:22:29 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2493500  inst.: 209747799 (ipc=84.1) sim_rate=93055 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 21:22:30 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2494500  inst.: 209825216 (ipc=84.1) sim_rate=93048 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 21:22:31 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2496000  inst.: 209934386 (ipc=84.1) sim_rate=93056 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 21:22:32 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2497000  inst.: 210011764 (ipc=84.1) sim_rate=93049 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 21:22:33 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(6,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2498500  inst.: 210108715 (ipc=84.1) sim_rate=93050 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 21:22:34 2018
GPGPU-Sim uArch: cycles simulated: 2499500  inst.: 210180182 (ipc=84.1) sim_rate=93041 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 21:22:35 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2500500  inst.: 210246924 (ipc=84.1) sim_rate=93029 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 21:22:36 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2502000  inst.: 210351822 (ipc=84.1) sim_rate=93034 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 21:22:37 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2503000  inst.: 210430321 (ipc=84.1) sim_rate=93028 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 21:22:38 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2504000  inst.: 210509050 (ipc=84.1) sim_rate=93022 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 21:22:39 2018
GPGPU-Sim uArch: cycles simulated: 2505000  inst.: 210577950 (ipc=84.1) sim_rate=93011 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 21:22:40 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2506500  inst.: 210694384 (ipc=84.1) sim_rate=93021 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 21:22:41 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2507500  inst.: 210771487 (ipc=84.1) sim_rate=93014 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 21:22:42 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2509000  inst.: 210878109 (ipc=84.0) sim_rate=93020 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 21:22:43 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(4,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2510000  inst.: 210953258 (ipc=84.0) sim_rate=93012 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 21:22:44 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2511000  inst.: 211032113 (ipc=84.0) sim_rate=93006 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 21:22:45 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2512500  inst.: 211142374 (ipc=84.0) sim_rate=93014 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 21:22:46 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(5,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2513500  inst.: 211217646 (ipc=84.0) sim_rate=93006 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 21:22:47 2018
GPGPU-Sim uArch: cycles simulated: 2514500  inst.: 211284857 (ipc=84.0) sim_rate=92995 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 21:22:48 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2516000  inst.: 211391519 (ipc=84.0) sim_rate=93001 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 21:22:49 2018
GPGPU-Sim uArch: cycles simulated: 2517000  inst.: 211461752 (ipc=84.0) sim_rate=92991 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 21:22:50 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(1,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2518000  inst.: 211532365 (ipc=84.0) sim_rate=92981 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 21:22:51 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2519500  inst.: 211639642 (ipc=84.0) sim_rate=92987 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 21:22:52 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2520500  inst.: 211704288 (ipc=84.0) sim_rate=92975 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 21:22:53 2018
GPGPU-Sim uArch: cycles simulated: 2521500  inst.: 211767401 (ipc=84.0) sim_rate=92961 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 21:22:54 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2523000  inst.: 211869777 (ipc=84.0) sim_rate=92966 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 21:22:55 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(7,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2524000  inst.: 211942147 (ipc=84.0) sim_rate=92957 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 21:22:56 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2525000  inst.: 212013938 (ipc=84.0) sim_rate=92947 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 21:22:57 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2526000  inst.: 212097603 (ipc=84.0) sim_rate=92943 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 21:22:58 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2527500  inst.: 212216134 (ipc=84.0) sim_rate=92954 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 21:22:59 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2528500  inst.: 212291552 (ipc=84.0) sim_rate=92947 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 21:23:00 2018
GPGPU-Sim uArch: cycles simulated: 2529500  inst.: 212366140 (ipc=84.0) sim_rate=92939 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 21:23:01 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2531000  inst.: 212468665 (ipc=83.9) sim_rate=92943 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 21:23:02 2018
GPGPU-Sim uArch: cycles simulated: 2532000  inst.: 212540275 (ipc=83.9) sim_rate=92934 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 21:23:03 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2533000  inst.: 212615360 (ipc=83.9) sim_rate=92926 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 21:23:04 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(3,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2534000  inst.: 212693637 (ipc=83.9) sim_rate=92919 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 21:23:05 2018
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2535000  inst.: 212772649 (ipc=83.9) sim_rate=92913 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 21:23:06 2018
GPGPU-Sim uArch: cycles simulated: 2536000  inst.: 212848688 (ipc=83.9) sim_rate=92906 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 21:23:07 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(6,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2537500  inst.: 212969430 (ipc=83.9) sim_rate=92918 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 21:23:08 2018
GPGPU-Sim uArch: cycles simulated: 2538500  inst.: 213046362 (ipc=83.9) sim_rate=92911 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 21:23:09 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2539500  inst.: 213120583 (ipc=83.9) sim_rate=92903 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 21:23:10 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2540500  inst.: 213202438 (ipc=83.9) sim_rate=92898 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 21:23:11 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2542000  inst.: 213311001 (ipc=83.9) sim_rate=92905 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 21:23:12 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2543000  inst.: 213384761 (ipc=83.9) sim_rate=92897 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 21:23:13 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2544000  inst.: 213459599 (ipc=83.9) sim_rate=92889 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 21:23:14 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2545500  inst.: 213576382 (ipc=83.9) sim_rate=92899 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 21:23:15 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(6,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2546500  inst.: 213652613 (ipc=83.9) sim_rate=92892 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 21:23:16 2018
GPGPU-Sim uArch: cycles simulated: 2547500  inst.: 213725949 (ipc=83.9) sim_rate=92883 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 21:23:17 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2548500  inst.: 213797269 (ipc=83.9) sim_rate=92874 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 21:23:18 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2550000  inst.: 213925233 (ipc=83.9) sim_rate=92889 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 21:23:19 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2551000  inst.: 214003665 (ipc=83.9) sim_rate=92883 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 21:23:20 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2552000  inst.: 214079258 (ipc=83.9) sim_rate=92876 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 21:23:21 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2553000  inst.: 214162933 (ipc=83.9) sim_rate=92872 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 21:23:22 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2554000  inst.: 214243589 (ipc=83.9) sim_rate=92866 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 21:23:23 2018
GPGPU-Sim uArch: cycles simulated: 2555000  inst.: 214324284 (ipc=83.9) sim_rate=92861 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 21:23:24 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2556500  inst.: 214428829 (ipc=83.9) sim_rate=92866 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 21:23:25 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2557500  inst.: 214510654 (ipc=83.9) sim_rate=92861 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 21:23:26 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2558500  inst.: 214594498 (ipc=83.9) sim_rate=92857 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 21:23:27 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2559500  inst.: 214669311 (ipc=83.9) sim_rate=92850 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 21:23:28 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 214788881 (ipc=83.9) sim_rate=92861 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 21:23:29 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(3,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2562000  inst.: 214861392 (ipc=83.9) sim_rate=92852 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 21:23:30 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(4,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2563000  inst.: 214940378 (ipc=83.9) sim_rate=92846 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 21:23:31 2018
GPGPU-Sim uArch: cycles simulated: 2564000  inst.: 215011369 (ipc=83.9) sim_rate=92837 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 21:23:32 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2565000  inst.: 215083371 (ipc=83.9) sim_rate=92828 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 21:23:33 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2566500  inst.: 215197583 (ipc=83.8) sim_rate=92837 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 21:23:34 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2567500  inst.: 215275250 (ipc=83.8) sim_rate=92831 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 21:23:35 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2569000  inst.: 215386219 (ipc=83.8) sim_rate=92838 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 21:23:36 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2570000  inst.: 215457982 (ipc=83.8) sim_rate=92829 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 21:23:37 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2571500  inst.: 215564715 (ipc=83.8) sim_rate=92835 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 21:23:38 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2572500  inst.: 215641605 (ipc=83.8) sim_rate=92828 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 21:23:39 2018
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2573500  inst.: 215714022 (ipc=83.8) sim_rate=92820 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 21:23:40 2018
GPGPU-Sim uArch: cycles simulated: 2574500  inst.: 215799404 (ipc=83.8) sim_rate=92816 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 21:23:41 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(6,5,0) tid=(0,7,0)
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2576000  inst.: 215912005 (ipc=83.8) sim_rate=92825 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 21:23:42 2018
GPGPU-Sim uArch: cycles simulated: 2577000  inst.: 215976216 (ipc=83.8) sim_rate=92813 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 21:23:43 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2578000  inst.: 216046103 (ipc=83.8) sim_rate=92803 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 21:23:44 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(7,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2579000  inst.: 216139808 (ipc=83.8) sim_rate=92803 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 21:23:45 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2580000  inst.: 216223804 (ipc=83.8) sim_rate=92799 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 21:23:46 2018
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2581500  inst.: 216332558 (ipc=83.8) sim_rate=92806 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 21:23:47 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2582500  inst.: 216404353 (ipc=83.8) sim_rate=92797 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 21:23:48 2018
GPGPU-Sim uArch: cycles simulated: 2583500  inst.: 216479859 (ipc=83.8) sim_rate=92790 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 21:23:49 2018
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2584500  inst.: 216547433 (ipc=83.8) sim_rate=92779 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 21:23:50 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2585500  inst.: 216615677 (ipc=83.8) sim_rate=92769 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 21:23:51 2018
GPGPU-Sim uArch: cycles simulated: 2586500  inst.: 216695783 (ipc=83.8) sim_rate=92763 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 21:23:52 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2587500  inst.: 216766801 (ipc=83.8) sim_rate=92754 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 21:23:53 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2588500  inst.: 216844789 (ipc=83.8) sim_rate=92747 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 21:23:54 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2589500  inst.: 216922841 (ipc=83.8) sim_rate=92741 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 21:23:55 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2591000  inst.: 217037717 (ipc=83.8) sim_rate=92751 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 21:23:56 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2592000  inst.: 217119010 (ipc=83.8) sim_rate=92746 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 21:23:57 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2593000  inst.: 217189187 (ipc=83.8) sim_rate=92736 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 21:23:58 2018
GPGPU-Sim uArch: cycles simulated: 2594000  inst.: 217271055 (ipc=83.8) sim_rate=92731 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 21:23:59 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2595000  inst.: 217350318 (ipc=83.8) sim_rate=92726 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 21:24:00 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(0,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2596500  inst.: 217466806 (ipc=83.8) sim_rate=92736 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 21:24:01 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2597500  inst.: 217544661 (ipc=83.8) sim_rate=92730 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 21:24:02 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2598500  inst.: 217619917 (ipc=83.7) sim_rate=92722 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 21:24:03 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(6,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2599500  inst.: 217702451 (ipc=83.7) sim_rate=92718 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 21:24:04 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2600500  inst.: 217784844 (ipc=83.7) sim_rate=92713 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 21:24:05 2018
GPGPU-Sim uArch: cycles simulated: 2601500  inst.: 217854038 (ipc=83.7) sim_rate=92703 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 21:24:06 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2602500  inst.: 217928322 (ipc=83.7) sim_rate=92696 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 21:24:07 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2603500  inst.: 218005533 (ipc=83.7) sim_rate=92689 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 21:24:08 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2604500  inst.: 218079654 (ipc=83.7) sim_rate=92681 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 21:24:09 2018
GPGPU-Sim uArch: cycles simulated: 2605500  inst.: 218160839 (ipc=83.7) sim_rate=92676 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 21:24:10 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2607000  inst.: 218278128 (ipc=83.7) sim_rate=92687 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 21:24:11 2018
GPGPU-Sim uArch: cycles simulated: 2608000  inst.: 218350816 (ipc=83.7) sim_rate=92678 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 21:24:12 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2609000  inst.: 218432384 (ipc=83.7) sim_rate=92673 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 21:24:13 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(6,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2610000  inst.: 218510490 (ipc=83.7) sim_rate=92667 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 21:24:14 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(5,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2611000  inst.: 218582113 (ipc=83.7) sim_rate=92658 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 21:24:15 2018
GPGPU-Sim uArch: cycles simulated: 2612000  inst.: 218658349 (ipc=83.7) sim_rate=92651 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 21:24:16 2018
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2613000  inst.: 218728266 (ipc=83.7) sim_rate=92642 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 21:24:17 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2614500  inst.: 218834384 (ipc=83.7) sim_rate=92647 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 21:24:18 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2615500  inst.: 218914879 (ipc=83.7) sim_rate=92642 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 21:24:19 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2616500  inst.: 218991715 (ipc=83.7) sim_rate=92636 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 21:24:20 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2617500  inst.: 219071818 (ipc=83.7) sim_rate=92630 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 21:24:21 2018
GPGPU-Sim uArch: cycles simulated: 2618500  inst.: 219150017 (ipc=83.7) sim_rate=92624 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 21:24:22 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2620000  inst.: 219260826 (ipc=83.7) sim_rate=92632 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 21:24:23 2018
GPGPU-Sim uArch: cycles simulated: 2621000  inst.: 219332454 (ipc=83.7) sim_rate=92623 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 21:24:24 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2622000  inst.: 219409450 (ipc=83.7) sim_rate=92616 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 21:24:25 2018
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2623000  inst.: 219483094 (ipc=83.7) sim_rate=92608 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 21:24:26 2018
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(6,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2624500  inst.: 219595769 (ipc=83.7) sim_rate=92617 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 21:24:27 2018
GPGPU-Sim uArch: cycles simulated: 2625000  inst.: 219633628 (ipc=83.7) sim_rate=92594 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 21:24:28 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2626500  inst.: 219746244 (ipc=83.7) sim_rate=92602 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 21:24:29 2018
GPGPU-Sim uArch: cycles simulated: 2627500  inst.: 219821848 (ipc=83.7) sim_rate=92595 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 21:24:30 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2628500  inst.: 219898998 (ipc=83.7) sim_rate=92589 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 21:24:31 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2629500  inst.: 219971459 (ipc=83.7) sim_rate=92580 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 21:24:32 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2631000  inst.: 220081480 (ipc=83.6) sim_rate=92587 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 21:24:33 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2632000  inst.: 220156800 (ipc=83.6) sim_rate=92580 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 21:24:34 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2633000  inst.: 220239386 (ipc=83.6) sim_rate=92576 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 21:24:35 2018
GPGPU-Sim uArch: cycles simulated: 2634000  inst.: 220312879 (ipc=83.6) sim_rate=92568 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 21:24:36 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2635000  inst.: 220393823 (ipc=83.6) sim_rate=92563 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 21:24:37 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2636000  inst.: 220466760 (ipc=83.6) sim_rate=92555 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 21:24:38 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2637000  inst.: 220534683 (ipc=83.6) sim_rate=92544 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 21:24:39 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2638500  inst.: 220646626 (ipc=83.6) sim_rate=92553 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 21:24:40 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2639500  inst.: 220727148 (ipc=83.6) sim_rate=92548 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 21:24:41 2018
GPGPU-Sim uArch: cycles simulated: 2640500  inst.: 220803577 (ipc=83.6) sim_rate=92541 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 21:24:42 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(5,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2641500  inst.: 220885832 (ipc=83.6) sim_rate=92537 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 21:24:43 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2642500  inst.: 220966854 (ipc=83.6) sim_rate=92532 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 21:24:44 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(8,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2643500  inst.: 221035913 (ipc=83.6) sim_rate=92522 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 21:24:45 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(3,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2645000  inst.: 221139071 (ipc=83.6) sim_rate=92526 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 21:24:46 2018
GPGPU-Sim uArch: cycles simulated: 2646000  inst.: 221210195 (ipc=83.6) sim_rate=92517 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 21:24:47 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2647000  inst.: 221287272 (ipc=83.6) sim_rate=92511 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 21:24:48 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(4,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2648000  inst.: 221364586 (ipc=83.6) sim_rate=92505 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 21:24:49 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2649000  inst.: 221448722 (ipc=83.6) sim_rate=92501 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 21:24:50 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(6,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2650000  inst.: 221529636 (ipc=83.6) sim_rate=92496 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 21:24:51 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2651500  inst.: 221642523 (ipc=83.6) sim_rate=92505 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 21:24:52 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2652500  inst.: 221713148 (ipc=83.6) sim_rate=92496 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 21:24:53 2018
GPGPU-Sim uArch: cycles simulated: 2653500  inst.: 221783658 (ipc=83.6) sim_rate=92486 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 21:24:54 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2655000  inst.: 221895893 (ipc=83.6) sim_rate=92495 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 21:24:55 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2656000  inst.: 221957106 (ipc=83.6) sim_rate=92482 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 21:24:56 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2657000  inst.: 222038011 (ipc=83.6) sim_rate=92477 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 21:24:57 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2658000  inst.: 222105900 (ipc=83.6) sim_rate=92467 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 21:24:58 2018
GPGPU-Sim uArch: cycles simulated: 2659000  inst.: 222178726 (ipc=83.6) sim_rate=92458 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 21:24:59 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2660500  inst.: 222299313 (ipc=83.6) sim_rate=92470 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 21:25:00 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2661500  inst.: 222375217 (ipc=83.6) sim_rate=92463 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 21:25:01 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2662500  inst.: 222434340 (ipc=83.5) sim_rate=92449 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 21:25:02 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2664000  inst.: 222538585 (ipc=83.5) sim_rate=92454 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 21:25:03 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2665000  inst.: 222610674 (ipc=83.5) sim_rate=92446 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 21:25:04 2018
GPGPU-Sim uArch: cycles simulated: 2666000  inst.: 222676170 (ipc=83.5) sim_rate=92435 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 21:25:05 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2667000  inst.: 222751177 (ipc=83.5) sim_rate=92427 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 21:25:06 2018
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2668000  inst.: 222827417 (ipc=83.5) sim_rate=92421 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 21:25:07 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2669500  inst.: 222929164 (ipc=83.5) sim_rate=92425 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 21:25:08 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(3,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2670500  inst.: 223001039 (ipc=83.5) sim_rate=92416 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 21:25:09 2018
GPGPU-Sim uArch: cycles simulated: 2671500  inst.: 223073211 (ipc=83.5) sim_rate=92408 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 21:25:10 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2673000  inst.: 223180475 (ipc=83.5) sim_rate=92414 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 21:25:11 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2674000  inst.: 223244897 (ipc=83.5) sim_rate=92402 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 21:25:12 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2675500  inst.: 223355951 (ipc=83.5) sim_rate=92410 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 21:25:13 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2676500  inst.: 223428814 (ipc=83.5) sim_rate=92402 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 21:25:14 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2678000  inst.: 223540035 (ipc=83.5) sim_rate=92410 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 21:25:15 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2679000  inst.: 223606415 (ipc=83.5) sim_rate=92399 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 21:25:16 2018
GPGPU-Sim uArch: cycles simulated: 2680000  inst.: 223676206 (ipc=83.5) sim_rate=92390 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 21:25:17 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 223751018 (ipc=83.5) sim_rate=92382 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 21:25:18 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2682500  inst.: 223855471 (ipc=83.5) sim_rate=92387 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 21:25:19 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2683500  inst.: 223926063 (ipc=83.4) sim_rate=92378 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 21:25:20 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2685000  inst.: 224021242 (ipc=83.4) sim_rate=92379 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 21:25:21 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2686000  inst.: 224095218 (ipc=83.4) sim_rate=92372 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 21:25:22 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2687000  inst.: 224171181 (ipc=83.4) sim_rate=92365 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 21:25:23 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2688500  inst.: 224270694 (ipc=83.4) sim_rate=92368 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 21:25:24 2018
GPGPU-Sim uArch: cycles simulated: 2689500  inst.: 224346511 (ipc=83.4) sim_rate=92361 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 21:25:25 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2690500  inst.: 224417448 (ipc=83.4) sim_rate=92352 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 21:25:26 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2691500  inst.: 224486297 (ipc=83.4) sim_rate=92343 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 21:25:27 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2693000  inst.: 224596983 (ipc=83.4) sim_rate=92350 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 21:25:28 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(5,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2694000  inst.: 224673690 (ipc=83.4) sim_rate=92344 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 21:25:29 2018
GPGPU-Sim uArch: cycles simulated: 2695000  inst.: 224739050 (ipc=83.4) sim_rate=92333 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 21:25:30 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2696000  inst.: 224811800 (ipc=83.4) sim_rate=92325 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 21:25:31 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2697000  inst.: 224886638 (ipc=83.4) sim_rate=92317 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 21:25:32 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(6,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2698000  inst.: 224956610 (ipc=83.4) sim_rate=92308 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 21:25:33 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2699500  inst.: 225066860 (ipc=83.4) sim_rate=92316 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 21:25:34 2018
GPGPU-Sim uArch: cycles simulated: 2700500  inst.: 225136636 (ipc=83.4) sim_rate=92306 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 21:25:35 2018
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2701500  inst.: 225207875 (ipc=83.4) sim_rate=92298 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 21:25:36 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(4,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2703000  inst.: 225310005 (ipc=83.4) sim_rate=92302 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 21:25:37 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2704000  inst.: 225372710 (ipc=83.3) sim_rate=92290 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 21:25:38 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2705000  inst.: 225450485 (ipc=83.3) sim_rate=92284 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 21:25:39 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2706500  inst.: 225555420 (ipc=83.3) sim_rate=92289 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 21:25:40 2018
GPGPU-Sim uArch: cycles simulated: 2707500  inst.: 225623572 (ipc=83.3) sim_rate=92279 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 21:25:41 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2708500  inst.: 225690559 (ipc=83.3) sim_rate=92269 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 21:25:42 2018
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2710000  inst.: 225793428 (ipc=83.3) sim_rate=92273 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 21:25:43 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2711000  inst.: 225860127 (ipc=83.3) sim_rate=92263 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 21:25:44 2018
GPGPU-Sim uArch: cycles simulated: 2712000  inst.: 225928627 (ipc=83.3) sim_rate=92253 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 21:25:45 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2713500  inst.: 226030858 (ipc=83.3) sim_rate=92257 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 21:25:46 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2714500  inst.: 226105727 (ipc=83.3) sim_rate=92250 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 21:25:47 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(4,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2715500  inst.: 226178858 (ipc=83.3) sim_rate=92242 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 21:25:48 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(3,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2716500  inst.: 226243432 (ipc=83.3) sim_rate=92231 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 21:25:49 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(4,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2718000  inst.: 226338344 (ipc=83.3) sim_rate=92232 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 21:25:50 2018
GPGPU-Sim uArch: cycles simulated: 2719000  inst.: 226408089 (ipc=83.3) sim_rate=92223 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 21:25:51 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2720500  inst.: 226514556 (ipc=83.3) sim_rate=92229 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 21:25:52 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(7,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2721500  inst.: 226582062 (ipc=83.3) sim_rate=92218 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 21:25:53 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2723000  inst.: 226686555 (ipc=83.2) sim_rate=92223 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 21:25:54 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2724000  inst.: 226757922 (ipc=83.2) sim_rate=92215 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 21:25:55 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2725000  inst.: 226825368 (ipc=83.2) sim_rate=92205 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 21:25:56 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 226920854 (ipc=83.2) sim_rate=92206 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 21:25:57 2018
GPGPU-Sim uArch: cycles simulated: 2727500  inst.: 226979843 (ipc=83.2) sim_rate=92193 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 21:25:58 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(4,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2729000  inst.: 227075905 (ipc=83.2) sim_rate=92194 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 21:25:59 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2730000  inst.: 227143219 (ipc=83.2) sim_rate=92184 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 21:26:00 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2731000  inst.: 227215969 (ipc=83.2) sim_rate=92176 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 21:26:01 2018
GPGPU-Sim uArch: cycles simulated: 2732000  inst.: 227277203 (ipc=83.2) sim_rate=92164 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 21:26:02 2018
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2733000  inst.: 227348216 (ipc=83.2) sim_rate=92155 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 21:26:03 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(5,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2734500  inst.: 227453722 (ipc=83.2) sim_rate=92161 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 21:26:04 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2735500  inst.: 227523624 (ipc=83.2) sim_rate=92152 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 21:26:05 2018
GPGPU-Sim uArch: cycles simulated: 2736500  inst.: 227591173 (ipc=83.2) sim_rate=92142 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 21:26:06 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2737500  inst.: 227657471 (ipc=83.2) sim_rate=92131 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 21:26:07 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2738500  inst.: 227722683 (ipc=83.2) sim_rate=92120 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 21:26:08 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2740000  inst.: 227826389 (ipc=83.1) sim_rate=92125 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 21:26:09 2018
GPGPU-Sim uArch: cycles simulated: 2741000  inst.: 227892618 (ipc=83.1) sim_rate=92115 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 21:26:10 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2742000  inst.: 227958249 (ipc=83.1) sim_rate=92104 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 21:26:11 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2743000  inst.: 228026446 (ipc=83.1) sim_rate=92094 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 21:26:12 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2744500  inst.: 228124927 (ipc=83.1) sim_rate=92097 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 21:26:13 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2745500  inst.: 228195820 (ipc=83.1) sim_rate=92088 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 21:26:14 2018
GPGPU-Sim uArch: cycles simulated: 2746500  inst.: 228263298 (ipc=83.1) sim_rate=92078 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 21:26:15 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2747500  inst.: 228323737 (ipc=83.1) sim_rate=92066 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 21:26:16 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2749000  inst.: 228429641 (ipc=83.1) sim_rate=92071 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 21:26:17 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2750000  inst.: 228497951 (ipc=83.1) sim_rate=92062 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 21:26:18 2018
GPGPU-Sim uArch: cycles simulated: 2751000  inst.: 228563397 (ipc=83.1) sim_rate=92051 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 21:26:19 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2752000  inst.: 228635044 (ipc=83.1) sim_rate=92043 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 21:26:20 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2753500  inst.: 228744355 (ipc=83.1) sim_rate=92050 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 21:26:21 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2754500  inst.: 228818974 (ipc=83.1) sim_rate=92043 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 21:26:22 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2755500  inst.: 228883633 (ipc=83.1) sim_rate=92032 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 21:26:23 2018
GPGPU-Sim uArch: cycles simulated: 2756500  inst.: 228951520 (ipc=83.1) sim_rate=92022 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 21:26:24 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(4,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2758000  inst.: 229063679 (ipc=83.1) sim_rate=92030 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 21:26:25 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(8,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2759000  inst.: 229139386 (ipc=83.1) sim_rate=92023 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 21:26:26 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(3,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2760500  inst.: 229260347 (ipc=83.1) sim_rate=92035 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 21:26:27 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(8,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2761500  inst.: 229339759 (ipc=83.0) sim_rate=92030 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 21:26:28 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2762500  inst.: 229406996 (ipc=83.0) sim_rate=92020 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 21:26:29 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2763500  inst.: 229476761 (ipc=83.0) sim_rate=92011 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 21:26:30 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2765000  inst.: 229573266 (ipc=83.0) sim_rate=92013 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 21:26:31 2018
GPGPU-Sim uArch: cycles simulated: 2766000  inst.: 229651471 (ipc=83.0) sim_rate=92007 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 21:26:32 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2767000  inst.: 229716974 (ipc=83.0) sim_rate=91997 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 21:26:33 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(0,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2768500  inst.: 229823907 (ipc=83.0) sim_rate=92003 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 21:26:34 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(4,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2769500  inst.: 229899836 (ipc=83.0) sim_rate=91996 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 21:26:35 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(1,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2770500  inst.: 229976814 (ipc=83.0) sim_rate=91990 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 21:26:36 2018
GPGPU-Sim uArch: cycles simulated: 2771500  inst.: 230046381 (ipc=83.0) sim_rate=91981 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 21:26:37 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2772500  inst.: 230123474 (ipc=83.0) sim_rate=91975 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 21:26:38 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(6,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2773500  inst.: 230205510 (ipc=83.0) sim_rate=91971 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 21:26:39 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(0,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2775000  inst.: 230316135 (ipc=83.0) sim_rate=91979 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 21:26:40 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2776000  inst.: 230388410 (ipc=83.0) sim_rate=91971 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 21:26:41 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2777500  inst.: 230492147 (ipc=83.0) sim_rate=91976 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 21:26:42 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2778500  inst.: 230551334 (ipc=83.0) sim_rate=91963 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 21:26:43 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2780000  inst.: 230653372 (ipc=83.0) sim_rate=91967 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 21:26:44 2018
GPGPU-Sim uArch: cycles simulated: 2781000  inst.: 230721120 (ipc=83.0) sim_rate=91957 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 21:26:45 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(2,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2782500  inst.: 230829070 (ipc=83.0) sim_rate=91963 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 21:26:46 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(7,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2783500  inst.: 230904409 (ipc=83.0) sim_rate=91957 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 21:26:47 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2784500  inst.: 230975957 (ipc=83.0) sim_rate=91949 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 21:26:48 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2786000  inst.: 231078383 (ipc=82.9) sim_rate=91953 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 21:26:49 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(5,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2787000  inst.: 231149505 (ipc=82.9) sim_rate=91944 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 21:26:50 2018
GPGPU-Sim uArch: cycles simulated: 2788000  inst.: 231221938 (ipc=82.9) sim_rate=91937 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 21:26:51 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2789000  inst.: 231285533 (ipc=82.9) sim_rate=91925 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 21:26:52 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2790500  inst.: 231387363 (ipc=82.9) sim_rate=91929 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 21:26:53 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2791500  inst.: 231456652 (ipc=82.9) sim_rate=91920 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 21:26:54 2018
GPGPU-Sim uArch: cycles simulated: 2792500  inst.: 231530825 (ipc=82.9) sim_rate=91913 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 21:26:55 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(5,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2794000  inst.: 231634091 (ipc=82.9) sim_rate=91918 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 21:26:56 2018
GPGPU-Sim uArch: cycles simulated: 2795000  inst.: 231704042 (ipc=82.9) sim_rate=91909 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 21:26:57 2018
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2796000  inst.: 231781673 (ipc=82.9) sim_rate=91903 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 21:26:58 2018
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2797000  inst.: 231845876 (ipc=82.9) sim_rate=91892 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 21:26:59 2018
GPGPU-Sim uArch: cycles simulated: 2798000  inst.: 231911518 (ipc=82.9) sim_rate=91882 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 21:27:00 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(8,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2799000  inst.: 231977966 (ipc=82.9) sim_rate=91872 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 21:27:01 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2800000  inst.: 232047837 (ipc=82.9) sim_rate=91863 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 21:27:02 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2801500  inst.: 232146573 (ipc=82.9) sim_rate=91866 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 21:27:03 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(4,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2802500  inst.: 232219059 (ipc=82.9) sim_rate=91858 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 21:27:04 2018
GPGPU-Sim uArch: cycles simulated: 2803500  inst.: 232284571 (ipc=82.9) sim_rate=91848 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 21:27:05 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(3,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2805000  inst.: 232383909 (ipc=82.8) sim_rate=91851 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 21:27:06 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(3,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2806000  inst.: 232449783 (ipc=82.8) sim_rate=91841 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 21:27:07 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2807000  inst.: 232519889 (ipc=82.8) sim_rate=91832 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 21:27:08 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2808500  inst.: 232618142 (ipc=82.8) sim_rate=91835 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 21:27:09 2018
GPGPU-Sim uArch: cycles simulated: 2809500  inst.: 232680173 (ipc=82.8) sim_rate=91823 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 21:27:10 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(1,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2810500  inst.: 232743224 (ipc=82.8) sim_rate=91811 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 21:27:11 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2812000  inst.: 232862948 (ipc=82.8) sim_rate=91822 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 21:27:12 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2813000  inst.: 232936503 (ipc=82.8) sim_rate=91815 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 21:27:13 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(3,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2814000  inst.: 233002444 (ipc=82.8) sim_rate=91805 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 21:27:14 2018
GPGPU-Sim uArch: cycles simulated: 2815000  inst.: 233075915 (ipc=82.8) sim_rate=91798 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 21:27:15 2018
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2816000  inst.: 233144181 (ipc=82.8) sim_rate=91789 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 21:27:16 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2817500  inst.: 233259009 (ipc=82.8) sim_rate=91798 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 21:27:17 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(1,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2818500  inst.: 233323602 (ipc=82.8) sim_rate=91787 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 21:27:18 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2819500  inst.: 233398019 (ipc=82.8) sim_rate=91780 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 21:27:19 2018
GPGPU-Sim uArch: cycles simulated: 2820500  inst.: 233457376 (ipc=82.8) sim_rate=91767 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 21:27:20 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2822000  inst.: 233552012 (ipc=82.8) sim_rate=91768 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 21:27:21 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(1,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2823000  inst.: 233621627 (ipc=82.8) sim_rate=91760 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 21:27:22 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2824500  inst.: 233732262 (ipc=82.8) sim_rate=91767 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 21:27:23 2018
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2825500  inst.: 233793865 (ipc=82.7) sim_rate=91755 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 21:27:24 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2827000  inst.: 233885792 (ipc=82.7) sim_rate=91755 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 21:27:25 2018
GPGPU-Sim uArch: cycles simulated: 2828000  inst.: 233952125 (ipc=82.7) sim_rate=91745 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 21:27:26 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2829000  inst.: 234018026 (ipc=82.7) sim_rate=91735 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 21:27:27 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2830500  inst.: 234118313 (ipc=82.7) sim_rate=91739 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 21:27:28 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2831500  inst.: 234188881 (ipc=82.7) sim_rate=91730 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 21:27:29 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 234294994 (ipc=82.7) sim_rate=91736 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 21:27:30 2018
GPGPU-Sim uArch: cycles simulated: 2834000  inst.: 234364101 (ipc=82.7) sim_rate=91727 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 21:27:31 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2835000  inst.: 234427386 (ipc=82.7) sim_rate=91716 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 21:27:32 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2836000  inst.: 234490427 (ipc=82.7) sim_rate=91705 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 21:27:33 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2837500  inst.: 234595266 (ipc=82.7) sim_rate=91710 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 21:27:34 2018
GPGPU-Sim uArch: cycles simulated: 2838500  inst.: 234653375 (ipc=82.7) sim_rate=91697 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 21:27:35 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2839500  inst.: 234725857 (ipc=82.7) sim_rate=91689 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 21:27:36 2018
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2840500  inst.: 234797205 (ipc=82.7) sim_rate=91681 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 21:27:37 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2841500  inst.: 234876112 (ipc=82.7) sim_rate=91676 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 21:27:38 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2843000  inst.: 234991180 (ipc=82.7) sim_rate=91685 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 21:27:39 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(2,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2844000  inst.: 235063498 (ipc=82.7) sim_rate=91678 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 21:27:40 2018
GPGPU-Sim uArch: cycles simulated: 2845000  inst.: 235130217 (ipc=82.6) sim_rate=91668 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 21:27:41 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(6,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2846500  inst.: 235227387 (ipc=82.6) sim_rate=91670 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 21:27:42 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2847500  inst.: 235288073 (ipc=82.6) sim_rate=91658 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 21:27:43 2018
GPGPU-Sim uArch: cycles simulated: 2848500  inst.: 235348168 (ipc=82.6) sim_rate=91646 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 21:27:44 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2850000  inst.: 235456111 (ipc=82.6) sim_rate=91652 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 21:27:45 2018
GPGPU-Sim uArch: cycles simulated: 2851000  inst.: 235533913 (ipc=82.6) sim_rate=91647 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 21:27:46 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2852000  inst.: 235601676 (ipc=82.6) sim_rate=91638 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 21:27:47 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2853500  inst.: 235703000 (ipc=82.6) sim_rate=91641 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 21:27:48 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2854500  inst.: 235771419 (ipc=82.6) sim_rate=91632 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 21:27:49 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2855500  inst.: 235842018 (ipc=82.6) sim_rate=91624 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 21:27:50 2018
GPGPU-Sim uArch: cycles simulated: 2856500  inst.: 235917343 (ipc=82.6) sim_rate=91618 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 21:27:51 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2857500  inst.: 235984511 (ipc=82.6) sim_rate=91608 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 21:27:52 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2859000  inst.: 236085971 (ipc=82.6) sim_rate=91612 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 21:27:53 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2860000  inst.: 236148795 (ipc=82.6) sim_rate=91601 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 21:27:54 2018
GPGPU-Sim uArch: cycles simulated: 2861000  inst.: 236204861 (ipc=82.6) sim_rate=91587 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 21:27:55 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2862000  inst.: 236271406 (ipc=82.6) sim_rate=91578 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 21:27:56 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2863000  inst.: 236338391 (ipc=82.5) sim_rate=91568 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 21:27:57 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2864500  inst.: 236435758 (ipc=82.5) sim_rate=91570 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 21:27:58 2018
GPGPU-Sim uArch: cycles simulated: 2865500  inst.: 236504265 (ipc=82.5) sim_rate=91561 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 21:27:59 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(8,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2866500  inst.: 236562931 (ipc=82.5) sim_rate=91549 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 21:28:00 2018
GPGPU-Sim uArch: cycles simulated: 2867500  inst.: 236620906 (ipc=82.5) sim_rate=91536 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 21:28:01 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2869000  inst.: 236720941 (ipc=82.5) sim_rate=91539 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 21:28:02 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(0,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2870000  inst.: 236784407 (ipc=82.5) sim_rate=91528 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 21:28:03 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2871500  inst.: 236886493 (ipc=82.5) sim_rate=91532 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 21:28:04 2018
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2872500  inst.: 236959523 (ipc=82.5) sim_rate=91525 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 21:28:05 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2874000  inst.: 237048948 (ipc=82.5) sim_rate=91524 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 21:28:06 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2875500  inst.: 237141580 (ipc=82.5) sim_rate=91525 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 21:28:07 2018
GPGPU-Sim uArch: cycles simulated: 2876500  inst.: 237201846 (ipc=82.5) sim_rate=91513 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 21:28:08 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 237270259 (ipc=82.5) sim_rate=91504 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 21:28:09 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2879000  inst.: 237376190 (ipc=82.5) sim_rate=91509 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 21:28:10 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2880000  inst.: 237446004 (ipc=82.4) sim_rate=91501 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 21:28:11 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2881500  inst.: 237546908 (ipc=82.4) sim_rate=91504 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 21:28:12 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2882500  inst.: 237614575 (ipc=82.4) sim_rate=91495 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 21:28:13 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2884000  inst.: 237715027 (ipc=82.4) sim_rate=91499 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 21:28:14 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(0,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2885500  inst.: 237809645 (ipc=82.4) sim_rate=91500 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 21:28:15 2018
GPGPU-Sim uArch: cycles simulated: 2886500  inst.: 237876318 (ipc=82.4) sim_rate=91490 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 21:28:16 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2887500  inst.: 237941572 (ipc=82.4) sim_rate=91480 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 21:28:17 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2889000  inst.: 238046415 (ipc=82.4) sim_rate=91485 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 21:28:18 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2890000  inst.: 238115650 (ipc=82.4) sim_rate=91477 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 21:28:19 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2891500  inst.: 238219021 (ipc=82.4) sim_rate=91481 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 21:28:20 2018
GPGPU-Sim uArch: cycles simulated: 2892500  inst.: 238284288 (ipc=82.4) sim_rate=91471 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 21:28:21 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2894000  inst.: 238378870 (ipc=82.4) sim_rate=91473 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 21:28:22 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2895000  inst.: 238439392 (ipc=82.4) sim_rate=91461 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 21:28:23 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2896500  inst.: 238543787 (ipc=82.4) sim_rate=91466 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 21:28:24 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2897500  inst.: 238609494 (ipc=82.4) sim_rate=91456 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 21:28:25 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2899000  inst.: 238702135 (ipc=82.3) sim_rate=91456 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 21:28:26 2018
GPGPU-Sim uArch: cycles simulated: 2900000  inst.: 238777883 (ipc=82.3) sim_rate=91450 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 21:28:27 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2901500  inst.: 238882491 (ipc=82.3) sim_rate=91455 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 21:28:28 2018
GPGPU-Sim uArch: cycles simulated: 2902500  inst.: 238948653 (ipc=82.3) sim_rate=91446 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 21:28:29 2018
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2904000  inst.: 239042252 (ipc=82.3) sim_rate=91446 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 21:28:30 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2905000  inst.: 239105024 (ipc=82.3) sim_rate=91435 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 21:28:31 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2906500  inst.: 239222645 (ipc=82.3) sim_rate=91445 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 21:28:32 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2907500  inst.: 239296645 (ipc=82.3) sim_rate=91439 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 21:28:33 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2909000  inst.: 239396344 (ipc=82.3) sim_rate=91442 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 21:28:34 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2910500  inst.: 239494417 (ipc=82.3) sim_rate=91444 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 21:28:35 2018
GPGPU-Sim uArch: cycles simulated: 2911500  inst.: 239559708 (ipc=82.3) sim_rate=91435 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 21:28:36 2018
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2913000  inst.: 239664236 (ipc=82.3) sim_rate=91439 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 21:28:37 2018
GPGPU-Sim uArch: cycles simulated: 2914000  inst.: 239742341 (ipc=82.3) sim_rate=91434 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 21:28:38 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2915000  inst.: 239803005 (ipc=82.3) sim_rate=91423 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 21:28:39 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2916500  inst.: 239907450 (ipc=82.3) sim_rate=91428 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 21:28:40 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2918000  inst.: 240016258 (ipc=82.3) sim_rate=91434 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 21:28:41 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2919000  inst.: 240095079 (ipc=82.3) sim_rate=91429 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 21:28:42 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(2,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2920500  inst.: 240207550 (ipc=82.2) sim_rate=91437 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 21:28:43 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2922000  inst.: 240309760 (ipc=82.2) sim_rate=91442 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 21:28:44 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2923000  inst.: 240381707 (ipc=82.2) sim_rate=91434 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 21:28:45 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(5,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2924500  inst.: 240485314 (ipc=82.2) sim_rate=91439 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 21:28:46 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(5,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2925500  inst.: 240555047 (ipc=82.2) sim_rate=91431 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 21:28:47 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2927000  inst.: 240655130 (ipc=82.2) sim_rate=91434 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 21:28:48 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2928500  inst.: 240758090 (ipc=82.2) sim_rate=91438 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 21:28:49 2018
GPGPU-Sim uArch: cycles simulated: 2929500  inst.: 240828866 (ipc=82.2) sim_rate=91430 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 21:28:50 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2931000  inst.: 240933727 (ipc=82.2) sim_rate=91435 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 21:28:51 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2932000  inst.: 241007530 (ipc=82.2) sim_rate=91429 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 21:28:52 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2933500  inst.: 241107273 (ipc=82.2) sim_rate=91432 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 21:28:53 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2934500  inst.: 241177441 (ipc=82.2) sim_rate=91424 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 21:28:54 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2936000  inst.: 241269461 (ipc=82.2) sim_rate=91424 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 21:28:55 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2937000  inst.: 241329364 (ipc=82.2) sim_rate=91412 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 21:28:56 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2938500  inst.: 241439038 (ipc=82.2) sim_rate=91419 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 21:28:57 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2940000  inst.: 241537226 (ipc=82.2) sim_rate=91422 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 21:28:58 2018
GPGPU-Sim uArch: cycles simulated: 2941000  inst.: 241612513 (ipc=82.2) sim_rate=91416 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 21:28:59 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(7,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2942500  inst.: 241712016 (ipc=82.1) sim_rate=91419 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 21:29:00 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2943500  inst.: 241780486 (ipc=82.1) sim_rate=91410 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 21:29:01 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(2,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2945000  inst.: 241883700 (ipc=82.1) sim_rate=91414 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 21:29:02 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(6,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2946000  inst.: 241958611 (ipc=82.1) sim_rate=91408 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 21:29:03 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2947500  inst.: 242065671 (ipc=82.1) sim_rate=91414 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 21:29:04 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2949000  inst.: 242165561 (ipc=82.1) sim_rate=91417 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 21:29:05 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2950000  inst.: 242236941 (ipc=82.1) sim_rate=91410 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 21:29:06 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(0,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2951500  inst.: 242329944 (ipc=82.1) sim_rate=91410 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 21:29:07 2018
GPGPU-Sim uArch: cycles simulated: 2952500  inst.: 242397676 (ipc=82.1) sim_rate=91401 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 21:29:08 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(6,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2953500  inst.: 242481918 (ipc=82.1) sim_rate=91399 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 21:29:09 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2955000  inst.: 242592271 (ipc=82.1) sim_rate=91406 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 21:29:10 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2956000  inst.: 242665855 (ipc=82.1) sim_rate=91399 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 21:29:11 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2957000  inst.: 242731303 (ipc=82.1) sim_rate=91389 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 21:29:12 2018
GPGPU-Sim uArch: cycles simulated: 2958000  inst.: 242791208 (ipc=82.1) sim_rate=91377 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 21:29:13 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2959500  inst.: 242895574 (ipc=82.1) sim_rate=91382 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 21:29:14 2018
GPGPU-Sim uArch: cycles simulated: 2960500  inst.: 242964101 (ipc=82.1) sim_rate=91374 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 21:29:15 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(6,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2961500  inst.: 243035815 (ipc=82.1) sim_rate=91366 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 21:29:16 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2963000  inst.: 243146437 (ipc=82.1) sim_rate=91374 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 21:29:17 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2964000  inst.: 243225536 (ipc=82.1) sim_rate=91369 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 21:29:18 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2965500  inst.: 243333433 (ipc=82.1) sim_rate=91375 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 21:29:19 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2966500  inst.: 243399953 (ipc=82.0) sim_rate=91366 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 21:29:20 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2968000  inst.: 243507967 (ipc=82.0) sim_rate=91372 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 21:29:21 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2969000  inst.: 243590103 (ipc=82.0) sim_rate=91369 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 21:29:22 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2970500  inst.: 243697663 (ipc=82.0) sim_rate=91375 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 21:29:23 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(4,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2971500  inst.: 243780976 (ipc=82.0) sim_rate=91372 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 21:29:24 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2973000  inst.: 243885943 (ipc=82.0) sim_rate=91377 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 21:29:25 2018
GPGPU-Sim uArch: cycles simulated: 2974000  inst.: 243964570 (ipc=82.0) sim_rate=91372 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 21:29:26 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2975000  inst.: 244026149 (ipc=82.0) sim_rate=91361 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 21:29:27 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2976500  inst.: 244132159 (ipc=82.0) sim_rate=91366 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 21:29:28 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2977500  inst.: 244204344 (ipc=82.0) sim_rate=91359 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 21:29:29 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(6,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2979000  inst.: 244321473 (ipc=82.0) sim_rate=91369 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 21:29:30 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(7,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2980000  inst.: 244388210 (ipc=82.0) sim_rate=91360 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 21:29:31 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2981500  inst.: 244492715 (ipc=82.0) sim_rate=91364 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 21:29:32 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2982500  inst.: 244564188 (ipc=82.0) sim_rate=91357 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 21:29:33 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(2,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2984000  inst.: 244679650 (ipc=82.0) sim_rate=91366 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 21:29:34 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2985000  inst.: 244751724 (ipc=82.0) sim_rate=91359 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 21:29:35 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2986500  inst.: 244861627 (ipc=82.0) sim_rate=91366 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 21:29:36 2018
GPGPU-Sim uArch: cycles simulated: 2987500  inst.: 244930261 (ipc=82.0) sim_rate=91357 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 21:29:37 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2989000  inst.: 245027271 (ipc=82.0) sim_rate=91359 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 21:29:38 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2990000  inst.: 245110978 (ipc=82.0) sim_rate=91357 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 21:29:39 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2991500  inst.: 245222583 (ipc=82.0) sim_rate=91364 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 21:29:40 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2992500  inst.: 245294873 (ipc=82.0) sim_rate=91357 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 21:29:41 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2994000  inst.: 245407465 (ipc=82.0) sim_rate=91365 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 21:29:42 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2995000  inst.: 245480052 (ipc=82.0) sim_rate=91358 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 21:29:43 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2996000  inst.: 245554872 (ipc=82.0) sim_rate=91352 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 21:29:44 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2997500  inst.: 245663299 (ipc=82.0) sim_rate=91358 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 21:29:45 2018
GPGPU-Sim uArch: cycles simulated: 2998500  inst.: 245721516 (ipc=81.9) sim_rate=91346 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 21:29:46 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3000000  inst.: 245828598 (ipc=81.9) sim_rate=91352 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 21:29:47 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3001500  inst.: 245929095 (ipc=81.9) sim_rate=91355 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 21:29:48 2018
GPGPU-Sim uArch: cycles simulated: 3002500  inst.: 245999617 (ipc=81.9) sim_rate=91347 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 21:29:49 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(7,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3004000  inst.: 246102596 (ipc=81.9) sim_rate=91352 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 21:29:50 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3005000  inst.: 246181117 (ipc=81.9) sim_rate=91347 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 21:29:51 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3006000  inst.: 246258116 (ipc=81.9) sim_rate=91342 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 21:29:52 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3007000  inst.: 246325785 (ipc=81.9) sim_rate=91333 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 21:29:53 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3008500  inst.: 246427902 (ipc=81.9) sim_rate=91337 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 21:29:54 2018
GPGPU-Sim uArch: cycles simulated: 3009500  inst.: 246504108 (ipc=81.9) sim_rate=91331 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 21:29:55 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3010500  inst.: 246593165 (ipc=81.9) sim_rate=91330 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 21:29:56 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(4,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3012000  inst.: 246695350 (ipc=81.9) sim_rate=91334 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 21:29:57 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3013000  inst.: 246764612 (ipc=81.9) sim_rate=91326 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 21:29:58 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3014000  inst.: 246825448 (ipc=81.9) sim_rate=91315 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 21:29:59 2018
GPGPU-Sim uArch: cycles simulated: 3015000  inst.: 246896570 (ipc=81.9) sim_rate=91307 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 21:30:00 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3016000  inst.: 246967719 (ipc=81.9) sim_rate=91300 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 21:30:01 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3017000  inst.: 247029016 (ipc=81.9) sim_rate=91289 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 21:30:02 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3018000  inst.: 247103186 (ipc=81.9) sim_rate=91283 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 21:30:03 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(8,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3019500  inst.: 247219615 (ipc=81.9) sim_rate=91292 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 21:30:04 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(0,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3020500  inst.: 247296814 (ipc=81.9) sim_rate=91287 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 21:30:05 2018
GPGPU-Sim uArch: cycles simulated: 3021500  inst.: 247368644 (ipc=81.9) sim_rate=91279 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 21:30:06 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3023000  inst.: 247475653 (ipc=81.9) sim_rate=91285 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 21:30:07 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3024000  inst.: 247535518 (ipc=81.9) sim_rate=91274 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 21:30:08 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3025000  inst.: 247605288 (ipc=81.9) sim_rate=91266 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 21:30:09 2018
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 247669544 (ipc=81.8) sim_rate=91256 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 21:30:10 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3027500  inst.: 247786477 (ipc=81.8) sim_rate=91265 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 21:30:11 2018
GPGPU-Sim uArch: cycles simulated: 3028500  inst.: 247852443 (ipc=81.8) sim_rate=91256 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 21:30:12 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3029500  inst.: 247925159 (ipc=81.8) sim_rate=91249 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 21:30:13 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3031000  inst.: 248025601 (ipc=81.8) sim_rate=91252 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 21:30:14 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3032000  inst.: 248096730 (ipc=81.8) sim_rate=91245 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 21:30:15 2018
GPGPU-Sim uArch: cycles simulated: 3033000  inst.: 248174213 (ipc=81.8) sim_rate=91240 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 21:30:16 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3034000  inst.: 248240320 (ipc=81.8) sim_rate=91231 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 21:30:17 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(5,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3035500  inst.: 248347501 (ipc=81.8) sim_rate=91237 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 21:30:18 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(5,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3036500  inst.: 248417834 (ipc=81.8) sim_rate=91229 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 21:30:19 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3037500  inst.: 248496804 (ipc=81.8) sim_rate=91224 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 21:30:20 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3039000  inst.: 248596871 (ipc=81.8) sim_rate=91228 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 21:30:21 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3040000  inst.: 248667076 (ipc=81.8) sim_rate=91220 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 21:30:22 2018
GPGPU-Sim uArch: cycles simulated: 3040500  inst.: 248709975 (ipc=81.8) sim_rate=91202 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 21:30:23 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3042000  inst.: 248815645 (ipc=81.8) sim_rate=91208 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 21:30:24 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(1,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3043000  inst.: 248885486 (ipc=81.8) sim_rate=91200 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 21:30:25 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3044000  inst.: 248963358 (ipc=81.8) sim_rate=91195 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 21:30:26 2018
GPGPU-Sim uArch: cycles simulated: 3045000  inst.: 249036419 (ipc=81.8) sim_rate=91188 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 21:30:27 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3046000  inst.: 249100763 (ipc=81.8) sim_rate=91178 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 21:30:28 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3047000  inst.: 249173339 (ipc=81.8) sim_rate=91172 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 21:30:29 2018
GPGPU-Sim uArch: cycles simulated: 3048000  inst.: 249247065 (ipc=81.8) sim_rate=91165 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 21:30:30 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(2,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3049000  inst.: 249318732 (ipc=81.8) sim_rate=91158 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 21:30:31 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(3,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3050000  inst.: 249391677 (ipc=81.8) sim_rate=91151 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 21:30:32 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3051000  inst.: 249465443 (ipc=81.8) sim_rate=91145 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 21:30:33 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3052500  inst.: 249566726 (ipc=81.8) sim_rate=91149 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 21:30:34 2018
GPGPU-Sim uArch: cycles simulated: 3053500  inst.: 249639231 (ipc=81.8) sim_rate=91142 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 21:30:35 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3054500  inst.: 249708924 (ipc=81.8) sim_rate=91134 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 21:30:36 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3055500  inst.: 249779359 (ipc=81.7) sim_rate=91127 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 21:30:37 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3056500  inst.: 249850996 (ipc=81.7) sim_rate=91119 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 21:30:38 2018
GPGPU-Sim uArch: cycles simulated: 3057500  inst.: 249916890 (ipc=81.7) sim_rate=91110 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 21:30:39 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3058500  inst.: 249986069 (ipc=81.7) sim_rate=91102 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 21:30:40 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3060000  inst.: 250093147 (ipc=81.7) sim_rate=91108 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 21:30:41 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3061000  inst.: 250171123 (ipc=81.7) sim_rate=91103 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 21:30:42 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3061153,0), 4 CTAs running
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3062000  inst.: 250241753 (ipc=81.7) sim_rate=91096 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 21:30:43 2018
GPGPU-Sim uArch: cycles simulated: 3063000  inst.: 250304607 (ipc=81.7) sim_rate=91086 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 21:30:44 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3064000  inst.: 250376539 (ipc=81.7) sim_rate=91079 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 21:30:45 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(5,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3065500  inst.: 250472586 (ipc=81.7) sim_rate=91080 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 21:30:46 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3066500  inst.: 250550749 (ipc=81.7) sim_rate=91076 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 21:30:47 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3067500  inst.: 250632851 (ipc=81.7) sim_rate=91072 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 21:30:48 2018
GPGPU-Sim uArch: cycles simulated: 3068500  inst.: 250701490 (ipc=81.7) sim_rate=91064 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 21:30:49 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3069500  inst.: 250776846 (ipc=81.7) sim_rate=91059 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 21:30:50 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3071000  inst.: 250877445 (ipc=81.7) sim_rate=91062 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 21:30:51 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3072000  inst.: 250940205 (ipc=81.7) sim_rate=91052 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 21:30:52 2018
GPGPU-Sim uArch: cycles simulated: 3073000  inst.: 251007403 (ipc=81.7) sim_rate=91043 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 21:30:53 2018
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3074500  inst.: 251111647 (ipc=81.7) sim_rate=91048 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 21:30:54 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3075500  inst.: 251170726 (ipc=81.7) sim_rate=91036 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 21:30:55 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3076500  inst.: 251241585 (ipc=81.7) sim_rate=91029 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 21:30:56 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3077500  inst.: 251316649 (ipc=81.7) sim_rate=91023 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 21:30:57 2018
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3079000  inst.: 251423561 (ipc=81.7) sim_rate=91029 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 21:30:58 2018
GPGPU-Sim uArch: cycles simulated: 3080000  inst.: 251488374 (ipc=81.7) sim_rate=91020 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 21:30:59 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3081000  inst.: 251547132 (ipc=81.6) sim_rate=91008 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 21:31:00 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3082000  inst.: 251603827 (ipc=81.6) sim_rate=90995 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 21:31:01 2018
GPGPU-Sim uArch: cycles simulated: 3083000  inst.: 251677663 (ipc=81.6) sim_rate=90989 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 21:31:02 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(8,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3084500  inst.: 251782978 (ipc=81.6) sim_rate=90994 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 21:31:03 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(7,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3085500  inst.: 251851887 (ipc=81.6) sim_rate=90986 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 21:31:04 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3086500  inst.: 251912482 (ipc=81.6) sim_rate=90975 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 21:31:05 2018
GPGPU-Sim uArch: cycles simulated: 3087500  inst.: 251986198 (ipc=81.6) sim_rate=90969 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 21:31:06 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3088500  inst.: 252055807 (ipc=81.6) sim_rate=90962 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 21:31:07 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(3,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3090000  inst.: 252169005 (ipc=81.6) sim_rate=90970 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 21:31:08 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3090500  inst.: 252202393 (ipc=81.6) sim_rate=90949 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 21:31:09 2018
GPGPU-Sim uArch: cycles simulated: 3091500  inst.: 252270205 (ipc=81.6) sim_rate=90940 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 21:31:10 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(2,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3093000  inst.: 252370712 (ipc=81.6) sim_rate=90944 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 21:31:11 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3094000  inst.: 252438401 (ipc=81.6) sim_rate=90936 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 21:31:12 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3095000  inst.: 252508741 (ipc=81.6) sim_rate=90928 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 21:31:13 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3096000  inst.: 252576190 (ipc=81.6) sim_rate=90920 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 21:31:14 2018
GPGPU-Sim uArch: cycles simulated: 3097000  inst.: 252645216 (ipc=81.6) sim_rate=90912 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 21:31:15 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3098500  inst.: 252743038 (ipc=81.6) sim_rate=90914 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 21:31:16 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3099500  inst.: 252813534 (ipc=81.6) sim_rate=90907 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 21:31:17 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(2,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3101000  inst.: 252907977 (ipc=81.6) sim_rate=90908 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 21:31:18 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 252975448 (ipc=81.6) sim_rate=90900 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 21:31:19 2018
GPGPU-Sim uArch: cycles simulated: 3103000  inst.: 253040892 (ipc=81.5) sim_rate=90891 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 21:31:20 2018
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3104500  inst.: 253145054 (ipc=81.5) sim_rate=90895 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 21:31:21 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3105500  inst.: 253207303 (ipc=81.5) sim_rate=90885 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 21:31:22 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(7,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3107000  inst.: 253305335 (ipc=81.5) sim_rate=90888 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 21:31:23 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3108000  inst.: 253381461 (ipc=81.5) sim_rate=90882 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 21:31:24 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3109000  inst.: 253458471 (ipc=81.5) sim_rate=90877 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 21:31:25 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3110500  inst.: 253558896 (ipc=81.5) sim_rate=90881 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 21:31:26 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3112000  inst.: 253655056 (ipc=81.5) sim_rate=90883 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 21:31:27 2018
GPGPU-Sim uArch: cycles simulated: 3113000  inst.: 253721628 (ipc=81.5) sim_rate=90874 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 21:31:28 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3114000  inst.: 253796777 (ipc=81.5) sim_rate=90868 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 21:31:29 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(2,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3115500  inst.: 253894094 (ipc=81.5) sim_rate=90871 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 21:31:30 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3116500  inst.: 253967217 (ipc=81.5) sim_rate=90864 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 21:31:31 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3118000  inst.: 254074119 (ipc=81.5) sim_rate=90870 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 21:31:32 2018
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3119000  inst.: 254142695 (ipc=81.5) sim_rate=90862 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 21:31:33 2018
GPGPU-Sim uArch: cycles simulated: 3120000  inst.: 254209680 (ipc=81.5) sim_rate=90854 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 21:31:34 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(1,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3121500  inst.: 254310849 (ipc=81.5) sim_rate=90857 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 21:31:35 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3122500  inst.: 254374833 (ipc=81.5) sim_rate=90848 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 21:31:36 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3123500  inst.: 254444647 (ipc=81.5) sim_rate=90840 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 21:31:37 2018
GPGPU-Sim uArch: cycles simulated: 3124500  inst.: 254509804 (ipc=81.5) sim_rate=90831 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 21:31:38 2018
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3125500  inst.: 254576491 (ipc=81.5) sim_rate=90822 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 21:31:39 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3126500  inst.: 254650405 (ipc=81.4) sim_rate=90816 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 21:31:40 2018
GPGPU-Sim uArch: cycles simulated: 3127500  inst.: 254720331 (ipc=81.4) sim_rate=90809 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 21:31:41 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(6,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3128500  inst.: 254793547 (ipc=81.4) sim_rate=90803 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 21:31:42 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3129500  inst.: 254862246 (ipc=81.4) sim_rate=90795 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 21:31:43 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3131000  inst.: 254974797 (ipc=81.4) sim_rate=90802 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 21:31:44 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3132000  inst.: 255043760 (ipc=81.4) sim_rate=90795 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 21:31:45 2018
GPGPU-Sim uArch: cycles simulated: 3133000  inst.: 255111994 (ipc=81.4) sim_rate=90787 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 21:31:46 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(4,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3134000  inst.: 255176316 (ipc=81.4) sim_rate=90777 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 21:31:47 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3135000  inst.: 255252626 (ipc=81.4) sim_rate=90772 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 21:31:48 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3136000  inst.: 255321829 (ipc=81.4) sim_rate=90764 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 21:31:49 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3137500  inst.: 255425032 (ipc=81.4) sim_rate=90769 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 21:31:50 2018
GPGPU-Sim uArch: cycles simulated: 3138500  inst.: 255490811 (ipc=81.4) sim_rate=90760 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 21:31:51 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3140000  inst.: 255583251 (ipc=81.4) sim_rate=90761 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 21:31:52 2018
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3141000  inst.: 255658412 (ipc=81.4) sim_rate=90755 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 21:31:53 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(2,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3142000  inst.: 255722979 (ipc=81.4) sim_rate=90746 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 21:31:54 2018
GPGPU-Sim uArch: cycles simulated: 3143000  inst.: 255790922 (ipc=81.4) sim_rate=90738 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 21:31:55 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3144500  inst.: 255886587 (ipc=81.4) sim_rate=90739 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 21:31:56 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3145500  inst.: 255961419 (ipc=81.4) sim_rate=90734 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 21:31:57 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3146500  inst.: 256031820 (ipc=81.4) sim_rate=90727 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 21:31:58 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 256135056 (ipc=81.4) sim_rate=90731 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 21:31:59 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(0,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3149000  inst.: 256203061 (ipc=81.4) sim_rate=90723 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 21:32:00 2018
GPGPU-Sim uArch: cycles simulated: 3150000  inst.: 256277990 (ipc=81.4) sim_rate=90717 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 21:32:01 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3151500  inst.: 256379703 (ipc=81.4) sim_rate=90721 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 21:32:02 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3152500  inst.: 256446507 (ipc=81.3) sim_rate=90713 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 21:32:03 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3153500  inst.: 256521161 (ipc=81.3) sim_rate=90707 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 21:32:04 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3154500  inst.: 256585679 (ipc=81.3) sim_rate=90698 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 21:32:05 2018
GPGPU-Sim uArch: cycles simulated: 3155500  inst.: 256654472 (ipc=81.3) sim_rate=90690 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 21:32:06 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3157000  inst.: 256758939 (ipc=81.3) sim_rate=90695 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 21:32:07 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3158000  inst.: 256826054 (ipc=81.3) sim_rate=90687 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 21:32:08 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3159000  inst.: 256899145 (ipc=81.3) sim_rate=90680 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 21:32:09 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(5,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3160000  inst.: 256973299 (ipc=81.3) sim_rate=90675 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 21:32:10 2018
GPGPU-Sim uArch: cycles simulated: 3161000  inst.: 257052727 (ipc=81.3) sim_rate=90671 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 21:32:11 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3162000  inst.: 257126223 (ipc=81.3) sim_rate=90665 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 21:32:12 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3163000  inst.: 257206200 (ipc=81.3) sim_rate=90661 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 21:32:13 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3164000  inst.: 257274823 (ipc=81.3) sim_rate=90653 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 21:32:14 2018
GPGPU-Sim uArch: cycles simulated: 3165000  inst.: 257346784 (ipc=81.3) sim_rate=90646 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 21:32:15 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3166000  inst.: 257426854 (ipc=81.3) sim_rate=90643 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 21:32:16 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3167000  inst.: 257487336 (ipc=81.3) sim_rate=90632 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 21:32:17 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(8,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 257561914 (ipc=81.3) sim_rate=90626 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 21:32:18 2018
GPGPU-Sim uArch: cycles simulated: 3169000  inst.: 257638582 (ipc=81.3) sim_rate=90622 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 21:32:19 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3170000  inst.: 257705195 (ipc=81.3) sim_rate=90613 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 21:32:20 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(2,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3171000  inst.: 257780106 (ipc=81.3) sim_rate=90608 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 21:32:21 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3172000  inst.: 257858743 (ipc=81.3) sim_rate=90603 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 21:32:22 2018
GPGPU-Sim uArch: cycles simulated: 3173000  inst.: 257926059 (ipc=81.3) sim_rate=90595 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 21:32:23 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3174000  inst.: 257994503 (ipc=81.3) sim_rate=90587 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 21:32:24 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3175500  inst.: 258097615 (ipc=81.3) sim_rate=90592 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 21:32:25 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3176500  inst.: 258163880 (ipc=81.3) sim_rate=90583 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 21:32:26 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3177048,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3177500  inst.: 258235863 (ipc=81.3) sim_rate=90577 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 21:32:27 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3178500  inst.: 258300715 (ipc=81.3) sim_rate=90568 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 21:32:28 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3179500  inst.: 258369000 (ipc=81.3) sim_rate=90560 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 21:32:29 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(4,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3180500  inst.: 258448069 (ipc=81.3) sim_rate=90556 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 21:32:30 2018
GPGPU-Sim uArch: cycles simulated: 3181500  inst.: 258526119 (ipc=81.3) sim_rate=90552 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 21:32:31 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3182500  inst.: 258600323 (ipc=81.3) sim_rate=90546 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 21:32:32 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3183500  inst.: 258669359 (ipc=81.3) sim_rate=90538 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 21:32:33 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3184500  inst.: 258734217 (ipc=81.2) sim_rate=90529 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 21:32:34 2018
GPGPU-Sim uArch: cycles simulated: 3185500  inst.: 258813353 (ipc=81.2) sim_rate=90525 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 21:32:35 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3186500  inst.: 258887798 (ipc=81.2) sim_rate=90520 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 21:32:36 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3187500  inst.: 258967741 (ipc=81.2) sim_rate=90516 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 21:32:37 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3188500  inst.: 259035115 (ipc=81.2) sim_rate=90508 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 21:32:38 2018
GPGPU-Sim uArch: cycles simulated: 3189500  inst.: 259098842 (ipc=81.2) sim_rate=90499 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 21:32:39 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(0,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3190500  inst.: 259176830 (ipc=81.2) sim_rate=90494 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 21:32:40 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3191500  inst.: 259254046 (ipc=81.2) sim_rate=90490 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 21:32:41 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(5,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3193000  inst.: 259339581 (ipc=81.2) sim_rate=90488 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 21:32:42 2018
GPGPU-Sim uArch: cycles simulated: 3194000  inst.: 259410549 (ipc=81.2) sim_rate=90481 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 21:32:43 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3195000  inst.: 259487562 (ipc=81.2) sim_rate=90476 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 21:32:44 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3196000  inst.: 259555516 (ipc=81.2) sim_rate=90468 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 21:32:45 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3197000  inst.: 259625711 (ipc=81.2) sim_rate=90461 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 21:32:46 2018
GPGPU-Sim uArch: cycles simulated: 3198000  inst.: 259701413 (ipc=81.2) sim_rate=90456 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 21:32:47 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(3,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3199000  inst.: 259776745 (ipc=81.2) sim_rate=90451 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 21:32:48 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3200000  inst.: 259851014 (ipc=81.2) sim_rate=90445 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 21:32:49 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3201000  inst.: 259919280 (ipc=81.2) sim_rate=90438 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 21:32:50 2018
GPGPU-Sim uArch: cycles simulated: 3202000  inst.: 259980997 (ipc=81.2) sim_rate=90428 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 21:32:51 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(5,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 260095463 (ipc=81.2) sim_rate=90436 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 21:32:52 2018
GPGPU-Sim uArch: cycles simulated: 3204500  inst.: 260168455 (ipc=81.2) sim_rate=90430 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 21:32:53 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3205500  inst.: 260239015 (ipc=81.2) sim_rate=90423 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 21:32:54 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3205533,0), 3 CTAs running
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3206500  inst.: 260297700 (ipc=81.2) sim_rate=90412 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 21:32:55 2018
GPGPU-Sim uArch: cycles simulated: 3207500  inst.: 260377334 (ipc=81.2) sim_rate=90408 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 21:32:56 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3208500  inst.: 260445323 (ipc=81.2) sim_rate=90401 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 21:32:57 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3209500  inst.: 260514278 (ipc=81.2) sim_rate=90393 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 21:32:58 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3210500  inst.: 260582373 (ipc=81.2) sim_rate=90385 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 21:32:59 2018
GPGPU-Sim uArch: cycles simulated: 3211500  inst.: 260652502 (ipc=81.2) sim_rate=90378 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 21:33:00 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3212500  inst.: 260723401 (ipc=81.2) sim_rate=90372 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 21:33:01 2018
GPGPU-Sim uArch: cycles simulated: 3213000  inst.: 260760182 (ipc=81.2) sim_rate=90353 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 21:33:02 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3214500  inst.: 260858419 (ipc=81.2) sim_rate=90356 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 21:33:03 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3215500  inst.: 260932515 (ipc=81.1) sim_rate=90350 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 21:33:04 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3216500  inst.: 261011792 (ipc=81.1) sim_rate=90346 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 21:33:05 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(2,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3217500  inst.: 261083834 (ipc=81.1) sim_rate=90340 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 21:33:06 2018
GPGPU-Sim uArch: cycles simulated: 3218500  inst.: 261149984 (ipc=81.1) sim_rate=90332 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 21:33:07 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(1,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 261218102 (ipc=81.1) sim_rate=90324 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 21:33:08 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3221000  inst.: 261316553 (ipc=81.1) sim_rate=90327 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 21:33:09 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3222000  inst.: 261392759 (ipc=81.1) sim_rate=90322 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 21:33:10 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3223000  inst.: 261471121 (ipc=81.1) sim_rate=90318 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 21:33:11 2018
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 261539571 (ipc=81.1) sim_rate=90310 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 21:33:12 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261606189 (ipc=81.1) sim_rate=90302 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 21:33:13 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3226500  inst.: 261700327 (ipc=81.1) sim_rate=90303 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 21:33:14 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3227500  inst.: 261775395 (ipc=81.1) sim_rate=90298 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 21:33:15 2018
GPGPU-Sim uArch: cycles simulated: 3228500  inst.: 261848525 (ipc=81.1) sim_rate=90292 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 21:33:16 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3229500  inst.: 261912977 (ipc=81.1) sim_rate=90283 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 21:33:17 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3231000  inst.: 262020471 (ipc=81.1) sim_rate=90289 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 21:33:18 2018
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3232000  inst.: 262098075 (ipc=81.1) sim_rate=90285 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 21:33:19 2018
GPGPU-Sim uArch: cycles simulated: 3232500  inst.: 262134049 (ipc=81.1) sim_rate=90266 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 21:33:20 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3234000  inst.: 262242749 (ipc=81.1) sim_rate=90272 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 21:33:21 2018
GPGPU-Sim uArch: cycles simulated: 3235000  inst.: 262314380 (ipc=81.1) sim_rate=90266 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 21:33:22 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3236000  inst.: 262379968 (ipc=81.1) sim_rate=90257 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 21:33:23 2018
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(4,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3237000  inst.: 262449037 (ipc=81.1) sim_rate=90250 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 21:33:24 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3237956,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3238000  inst.: 262518745 (ipc=81.1) sim_rate=90243 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 21:33:25 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3239000  inst.: 262594786 (ipc=81.1) sim_rate=90238 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 21:33:26 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3240000  inst.: 262663386 (ipc=81.1) sim_rate=90231 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 21:33:27 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3241500  inst.: 262775778 (ipc=81.1) sim_rate=90238 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 21:33:28 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3242500  inst.: 262845466 (ipc=81.1) sim_rate=90231 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 21:33:29 2018
GPGPU-Sim uArch: cycles simulated: 3243500  inst.: 262918338 (ipc=81.1) sim_rate=90225 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 21:33:30 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3244500  inst.: 262988797 (ipc=81.1) sim_rate=90219 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 21:33:31 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3245500  inst.: 263065591 (ipc=81.1) sim_rate=90214 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 21:33:32 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3246500  inst.: 263142780 (ipc=81.1) sim_rate=90210 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 21:33:33 2018
GPGPU-Sim uArch: cycles simulated: 3247500  inst.: 263208260 (ipc=81.0) sim_rate=90201 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 21:33:34 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(5,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3248500  inst.: 263280013 (ipc=81.0) sim_rate=90195 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 21:33:35 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(1,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3250000  inst.: 263390450 (ipc=81.0) sim_rate=90202 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 21:33:36 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3251000  inst.: 263457628 (ipc=81.0) sim_rate=90194 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 21:33:37 2018
GPGPU-Sim uArch: cycles simulated: 3251500  inst.: 263501262 (ipc=81.0) sim_rate=90178 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 21:33:38 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3252500  inst.: 263578064 (ipc=81.0) sim_rate=90173 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 21:33:39 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3253500  inst.: 263640119 (ipc=81.0) sim_rate=90164 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 21:33:40 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3253660,0), 4 CTAs running
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3254500  inst.: 263713803 (ipc=81.0) sim_rate=90158 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 21:33:41 2018
GPGPU-Sim uArch: cycles simulated: 3255500  inst.: 263791929 (ipc=81.0) sim_rate=90154 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 21:33:42 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(3,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3257000  inst.: 263899624 (ipc=81.0) sim_rate=90160 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 21:33:43 2018
GPGPU-Sim uArch: cycles simulated: 3258000  inst.: 263977676 (ipc=81.0) sim_rate=90156 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 21:33:44 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(2,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3259000  inst.: 264048442 (ipc=81.0) sim_rate=90149 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 21:33:45 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3260000  inst.: 264113488 (ipc=81.0) sim_rate=90141 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 21:33:46 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3261000  inst.: 264193466 (ipc=81.0) sim_rate=90137 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 21:33:47 2018
GPGPU-Sim uArch: cycles simulated: 3262000  inst.: 264278606 (ipc=81.0) sim_rate=90135 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 21:33:48 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3263000  inst.: 264348256 (ipc=81.0) sim_rate=90128 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 21:33:49 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3264000  inst.: 264425366 (ipc=81.0) sim_rate=90124 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 21:33:50 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3264028,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3265000  inst.: 264481517 (ipc=81.0) sim_rate=90112 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 21:33:51 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(4,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3266500  inst.: 264578197 (ipc=81.0) sim_rate=90115 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 21:33:52 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(2,1,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3266627,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3267500  inst.: 264640554 (ipc=81.0) sim_rate=90105 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 21:33:53 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3268500  inst.: 264714402 (ipc=81.0) sim_rate=90100 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 21:33:54 2018
GPGPU-Sim uArch: cycles simulated: 3269500  inst.: 264774142 (ipc=81.0) sim_rate=90089 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 21:33:55 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(2,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3270500  inst.: 264844926 (ipc=81.0) sim_rate=90083 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 21:33:56 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3271500  inst.: 264925137 (ipc=81.0) sim_rate=90079 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 21:33:57 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3273000  inst.: 265027417 (ipc=81.0) sim_rate=90084 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 21:33:58 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3274000  inst.: 265095974 (ipc=81.0) sim_rate=90076 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 21:33:59 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3275000  inst.: 265177475 (ipc=81.0) sim_rate=90073 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 21:34:00 2018
GPGPU-Sim uArch: cycles simulated: 3276000  inst.: 265245722 (ipc=81.0) sim_rate=90066 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 21:34:01 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3277500  inst.: 265339445 (ipc=81.0) sim_rate=90067 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 21:34:02 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3278500  inst.: 265415342 (ipc=81.0) sim_rate=90062 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 21:34:03 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(5,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3279500  inst.: 265482696 (ipc=81.0) sim_rate=90055 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 21:34:04 2018
GPGPU-Sim uArch: cycles simulated: 3280500  inst.: 265551139 (ipc=80.9) sim_rate=90047 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 21:34:05 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(1,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3281500  inst.: 265618133 (ipc=80.9) sim_rate=90040 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 21:34:06 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3282500  inst.: 265682046 (ipc=80.9) sim_rate=90031 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 21:34:07 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3283500  inst.: 265755296 (ipc=80.9) sim_rate=90025 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 21:34:08 2018
GPGPU-Sim uArch: cycles simulated: 3284500  inst.: 265829850 (ipc=80.9) sim_rate=90020 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 21:34:09 2018
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3285500  inst.: 265905298 (ipc=80.9) sim_rate=90015 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 21:34:10 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3286500  inst.: 265967675 (ipc=80.9) sim_rate=90005 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 21:34:11 2018
GPGPU-Sim uArch: cycles simulated: 3287500  inst.: 266033274 (ipc=80.9) sim_rate=89997 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 21:34:12 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3288500  inst.: 266095669 (ipc=80.9) sim_rate=89988 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 21:34:13 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(2,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3290000  inst.: 266202191 (ipc=80.9) sim_rate=89993 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 21:34:14 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3291000  inst.: 266263194 (ipc=80.9) sim_rate=89984 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 21:34:15 2018
GPGPU-Sim uArch: cycles simulated: 3292000  inst.: 266334368 (ipc=80.9) sim_rate=89977 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 21:34:16 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3293000  inst.: 266393734 (ipc=80.9) sim_rate=89967 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 21:34:17 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3294500  inst.: 266495716 (ipc=80.9) sim_rate=89971 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 21:34:18 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(2,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3295500  inst.: 266550910 (ipc=80.9) sim_rate=89959 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 21:34:19 2018
GPGPU-Sim uArch: cycles simulated: 3296500  inst.: 266603830 (ipc=80.9) sim_rate=89947 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 21:34:20 2018
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3296572,0), 4 CTAs running
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3297500  inst.: 266668739 (ipc=80.9) sim_rate=89938 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 21:34:21 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3298500  inst.: 266745344 (ipc=80.9) sim_rate=89934 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 21:34:22 2018
GPGPU-Sim uArch: cycles simulated: 3299500  inst.: 266820288 (ipc=80.9) sim_rate=89929 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 21:34:23 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3300454,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3300500  inst.: 266881743 (ipc=80.9) sim_rate=89919 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 21:34:24 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3301500  inst.: 266951891 (ipc=80.9) sim_rate=89913 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 21:34:25 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3302500  inst.: 267031487 (ipc=80.9) sim_rate=89909 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 21:34:26 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(2,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3304000  inst.: 267134856 (ipc=80.9) sim_rate=89914 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 21:34:27 2018
GPGPU-Sim uArch: cycles simulated: 3305000  inst.: 267192695 (ipc=80.8) sim_rate=89903 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 21:34:28 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3306000  inst.: 267246291 (ipc=80.8) sim_rate=89891 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 21:34:29 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3307500  inst.: 267338809 (ipc=80.8) sim_rate=89892 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 21:34:30 2018
GPGPU-Sim uArch: cycles simulated: 3308500  inst.: 267409780 (ipc=80.8) sim_rate=89885 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 21:34:31 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3309500  inst.: 267471195 (ipc=80.8) sim_rate=89876 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 21:34:32 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3310500  inst.: 267538401 (ipc=80.8) sim_rate=89868 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 21:34:33 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(5,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3312000  inst.: 267639598 (ipc=80.8) sim_rate=89872 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 21:34:34 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3313000  inst.: 267706814 (ipc=80.8) sim_rate=89864 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 21:34:35 2018
GPGPU-Sim uArch: cycles simulated: 3314000  inst.: 267769899 (ipc=80.8) sim_rate=89855 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 21:34:36 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3315500  inst.: 267864293 (ipc=80.8) sim_rate=89857 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 21:34:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3315788,0), 4 CTAs running
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(4,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3316500  inst.: 267930562 (ipc=80.8) sim_rate=89849 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 21:34:38 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3317500  inst.: 267997853 (ipc=80.8) sim_rate=89841 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 21:34:39 2018
GPGPU-Sim uArch: cycles simulated: 3318500  inst.: 268060489 (ipc=80.8) sim_rate=89832 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 21:34:40 2018
GPGPU-Sim uArch: cycles simulated: 3319000  inst.: 268087352 (ipc=80.8) sim_rate=89811 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 21:34:41 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3320500  inst.: 268185842 (ipc=80.8) sim_rate=89814 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 21:34:42 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3321500  inst.: 268246443 (ipc=80.8) sim_rate=89804 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 21:34:43 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3322500  inst.: 268307711 (ipc=80.8) sim_rate=89795 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 21:34:44 2018
GPGPU-Sim uArch: cycles simulated: 3323500  inst.: 268373318 (ipc=80.8) sim_rate=89786 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 21:34:45 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3324423,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3324500  inst.: 268437199 (ipc=80.7) sim_rate=89778 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 21:34:46 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3325500  inst.: 268496209 (ipc=80.7) sim_rate=89768 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 21:34:47 2018
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 268560720 (ipc=80.7) sim_rate=89759 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 21:34:48 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(1,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 268622312 (ipc=80.7) sim_rate=89750 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 21:34:49 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3329000  inst.: 268714161 (ipc=80.7) sim_rate=89750 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 21:34:50 2018
GPGPU-Sim uArch: cycles simulated: 3330000  inst.: 268776186 (ipc=80.7) sim_rate=89741 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 21:34:51 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(5,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3331000  inst.: 268834441 (ipc=80.7) sim_rate=89731 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 21:34:52 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3332500  inst.: 268919594 (ipc=80.7) sim_rate=89729 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 21:34:53 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3333500  inst.: 268979959 (ipc=80.7) sim_rate=89719 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 21:34:54 2018
GPGPU-Sim uArch: cycles simulated: 3334500  inst.: 269040587 (ipc=80.7) sim_rate=89710 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 21:34:55 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3335500  inst.: 269108607 (ipc=80.7) sim_rate=89702 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 21:34:56 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3337000  inst.: 269187218 (ipc=80.7) sim_rate=89699 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 21:34:57 2018
GPGPU-Sim uArch: cycles simulated: 3338000  inst.: 269246013 (ipc=80.7) sim_rate=89688 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 21:34:58 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3339000  inst.: 269317519 (ipc=80.7) sim_rate=89682 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 21:34:59 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3340500  inst.: 269412733 (ipc=80.7) sim_rate=89684 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 21:35:00 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3341500  inst.: 269474264 (ipc=80.6) sim_rate=89675 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 21:35:01 2018
GPGPU-Sim uArch: cycles simulated: 3342500  inst.: 269532544 (ipc=80.6) sim_rate=89664 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 21:35:02 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3344000  inst.: 269622767 (ipc=80.6) sim_rate=89665 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 21:35:03 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3345000  inst.: 269682323 (ipc=80.6) sim_rate=89655 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 21:35:04 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(3,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3346500  inst.: 269768963 (ipc=80.6) sim_rate=89654 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 21:35:05 2018
GPGPU-Sim uArch: cycles simulated: 3347500  inst.: 269827732 (ipc=80.6) sim_rate=89643 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 21:35:06 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3348500  inst.: 269886736 (ipc=80.6) sim_rate=89633 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 21:35:07 2018
GPGPU-Sim uArch: cycles simulated: 3349500  inst.: 269935593 (ipc=80.6) sim_rate=89620 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 21:35:08 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3351000  inst.: 270029308 (ipc=80.6) sim_rate=89621 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 21:35:09 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(6,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3352000  inst.: 270097288 (ipc=80.6) sim_rate=89614 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 21:35:10 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(5,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3353000  inst.: 270157163 (ipc=80.6) sim_rate=89604 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 21:35:11 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3354500  inst.: 270246585 (ipc=80.6) sim_rate=89604 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 21:35:12 2018
GPGPU-Sim uArch: cycles simulated: 3355500  inst.: 270308207 (ipc=80.6) sim_rate=89595 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 21:35:13 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3356500  inst.: 270366157 (ipc=80.6) sim_rate=89584 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 21:35:14 2018
GPGPU-Sim uArch: cycles simulated: 3357500  inst.: 270422922 (ipc=80.5) sim_rate=89573 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 21:35:15 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3358500  inst.: 270483473 (ipc=80.5) sim_rate=89564 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 21:35:16 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(8,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3359500  inst.: 270535181 (ipc=80.5) sim_rate=89551 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 21:35:17 2018
GPGPU-Sim uArch: cycles simulated: 3361000  inst.: 270613084 (ipc=80.5) sim_rate=89547 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 21:35:18 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3362500  inst.: 270705564 (ipc=80.5) sim_rate=89548 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 21:35:19 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 270761160 (ipc=80.5) sim_rate=89537 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 21:35:20 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3364500  inst.: 270826031 (ipc=80.5) sim_rate=89529 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 21:35:21 2018
GPGPU-Sim uArch: cycles simulated: 3365500  inst.: 270890430 (ipc=80.5) sim_rate=89520 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 21:35:22 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3366500  inst.: 270954454 (ipc=80.5) sim_rate=89512 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 21:35:23 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3368000  inst.: 271038529 (ipc=80.5) sim_rate=89510 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 21:35:24 2018
GPGPU-Sim uArch: cycles simulated: 3369000  inst.: 271097190 (ipc=80.5) sim_rate=89500 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 21:35:25 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(3,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3370500  inst.: 271179904 (ipc=80.5) sim_rate=89498 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 21:35:26 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3371500  inst.: 271237812 (ipc=80.5) sim_rate=89487 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 21:35:27 2018
GPGPU-Sim uArch: cycles simulated: 3372500  inst.: 271298927 (ipc=80.4) sim_rate=89478 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 21:35:28 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3374000  inst.: 271386206 (ipc=80.4) sim_rate=89477 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 21:35:29 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3375000  inst.: 271444676 (ipc=80.4) sim_rate=89467 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 21:35:30 2018
GPGPU-Sim uArch: cycles simulated: 3376000  inst.: 271505611 (ipc=80.4) sim_rate=89458 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 21:35:31 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3377500  inst.: 271591406 (ipc=80.4) sim_rate=89456 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 21:35:32 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3378500  inst.: 271651228 (ipc=80.4) sim_rate=89447 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 21:35:33 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(1,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3380000  inst.: 271745544 (ipc=80.4) sim_rate=89448 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 21:35:34 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3381000  inst.: 271802165 (ipc=80.4) sim_rate=89438 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 21:35:35 2018
GPGPU-Sim uArch: cycles simulated: 3382000  inst.: 271862909 (ipc=80.4) sim_rate=89428 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 21:35:36 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3382193,0), 4 CTAs running
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3383500  inst.: 271953269 (ipc=80.4) sim_rate=89428 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 21:35:37 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3384500  inst.: 272014434 (ipc=80.4) sim_rate=89419 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 21:35:38 2018
GPGPU-Sim uArch: cycles simulated: 3385500  inst.: 272075155 (ipc=80.4) sim_rate=89410 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 21:35:39 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3387000  inst.: 272152801 (ipc=80.4) sim_rate=89406 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 21:35:40 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3388000  inst.: 272206028 (ipc=80.3) sim_rate=89394 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 21:35:41 2018
GPGPU-Sim uArch: cycles simulated: 3389000  inst.: 272263536 (ipc=80.3) sim_rate=89383 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 21:35:42 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3390000  inst.: 272319237 (ipc=80.3) sim_rate=89372 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 21:35:43 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3391500  inst.: 272429467 (ipc=80.3) sim_rate=89379 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 21:35:44 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3392500  inst.: 272491369 (ipc=80.3) sim_rate=89370 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 21:35:45 2018
GPGPU-Sim uArch: cycles simulated: 3393500  inst.: 272550803 (ipc=80.3) sim_rate=89360 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 21:35:46 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3395000  inst.: 272633555 (ipc=80.3) sim_rate=89358 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 21:35:47 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3396000  inst.: 272697629 (ipc=80.3) sim_rate=89350 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 21:35:48 2018
GPGPU-Sim uArch: cycles simulated: 3397000  inst.: 272758269 (ipc=80.3) sim_rate=89341 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 21:35:49 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(2,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3398500  inst.: 272849980 (ipc=80.3) sim_rate=89341 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 21:35:50 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3399500  inst.: 272911634 (ipc=80.3) sim_rate=89332 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 21:35:51 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(8,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3401000  inst.: 273003311 (ipc=80.3) sim_rate=89333 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 21:35:52 2018
GPGPU-Sim uArch: cycles simulated: 3402000  inst.: 273062517 (ipc=80.3) sim_rate=89323 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 21:35:53 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3403000  inst.: 273118499 (ipc=80.3) sim_rate=89312 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 21:35:54 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(4,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3404500  inst.: 273209823 (ipc=80.2) sim_rate=89313 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 21:35:55 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3405500  inst.: 273270365 (ipc=80.2) sim_rate=89304 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 21:35:56 2018
GPGPU-Sim uArch: cycles simulated: 3406500  inst.: 273331414 (ipc=80.2) sim_rate=89294 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 21:35:57 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3407500  inst.: 273396366 (ipc=80.2) sim_rate=89286 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 21:35:58 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3409000  inst.: 273488306 (ipc=80.2) sim_rate=89287 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 21:35:59 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3410000  inst.: 273555917 (ipc=80.2) sim_rate=89280 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 21:36:00 2018
GPGPU-Sim uArch: cycles simulated: 3411000  inst.: 273605998 (ipc=80.2) sim_rate=89267 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 21:36:01 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(4,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3412500  inst.: 273693434 (ipc=80.2) sim_rate=89267 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 21:36:02 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3413500  inst.: 273752241 (ipc=80.2) sim_rate=89257 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 21:36:03 2018
GPGPU-Sim uArch: cycles simulated: 3414500  inst.: 273812747 (ipc=80.2) sim_rate=89247 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 21:36:04 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3415500  inst.: 273870437 (ipc=80.2) sim_rate=89237 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 21:36:05 2018
GPGPU-Sim uArch: cycles simulated: 3416500  inst.: 273929448 (ipc=80.2) sim_rate=89227 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 21:36:06 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3417500  inst.: 273993787 (ipc=80.2) sim_rate=89219 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 21:36:07 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3419000  inst.: 274086022 (ipc=80.2) sim_rate=89220 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 21:36:08 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3420000  inst.: 274146776 (ipc=80.2) sim_rate=89211 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 21:36:09 2018
GPGPU-Sim uArch: cycles simulated: 3421000  inst.: 274201277 (ipc=80.2) sim_rate=89200 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 21:36:10 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3422500  inst.: 274273533 (ipc=80.1) sim_rate=89194 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 21:36:11 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3423500  inst.: 274341785 (ipc=80.1) sim_rate=89187 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 21:36:12 2018
GPGPU-Sim uArch: cycles simulated: 3424500  inst.: 274403862 (ipc=80.1) sim_rate=89179 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 21:36:13 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3425500  inst.: 274457444 (ipc=80.1) sim_rate=89167 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 21:36:14 2018
GPGPU-Sim uArch: cycles simulated: 3426500  inst.: 274510538 (ipc=80.1) sim_rate=89155 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 21:36:15 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3428000  inst.: 274604209 (ipc=80.1) sim_rate=89157 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 21:36:16 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(1,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3429000  inst.: 274665771 (ipc=80.1) sim_rate=89148 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 21:36:17 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3430500  inst.: 274748279 (ipc=80.1) sim_rate=89146 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 21:36:18 2018
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3431181,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3431500  inst.: 274810239 (ipc=80.1) sim_rate=89137 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 21:36:19 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(1,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3432500  inst.: 274871183 (ipc=80.1) sim_rate=89128 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 21:36:20 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3432559,0), 3 CTAs running
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3433500  inst.: 274933186 (ipc=80.1) sim_rate=89119 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 21:36:21 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3435000  inst.: 275017241 (ipc=80.1) sim_rate=89117 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 21:36:22 2018
GPGPU-Sim uArch: cycles simulated: 3436000  inst.: 275069721 (ipc=80.1) sim_rate=89105 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 21:36:23 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(3,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3437500  inst.: 275150166 (ipc=80.0) sim_rate=89103 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 21:36:24 2018
GPGPU-Sim uArch: cycles simulated: 3438500  inst.: 275207972 (ipc=80.0) sim_rate=89092 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 21:36:25 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3439500  inst.: 275266866 (ipc=80.0) sim_rate=89083 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 21:36:26 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3440500  inst.: 275330298 (ipc=80.0) sim_rate=89074 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 21:36:27 2018
GPGPU-Sim uArch: cycles simulated: 3441500  inst.: 275392625 (ipc=80.0) sim_rate=89066 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 21:36:28 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3442500  inst.: 275449404 (ipc=80.0) sim_rate=89055 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 21:36:29 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3443500  inst.: 275510512 (ipc=80.0) sim_rate=89046 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 21:36:30 2018
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(5,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3445000  inst.: 275601468 (ipc=80.0) sim_rate=89047 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 21:36:31 2018
GPGPU-Sim uArch: cycles simulated: 3446000  inst.: 275658531 (ipc=80.0) sim_rate=89036 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 21:36:32 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(5,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3447000  inst.: 275713361 (ipc=80.0) sim_rate=89025 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 21:36:33 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3448500  inst.: 275799702 (ipc=80.0) sim_rate=89025 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 21:36:34 2018
GPGPU-Sim uArch: cycles simulated: 3449500  inst.: 275861943 (ipc=80.0) sim_rate=89016 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 21:36:35 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3450500  inst.: 275915177 (ipc=80.0) sim_rate=89004 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 21:36:36 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(4,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3452000  inst.: 276000679 (ipc=80.0) sim_rate=89003 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 21:36:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3452069,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 276060283 (ipc=79.9) sim_rate=88994 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 21:36:38 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3454000  inst.: 276117547 (ipc=79.9) sim_rate=88984 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 21:36:39 2018
GPGPU-Sim uArch: cycles simulated: 3455000  inst.: 276176536 (ipc=79.9) sim_rate=88974 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 21:36:40 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3456000  inst.: 276242256 (ipc=79.9) sim_rate=88966 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 21:36:41 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3457000  inst.: 276302463 (ipc=79.9) sim_rate=88957 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 21:36:42 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3457444,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3458000  inst.: 276354620 (ipc=79.9) sim_rate=88945 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 21:36:43 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3459500  inst.: 276428384 (ipc=79.9) sim_rate=88940 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 21:36:44 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3460500  inst.: 276484820 (ipc=79.9) sim_rate=88930 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 21:36:45 2018
GPGPU-Sim uArch: cycles simulated: 3461500  inst.: 276541577 (ipc=79.9) sim_rate=88920 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 21:36:46 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(4,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3463000  inst.: 276626380 (ipc=79.9) sim_rate=88918 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 21:36:47 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3463938,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3464000  inst.: 276680918 (ipc=79.9) sim_rate=88907 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 21:36:48 2018
GPGPU-Sim uArch: cycles simulated: 3465500  inst.: 276757829 (ipc=79.9) sim_rate=88903 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 21:36:49 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(2,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3466500  inst.: 276814396 (ipc=79.9) sim_rate=88893 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 21:36:50 2018
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(2,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3468000  inst.: 276898183 (ipc=79.8) sim_rate=88891 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 21:36:51 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3468926,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3469000  inst.: 276959396 (ipc=79.8) sim_rate=88882 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 21:36:52 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(6,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3470000  inst.: 277020291 (ipc=79.8) sim_rate=88874 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 21:36:53 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3471000  inst.: 277080422 (ipc=79.8) sim_rate=88864 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 21:36:54 2018
GPGPU-Sim uArch: cycles simulated: 3472500  inst.: 277150423 (ipc=79.8) sim_rate=88858 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 21:36:55 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3473500  inst.: 277202050 (ipc=79.8) sim_rate=88846 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 21:36:56 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3474994,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3475000  inst.: 277284954 (ipc=79.8) sim_rate=88844 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 21:36:57 2018
GPGPU-Sim uArch: cycles simulated: 3476000  inst.: 277341477 (ipc=79.8) sim_rate=88834 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 21:36:58 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3477000  inst.: 277395602 (ipc=79.8) sim_rate=88823 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 21:36:59 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3478500  inst.: 277468212 (ipc=79.8) sim_rate=88818 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 21:37:00 2018
GPGPU-Sim uArch: cycles simulated: 3479500  inst.: 277520240 (ipc=79.8) sim_rate=88806 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 21:37:01 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3481000  inst.: 277600819 (ipc=79.7) sim_rate=88803 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 21:37:02 2018
GPGPU-Sim uArch: cycles simulated: 3482000  inst.: 277653927 (ipc=79.7) sim_rate=88792 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 21:37:03 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(0,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3483500  inst.: 277718213 (ipc=79.7) sim_rate=88784 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 21:37:04 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3484500  inst.: 277773363 (ipc=79.7) sim_rate=88773 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 21:37:05 2018
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3485008,0), 3 CTAs running
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3486000  inst.: 277855684 (ipc=79.7) sim_rate=88771 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 21:37:06 2018
GPGPU-Sim uArch: cycles simulated: 3487000  inst.: 277907402 (ipc=79.7) sim_rate=88759 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 21:37:07 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(2,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3488500  inst.: 277974537 (ipc=79.7) sim_rate=88753 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 21:37:08 2018
GPGPU-Sim uArch: cycles simulated: 3489500  inst.: 278032406 (ipc=79.7) sim_rate=88743 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 21:37:09 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3491000  inst.: 278114380 (ipc=79.7) sim_rate=88741 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 21:37:10 2018
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3492000  inst.: 278167795 (ipc=79.7) sim_rate=88729 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 21:37:11 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3493500  inst.: 278245864 (ipc=79.6) sim_rate=88726 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 21:37:12 2018
GPGPU-Sim uArch: cycles simulated: 3495000  inst.: 278318871 (ipc=79.6) sim_rate=88721 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 21:37:13 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3496000  inst.: 278372693 (ipc=79.6) sim_rate=88710 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 21:37:14 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(5,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3497500  inst.: 278453060 (ipc=79.6) sim_rate=88707 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 21:37:15 2018
GPGPU-Sim uArch: cycles simulated: 3498500  inst.: 278511593 (ipc=79.6) sim_rate=88697 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 21:37:16 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3500000  inst.: 278585947 (ipc=79.6) sim_rate=88693 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 21:37:17 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3501000  inst.: 278631472 (ipc=79.6) sim_rate=88679 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 21:37:18 2018
GPGPU-Sim uArch: cycles simulated: 3502500  inst.: 278701202 (ipc=79.6) sim_rate=88673 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 21:37:19 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3504000  inst.: 278776661 (ipc=79.6) sim_rate=88669 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 21:37:20 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3505000  inst.: 278833540 (ipc=79.6) sim_rate=88659 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 21:37:21 2018
GPGPU-Sim uArch: cycles simulated: 3506000  inst.: 278887648 (ipc=79.5) sim_rate=88648 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 21:37:22 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3507500  inst.: 278967673 (ipc=79.5) sim_rate=88645 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 21:37:23 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3508500  inst.: 279024819 (ipc=79.5) sim_rate=88635 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 21:37:24 2018
GPGPU-Sim uArch: cycles simulated: 3509500  inst.: 279077689 (ipc=79.5) sim_rate=88624 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 21:37:25 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(4,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3510500  inst.: 279124217 (ipc=79.5) sim_rate=88610 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 21:37:26 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3510508,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3512000  inst.: 279205819 (ipc=79.5) sim_rate=88608 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 21:37:27 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3513500  inst.: 279285875 (ipc=79.5) sim_rate=88605 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 21:37:28 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3514500  inst.: 279341649 (ipc=79.5) sim_rate=88595 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 21:37:29 2018
GPGPU-Sim uArch: cycles simulated: 3516000  inst.: 279413040 (ipc=79.5) sim_rate=88590 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 21:37:30 2018
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3517500  inst.: 279498776 (ipc=79.5) sim_rate=88589 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 21:37:31 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3518500  inst.: 279548049 (ipc=79.5) sim_rate=88576 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 21:37:32 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3520000  inst.: 279619790 (ipc=79.4) sim_rate=88571 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 21:37:33 2018
GPGPU-Sim uArch: cycles simulated: 3521000  inst.: 279674256 (ipc=79.4) sim_rate=88560 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 21:37:34 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3522500  inst.: 279755999 (ipc=79.4) sim_rate=88558 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 21:37:35 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3523500  inst.: 279806100 (ipc=79.4) sim_rate=88546 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 21:37:36 2018
GPGPU-Sim uArch: cycles simulated: 3525000  inst.: 279874495 (ipc=79.4) sim_rate=88539 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 21:37:37 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3526000  inst.: 279923717 (ipc=79.4) sim_rate=88527 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 21:37:38 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3527317,0), 3 CTAs running
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3527500  inst.: 280007037 (ipc=79.4) sim_rate=88525 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 21:37:39 2018
GPGPU-Sim uArch: cycles simulated: 3528500  inst.: 280058749 (ipc=79.4) sim_rate=88514 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 21:37:40 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3530000  inst.: 280128467 (ipc=79.4) sim_rate=88508 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 21:37:41 2018
GPGPU-Sim uArch: cycles simulated: 3531000  inst.: 280178666 (ipc=79.3) sim_rate=88496 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 21:37:42 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3532500  inst.: 280248913 (ipc=79.3) sim_rate=88490 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 21:37:43 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(1,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3533500  inst.: 280303246 (ipc=79.3) sim_rate=88479 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 21:37:44 2018
GPGPU-Sim uArch: cycles simulated: 3535000  inst.: 280386122 (ipc=79.3) sim_rate=88477 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 21:37:45 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3535097,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3536000  inst.: 280437032 (ipc=79.3) sim_rate=88465 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 21:37:46 2018
GPGPU-Sim uArch: cycles simulated: 3537000  inst.: 280485865 (ipc=79.3) sim_rate=88453 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 21:37:47 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3538500  inst.: 280563379 (ipc=79.3) sim_rate=88449 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 21:37:48 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(2,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3539500  inst.: 280612589 (ipc=79.3) sim_rate=88437 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 21:37:49 2018
GPGPU-Sim uArch: cycles simulated: 3541000  inst.: 280684477 (ipc=79.3) sim_rate=88432 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 21:37:50 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3542500  inst.: 280760094 (ipc=79.3) sim_rate=88428 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 21:37:51 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3543500  inst.: 280806658 (ipc=79.2) sim_rate=88415 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 21:37:52 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3545000  inst.: 280884888 (ipc=79.2) sim_rate=88411 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 21:37:53 2018
GPGPU-Sim uArch: cycles simulated: 3546000  inst.: 280940127 (ipc=79.2) sim_rate=88401 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 21:37:54 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3546360,0), 3 CTAs running
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3547000  inst.: 280993945 (ipc=79.2) sim_rate=88390 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 21:37:55 2018
GPGPU-Sim uArch: cycles simulated: 3548500  inst.: 281063297 (ipc=79.2) sim_rate=88384 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 21:37:56 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(2,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3550000  inst.: 281137210 (ipc=79.2) sim_rate=88380 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 21:37:57 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3551000  inst.: 281188990 (ipc=79.2) sim_rate=88368 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 21:37:58 2018
GPGPU-Sim uArch: cycles simulated: 3552500  inst.: 281264956 (ipc=79.2) sim_rate=88364 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 21:37:59 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3553500  inst.: 281311006 (ipc=79.2) sim_rate=88351 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 21:38:00 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3555000  inst.: 281388059 (ipc=79.2) sim_rate=88347 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 21:38:01 2018
GPGPU-Sim uArch: cycles simulated: 3556000  inst.: 281438391 (ipc=79.1) sim_rate=88335 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 21:38:02 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3557034,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3557500  inst.: 281521105 (ipc=79.1) sim_rate=88334 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 21:38:03 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3558500  inst.: 281574641 (ipc=79.1) sim_rate=88323 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 21:38:04 2018
GPGPU-Sim uArch: cycles simulated: 3560000  inst.: 281646985 (ipc=79.1) sim_rate=88318 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 21:38:05 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3561000  inst.: 281694604 (ipc=79.1) sim_rate=88305 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 21:38:06 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3562500  inst.: 281764952 (ipc=79.1) sim_rate=88299 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 21:38:07 2018
GPGPU-Sim uArch: cycles simulated: 3563500  inst.: 281815833 (ipc=79.1) sim_rate=88288 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 21:38:08 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3565000  inst.: 281887633 (ipc=79.1) sim_rate=88283 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 21:38:09 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3566500  inst.: 281962741 (ipc=79.1) sim_rate=88278 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 21:38:10 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3566752,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3566823,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3567500  inst.: 282004579 (ipc=79.0) sim_rate=88264 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 21:38:11 2018
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3569000  inst.: 282077331 (ipc=79.0) sim_rate=88259 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 21:38:12 2018
GPGPU-Sim uArch: cycles simulated: 3570000  inst.: 282129124 (ipc=79.0) sim_rate=88248 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 21:38:13 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3571500  inst.: 282203110 (ipc=79.0) sim_rate=88243 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 21:38:14 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3573000  inst.: 282280033 (ipc=79.0) sim_rate=88240 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 21:38:15 2018
GPGPU-Sim uArch: cycles simulated: 3574000  inst.: 282326464 (ipc=79.0) sim_rate=88227 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 21:38:16 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(0,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3575500  inst.: 282398933 (ipc=79.0) sim_rate=88222 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 21:38:17 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(2,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3577000  inst.: 282464336 (ipc=79.0) sim_rate=88214 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 21:38:18 2018
GPGPU-Sim uArch: cycles simulated: 3578000  inst.: 282514931 (ipc=79.0) sim_rate=88203 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 21:38:19 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3579500  inst.: 282589203 (ipc=78.9) sim_rate=88198 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 21:38:20 2018
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3580500  inst.: 282643579 (ipc=78.9) sim_rate=88188 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 21:38:21 2018
GPGPU-Sim uArch: cycles simulated: 3581500  inst.: 282692811 (ipc=78.9) sim_rate=88176 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 21:38:22 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(6,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3583000  inst.: 282766520 (ipc=78.9) sim_rate=88171 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 21:38:23 2018
GPGPU-Sim uArch: cycles simulated: 3584000  inst.: 282811305 (ipc=78.9) sim_rate=88158 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 21:38:24 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(8,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3585500  inst.: 282880557 (ipc=78.9) sim_rate=88152 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 21:38:25 2018
GPGPU-Sim uArch: cycles simulated: 3586500  inst.: 282929505 (ipc=78.9) sim_rate=88140 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 21:38:26 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3588000  inst.: 283007752 (ipc=78.9) sim_rate=88136 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 21:38:27 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(1,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3589000  inst.: 283060522 (ipc=78.9) sim_rate=88125 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 21:38:28 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3590500  inst.: 283131255 (ipc=78.9) sim_rate=88120 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 21:38:29 2018
GPGPU-Sim uArch: cycles simulated: 3591500  inst.: 283175641 (ipc=78.8) sim_rate=88106 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 21:38:30 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3593000  inst.: 283242712 (ipc=78.8) sim_rate=88100 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 21:38:31 2018
GPGPU-Sim uArch: cycles simulated: 3594500  inst.: 283314086 (ipc=78.8) sim_rate=88095 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 21:38:32 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3596000  inst.: 283388090 (ipc=78.8) sim_rate=88090 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 21:38:33 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3597000  inst.: 283428778 (ipc=78.8) sim_rate=88076 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 21:38:34 2018
GPGPU-Sim uArch: cycles simulated: 3598500  inst.: 283493584 (ipc=78.8) sim_rate=88068 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 21:38:35 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3600000  inst.: 283563133 (ipc=78.8) sim_rate=88063 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 21:38:36 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3601500  inst.: 283627617 (ipc=78.8) sim_rate=88055 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 21:38:37 2018
GPGPU-Sim uArch: cycles simulated: 3602500  inst.: 283671276 (ipc=78.7) sim_rate=88041 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 21:38:38 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3604000  inst.: 283740204 (ipc=78.7) sim_rate=88036 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 21:38:39 2018
GPGPU-Sim uArch: cycles simulated: 3605500  inst.: 283809010 (ipc=78.7) sim_rate=88030 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 21:38:40 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3607000  inst.: 283877773 (ipc=78.7) sim_rate=88024 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 21:38:41 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3608000  inst.: 283922547 (ipc=78.7) sim_rate=88010 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 21:38:42 2018
GPGPU-Sim uArch: cycles simulated: 3609500  inst.: 283991231 (ipc=78.7) sim_rate=88004 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 21:38:43 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(5,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3611000  inst.: 284061422 (ipc=78.7) sim_rate=87999 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 21:38:44 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3612500  inst.: 284130902 (ipc=78.7) sim_rate=87993 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 21:38:45 2018
GPGPU-Sim uArch: cycles simulated: 3614000  inst.: 284202853 (ipc=78.6) sim_rate=87988 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 21:38:46 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3615000  inst.: 284251589 (ipc=78.6) sim_rate=87976 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 21:38:47 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3616192,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3616500  inst.: 284316855 (ipc=78.6) sim_rate=87969 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 21:38:48 2018
GPGPU-Sim uArch: cycles simulated: 3618000  inst.: 284388828 (ipc=78.6) sim_rate=87964 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 21:38:49 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3619500  inst.: 284458632 (ipc=78.6) sim_rate=87958 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 21:38:50 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3621000  inst.: 284528617 (ipc=78.6) sim_rate=87953 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 21:38:51 2018
GPGPU-Sim uArch: cycles simulated: 3622000  inst.: 284577920 (ipc=78.6) sim_rate=87941 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 21:38:52 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3623500  inst.: 284648542 (ipc=78.6) sim_rate=87935 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 21:38:53 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3625000  inst.: 284716770 (ipc=78.5) sim_rate=87929 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 21:38:54 2018
GPGPU-Sim uArch: cycles simulated: 3626500  inst.: 284789102 (ipc=78.5) sim_rate=87925 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 21:38:55 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(5,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3627500  inst.: 284832790 (ipc=78.5) sim_rate=87911 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 21:38:56 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3629000  inst.: 284907419 (ipc=78.5) sim_rate=87907 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 21:38:57 2018
GPGPU-Sim uArch: cycles simulated: 3630500  inst.: 284979772 (ipc=78.5) sim_rate=87902 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 21:38:58 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3632000  inst.: 285042567 (ipc=78.5) sim_rate=87894 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 21:38:59 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(2,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3633500  inst.: 285105373 (ipc=78.5) sim_rate=87886 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 21:39:00 2018
GPGPU-Sim uArch: cycles simulated: 3635000  inst.: 285170439 (ipc=78.5) sim_rate=87879 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 21:39:01 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(4,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3636500  inst.: 285241051 (ipc=78.4) sim_rate=87874 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 21:39:02 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(3,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3638000  inst.: 285306704 (ipc=78.4) sim_rate=87867 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 21:39:03 2018
GPGPU-Sim uArch: cycles simulated: 3639000  inst.: 285353432 (ipc=78.4) sim_rate=87855 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 21:39:04 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3640500  inst.: 285420142 (ipc=78.4) sim_rate=87848 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 21:39:05 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3642000  inst.: 285487116 (ipc=78.4) sim_rate=87842 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 21:39:06 2018
GPGPU-Sim uArch: cycles simulated: 3643500  inst.: 285556628 (ipc=78.4) sim_rate=87836 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 21:39:07 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3644500  inst.: 285604903 (ipc=78.4) sim_rate=87824 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 21:39:08 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3646000  inst.: 285671774 (ipc=78.4) sim_rate=87817 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 21:39:09 2018
GPGPU-Sim uArch: cycles simulated: 3647500  inst.: 285741502 (ipc=78.3) sim_rate=87812 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 21:39:10 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(3,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3649000  inst.: 285810827 (ipc=78.3) sim_rate=87806 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 21:39:11 2018
GPGPU-Sim uArch: cycles simulated: 3650000  inst.: 285857441 (ipc=78.3) sim_rate=87794 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 21:39:12 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3651000  inst.: 285902747 (ipc=78.3) sim_rate=87781 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 21:39:13 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(6,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3652500  inst.: 285969445 (ipc=78.3) sim_rate=87774 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 21:39:14 2018
GPGPU-Sim uArch: cycles simulated: 3654000  inst.: 286041257 (ipc=78.3) sim_rate=87769 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 21:39:15 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3655500  inst.: 286115996 (ipc=78.3) sim_rate=87765 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 21:39:16 2018
GPGPU-Sim uArch: cycles simulated: 3656500  inst.: 286158430 (ipc=78.3) sim_rate=87751 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 21:39:17 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3658000  inst.: 286227073 (ipc=78.2) sim_rate=87745 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 21:39:18 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3659500  inst.: 286292633 (ipc=78.2) sim_rate=87739 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 21:39:19 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(6,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3661000  inst.: 286365797 (ipc=78.2) sim_rate=87734 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 21:39:20 2018
GPGPU-Sim uArch: cycles simulated: 3662500  inst.: 286438615 (ipc=78.2) sim_rate=87730 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 21:39:21 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3664000  inst.: 286504141 (ipc=78.2) sim_rate=87723 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 21:39:22 2018
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3665500  inst.: 286567252 (ipc=78.2) sim_rate=87715 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 21:39:23 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3666491,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3666500  inst.: 286616981 (ipc=78.2) sim_rate=87704 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 21:39:24 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3668000  inst.: 286682842 (ipc=78.2) sim_rate=87697 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 21:39:25 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3669500  inst.: 286748608 (ipc=78.1) sim_rate=87690 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 21:39:26 2018
GPGPU-Sim uArch: cycles simulated: 3670500  inst.: 286800265 (ipc=78.1) sim_rate=87679 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 21:39:27 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(5,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3672000  inst.: 286875417 (ipc=78.1) sim_rate=87675 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 21:39:28 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3673500  inst.: 286945799 (ipc=78.1) sim_rate=87670 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 21:39:29 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3674282,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3674500  inst.: 286990851 (ipc=78.1) sim_rate=87657 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 21:39:30 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3676000  inst.: 287065820 (ipc=78.1) sim_rate=87653 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 21:39:31 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3677500  inst.: 287140978 (ipc=78.1) sim_rate=87649 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 21:39:32 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3677573,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3678500  inst.: 287179612 (ipc=78.1) sim_rate=87634 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 21:39:33 2018
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3678818,0), 2 CTAs running
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3680000  inst.: 287246044 (ipc=78.1) sim_rate=87628 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 21:39:34 2018
GPGPU-Sim uArch: cycles simulated: 3681500  inst.: 287316884 (ipc=78.0) sim_rate=87623 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 21:39:35 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(6,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3682500  inst.: 287372280 (ipc=78.0) sim_rate=87613 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 21:39:36 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3684000  inst.: 287434182 (ipc=78.0) sim_rate=87605 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 21:39:37 2018
GPGPU-Sim uArch: cycles simulated: 3685500  inst.: 287502310 (ipc=78.0) sim_rate=87599 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 21:39:38 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(5,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3687000  inst.: 287571249 (ipc=78.0) sim_rate=87594 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 21:39:39 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3688500  inst.: 287636557 (ipc=78.0) sim_rate=87587 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 21:39:40 2018
GPGPU-Sim uArch: cycles simulated: 3689500  inst.: 287688565 (ipc=78.0) sim_rate=87576 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 21:39:41 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3691000  inst.: 287758111 (ipc=78.0) sim_rate=87570 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 21:39:42 2018
GPGPU-Sim uArch: cycles simulated: 3692500  inst.: 287821569 (ipc=77.9) sim_rate=87563 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 21:39:43 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3694000  inst.: 287896772 (ipc=77.9) sim_rate=87559 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 21:39:44 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3695500  inst.: 287970752 (ipc=77.9) sim_rate=87555 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 21:39:45 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3696183,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3696500  inst.: 288015569 (ipc=77.9) sim_rate=87542 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 21:39:46 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3698000  inst.: 288084395 (ipc=77.9) sim_rate=87537 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 21:39:47 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3699500  inst.: 288154027 (ipc=77.9) sim_rate=87531 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 21:39:48 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(3,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3701000  inst.: 288223606 (ipc=77.9) sim_rate=87526 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 21:39:49 2018
GPGPU-Sim uArch: cycles simulated: 3702000  inst.: 288271745 (ipc=77.9) sim_rate=87514 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 21:39:50 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3703500  inst.: 288353802 (ipc=77.9) sim_rate=87512 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 21:39:51 2018
GPGPU-Sim uArch: cycles simulated: 3704500  inst.: 288397119 (ipc=77.9) sim_rate=87499 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 21:39:52 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3706000  inst.: 288483286 (ipc=77.8) sim_rate=87498 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 21:39:53 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3707500  inst.: 288551104 (ipc=77.8) sim_rate=87492 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 21:39:54 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3708282,0), 3 CTAs running
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3709000  inst.: 288618235 (ipc=77.8) sim_rate=87486 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 21:39:55 2018
GPGPU-Sim uArch: cycles simulated: 3710000  inst.: 288665566 (ipc=77.8) sim_rate=87474 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 21:39:56 2018
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3711000  inst.: 288713282 (ipc=77.8) sim_rate=87462 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 21:39:57 2018
GPGPU-Sim uArch: cycles simulated: 3712500  inst.: 288781695 (ipc=77.8) sim_rate=87456 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 21:39:58 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3714000  inst.: 288856036 (ipc=77.8) sim_rate=87452 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 21:39:59 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(3,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3715500  inst.: 288922520 (ipc=77.8) sim_rate=87446 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 21:40:00 2018
GPGPU-Sim uArch: cycles simulated: 3717000  inst.: 288991762 (ipc=77.7) sim_rate=87440 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 21:40:01 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3718000  inst.: 289041523 (ipc=77.7) sim_rate=87429 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 21:40:02 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3719500  inst.: 289105388 (ipc=77.7) sim_rate=87422 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 21:40:03 2018
GPGPU-Sim uArch: cycles simulated: 3721000  inst.: 289160843 (ipc=77.7) sim_rate=87412 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 21:40:04 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3722500  inst.: 289231207 (ipc=77.7) sim_rate=87407 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 21:40:05 2018
GPGPU-Sim uArch: cycles simulated: 3723500  inst.: 289276178 (ipc=77.7) sim_rate=87394 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 21:40:06 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3724169,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3725000  inst.: 289340919 (ipc=77.7) sim_rate=87387 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 21:40:07 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(3,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3726500  inst.: 289408310 (ipc=77.7) sim_rate=87381 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 21:40:08 2018
GPGPU-Sim uArch: cycles simulated: 3728000  inst.: 289480598 (ipc=77.7) sim_rate=87377 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 21:40:09 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(3,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3729000  inst.: 289530615 (ipc=77.6) sim_rate=87365 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 21:40:10 2018
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3730500  inst.: 289593483 (ipc=77.6) sim_rate=87358 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 21:40:11 2018
GPGPU-Sim uArch: cycles simulated: 3732000  inst.: 289658295 (ipc=77.6) sim_rate=87351 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 21:40:12 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3733500  inst.: 289726896 (ipc=77.6) sim_rate=87346 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 21:40:13 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(8,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3735000  inst.: 289801168 (ipc=77.6) sim_rate=87342 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 21:40:14 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3735805,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3736000  inst.: 289845760 (ipc=77.6) sim_rate=87329 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 21:40:15 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(6,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3737500  inst.: 289914844 (ipc=77.6) sim_rate=87323 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 21:40:16 2018
GPGPU-Sim uArch: cycles simulated: 3738500  inst.: 289958389 (ipc=77.6) sim_rate=87310 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 21:40:17 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3740000  inst.: 290023288 (ipc=77.5) sim_rate=87303 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 21:40:18 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3741500  inst.: 290091289 (ipc=77.5) sim_rate=87298 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 21:40:19 2018
GPGPU-Sim uArch: cycles simulated: 3742500  inst.: 290129601 (ipc=77.5) sim_rate=87283 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 21:40:20 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3744000  inst.: 290208209 (ipc=77.5) sim_rate=87280 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 21:40:21 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(6,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3745500  inst.: 290271272 (ipc=77.5) sim_rate=87273 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 21:40:22 2018
GPGPU-Sim uArch: cycles simulated: 3747000  inst.: 290338079 (ipc=77.5) sim_rate=87267 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 21:40:23 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3748000  inst.: 290385396 (ipc=77.5) sim_rate=87255 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 21:40:24 2018
GPGPU-Sim uArch: cycles simulated: 3749500  inst.: 290455193 (ipc=77.5) sim_rate=87249 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 21:40:25 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3751000  inst.: 290527336 (ipc=77.5) sim_rate=87245 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 21:40:26 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3751116,0), 2 CTAs running
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3752000  inst.: 290567174 (ipc=77.4) sim_rate=87231 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 21:40:27 2018
GPGPU-Sim uArch: cycles simulated: 3754000  inst.: 290643178 (ipc=77.4) sim_rate=87227 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 21:40:28 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3755000  inst.: 290690473 (ipc=77.4) sim_rate=87215 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 21:40:29 2018
GPGPU-Sim uArch: cycles simulated: 3756500  inst.: 290750487 (ipc=77.4) sim_rate=87207 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 21:40:30 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3758000  inst.: 290816472 (ipc=77.4) sim_rate=87201 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 21:40:31 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3759460,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3759500  inst.: 290884391 (ipc=77.4) sim_rate=87195 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 21:40:32 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(3,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3761000  inst.: 290953758 (ipc=77.4) sim_rate=87190 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 21:40:33 2018
GPGPU-Sim uArch: cycles simulated: 3762500  inst.: 291012777 (ipc=77.3) sim_rate=87181 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 21:40:34 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3763500  inst.: 291055409 (ipc=77.3) sim_rate=87168 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 21:40:35 2018
GPGPU-Sim uArch: cycles simulated: 3765000  inst.: 291114336 (ipc=77.3) sim_rate=87159 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 21:40:36 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(7,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3766500  inst.: 291176089 (ipc=77.3) sim_rate=87152 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 21:40:37 2018
GPGPU-Sim uArch: cycles simulated: 3768000  inst.: 291237007 (ipc=77.3) sim_rate=87144 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 21:40:38 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3768160,0), 2 CTAs running
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3769000  inst.: 291275702 (ipc=77.3) sim_rate=87130 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 21:40:39 2018
GPGPU-Sim uArch: cycles simulated: 3770500  inst.: 291338798 (ipc=77.3) sim_rate=87122 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 21:40:40 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3772000  inst.: 291403920 (ipc=77.3) sim_rate=87116 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 21:40:41 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3773000  inst.: 291455214 (ipc=77.2) sim_rate=87105 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 21:40:42 2018
GPGPU-Sim uArch: cycles simulated: 3774500  inst.: 291512022 (ipc=77.2) sim_rate=87096 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 21:40:43 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(6,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3776500  inst.: 291582184 (ipc=77.2) sim_rate=87091 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 21:40:44 2018
GPGPU-Sim uArch: cycles simulated: 3777500  inst.: 291628516 (ipc=77.2) sim_rate=87079 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 21:40:45 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3779000  inst.: 291691710 (ipc=77.2) sim_rate=87072 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 21:40:46 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3780500  inst.: 291753715 (ipc=77.2) sim_rate=87064 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 21:40:47 2018
GPGPU-Sim uArch: cycles simulated: 3781500  inst.: 291797107 (ipc=77.2) sim_rate=87051 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 21:40:48 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3783000  inst.: 291860312 (ipc=77.2) sim_rate=87044 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 21:40:49 2018
GPGPU-Sim uArch: cycles simulated: 3784500  inst.: 291923961 (ipc=77.1) sim_rate=87037 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 21:40:50 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3786000  inst.: 291987879 (ipc=77.1) sim_rate=87030 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 21:40:51 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3787500  inst.: 292046444 (ipc=77.1) sim_rate=87022 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 21:40:52 2018
GPGPU-Sim uArch: cycles simulated: 3789000  inst.: 292108397 (ipc=77.1) sim_rate=87014 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 21:40:53 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(5,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3790500  inst.: 292166642 (ipc=77.1) sim_rate=87006 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 21:40:54 2018
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3792000  inst.: 292228607 (ipc=77.1) sim_rate=86998 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 21:40:55 2018
GPGPU-Sim uArch: cycles simulated: 3793000  inst.: 292270549 (ipc=77.1) sim_rate=86985 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 21:40:56 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3794500  inst.: 292336334 (ipc=77.0) sim_rate=86978 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 21:40:57 2018
GPGPU-Sim uArch: cycles simulated: 3796000  inst.: 292413437 (ipc=77.0) sim_rate=86976 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 21:40:58 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3797500  inst.: 292475522 (ipc=77.0) sim_rate=86968 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 21:40:59 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3799000  inst.: 292534059 (ipc=77.0) sim_rate=86960 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 21:41:00 2018
GPGPU-Sim uArch: cycles simulated: 3800500  inst.: 292593246 (ipc=77.0) sim_rate=86951 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 21:41:01 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3802000  inst.: 292654326 (ipc=77.0) sim_rate=86944 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 21:41:02 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3803500  inst.: 292714321 (ipc=77.0) sim_rate=86936 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 21:41:03 2018
GPGPU-Sim uArch: cycles simulated: 3805000  inst.: 292776400 (ipc=76.9) sim_rate=86928 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 21:41:04 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3806500  inst.: 292833051 (ipc=76.9) sim_rate=86919 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 21:41:05 2018
GPGPU-Sim uArch: cycles simulated: 3808000  inst.: 292895544 (ipc=76.9) sim_rate=86912 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 21:41:06 2018
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(6,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3809500  inst.: 292961666 (ipc=76.9) sim_rate=86906 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 21:41:07 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3811000  inst.: 293016878 (ipc=76.9) sim_rate=86897 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 21:41:08 2018
GPGPU-Sim uArch: cycles simulated: 3812000  inst.: 293058041 (ipc=76.9) sim_rate=86883 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 21:41:09 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3813500  inst.: 293117325 (ipc=76.9) sim_rate=86875 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 21:41:10 2018
GPGPU-Sim uArch: cycles simulated: 3815500  inst.: 293199884 (ipc=76.8) sim_rate=86874 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 21:41:11 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3817000  inst.: 293267764 (ipc=76.8) sim_rate=86868 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 21:41:12 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3818000  inst.: 293313178 (ipc=76.8) sim_rate=86856 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 21:41:13 2018
GPGPU-Sim uArch: cycles simulated: 3819500  inst.: 293375706 (ipc=76.8) sim_rate=86848 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 21:41:14 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3821000  inst.: 293430873 (ipc=76.8) sim_rate=86839 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 21:41:15 2018
GPGPU-Sim uArch: cycles simulated: 3822500  inst.: 293486883 (ipc=76.8) sim_rate=86830 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 21:41:16 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(6,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3824000  inst.: 293546163 (ipc=76.8) sim_rate=86822 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 21:41:17 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3825500  inst.: 293606200 (ipc=76.7) sim_rate=86814 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 21:41:18 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3826079,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 293663013 (ipc=76.7) sim_rate=86805 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 21:41:19 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3828500  inst.: 293721095 (ipc=76.7) sim_rate=86797 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 21:41:20 2018
GPGPU-Sim uArch: cycles simulated: 3830000  inst.: 293783146 (ipc=76.7) sim_rate=86789 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 21:41:21 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3832000  inst.: 293864120 (ipc=76.7) sim_rate=86787 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 21:41:22 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3833500  inst.: 293914250 (ipc=76.7) sim_rate=86777 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 21:41:23 2018
GPGPU-Sim uArch: cycles simulated: 3835000  inst.: 293972999 (ipc=76.7) sim_rate=86768 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 21:41:24 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3836500  inst.: 294026585 (ipc=76.6) sim_rate=86759 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 21:41:25 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3838000  inst.: 294089076 (ipc=76.6) sim_rate=86751 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 21:41:26 2018
GPGPU-Sim uArch: cycles simulated: 3840000  inst.: 294167592 (ipc=76.6) sim_rate=86749 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 21:41:27 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3841000  inst.: 294207758 (ipc=76.6) sim_rate=86735 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 21:41:28 2018
GPGPU-Sim uArch: cycles simulated: 3843000  inst.: 294270185 (ipc=76.6) sim_rate=86728 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 21:41:29 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3844500  inst.: 294323705 (ipc=76.6) sim_rate=86718 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 21:41:30 2018
GPGPU-Sim uArch: cycles simulated: 3845500  inst.: 294361229 (ipc=76.5) sim_rate=86704 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 21:41:31 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3847000  inst.: 294415619 (ipc=76.5) sim_rate=86694 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 21:41:32 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3848500  inst.: 294476936 (ipc=76.5) sim_rate=86687 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 21:41:33 2018
GPGPU-Sim uArch: cycles simulated: 3850500  inst.: 294554012 (ipc=76.5) sim_rate=86684 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 21:41:34 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(2,2,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3851543,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3852000  inst.: 294605894 (ipc=76.5) sim_rate=86674 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 21:41:35 2018
GPGPU-Sim uArch: cycles simulated: 3853500  inst.: 294663599 (ipc=76.5) sim_rate=86665 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 21:41:36 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(0,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3855000  inst.: 294722556 (ipc=76.5) sim_rate=86657 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 21:41:37 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3856500  inst.: 294776468 (ipc=76.4) sim_rate=86647 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 21:41:38 2018
GPGPU-Sim uArch: cycles simulated: 3858000  inst.: 294830731 (ipc=76.4) sim_rate=86638 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 21:41:39 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3859500  inst.: 294886629 (ipc=76.4) sim_rate=86629 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 21:41:40 2018
GPGPU-Sim uArch: cycles simulated: 3861000  inst.: 294948187 (ipc=76.4) sim_rate=86622 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 21:41:41 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3863000  inst.: 295032580 (ipc=76.4) sim_rate=86621 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 21:41:42 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(6,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3864500  inst.: 295084934 (ipc=76.4) sim_rate=86611 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 21:41:43 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(8,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3866500  inst.: 295161311 (ipc=76.3) sim_rate=86608 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 21:41:44 2018
GPGPU-Sim uArch: cycles simulated: 3868000  inst.: 295218626 (ipc=76.3) sim_rate=86599 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 21:41:45 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3869000  inst.: 295258217 (ipc=76.3) sim_rate=86585 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 21:41:46 2018
GPGPU-Sim uArch: cycles simulated: 3870500  inst.: 295319833 (ipc=76.3) sim_rate=86578 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 21:41:47 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3872000  inst.: 295375223 (ipc=76.3) sim_rate=86569 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 21:41:48 2018
GPGPU-Sim uArch: cycles simulated: 3873500  inst.: 295429683 (ipc=76.3) sim_rate=86560 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 21:41:49 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(3,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3875000  inst.: 295488825 (ipc=76.3) sim_rate=86552 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 21:41:50 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3877000  inst.: 295559216 (ipc=76.2) sim_rate=86547 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 21:41:51 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3877353,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3878500  inst.: 295608516 (ipc=76.2) sim_rate=86536 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 21:41:52 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(5,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3880000  inst.: 295668960 (ipc=76.2) sim_rate=86528 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 21:41:53 2018
GPGPU-Sim uArch: cycles simulated: 3881000  inst.: 295708627 (ipc=76.2) sim_rate=86515 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 21:41:54 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3882500  inst.: 295759080 (ipc=76.2) sim_rate=86504 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 21:41:55 2018
GPGPU-Sim uArch: cycles simulated: 3884000  inst.: 295814960 (ipc=76.2) sim_rate=86495 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 21:41:56 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3885500  inst.: 295877357 (ipc=76.1) sim_rate=86488 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 21:41:57 2018
GPGPU-Sim uArch: cycles simulated: 3887000  inst.: 295935518 (ipc=76.1) sim_rate=86480 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 21:41:58 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3888180,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3888500  inst.: 295979270 (ipc=76.1) sim_rate=86467 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 21:41:59 2018
GPGPU-Sim uArch: cycles simulated: 3890000  inst.: 296035396 (ipc=76.1) sim_rate=86458 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 21:42:00 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3891500  inst.: 296087239 (ipc=76.1) sim_rate=86448 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 21:42:01 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3893000  inst.: 296139848 (ipc=76.1) sim_rate=86438 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 21:42:02 2018
GPGPU-Sim uArch: cycles simulated: 3894500  inst.: 296195841 (ipc=76.1) sim_rate=86430 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 21:42:03 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3896000  inst.: 296249188 (ipc=76.0) sim_rate=86420 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 21:42:04 2018
GPGPU-Sim uArch: cycles simulated: 3897500  inst.: 296301312 (ipc=76.0) sim_rate=86410 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 21:42:05 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3899500  inst.: 296369264 (ipc=76.0) sim_rate=86405 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 21:42:06 2018
GPGPU-Sim uArch: cycles simulated: 3901000  inst.: 296422386 (ipc=76.0) sim_rate=86395 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 21:42:07 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(5,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3902500  inst.: 296476005 (ipc=76.0) sim_rate=86385 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 21:42:08 2018
GPGPU-Sim uArch: cycles simulated: 3904000  inst.: 296521425 (ipc=76.0) sim_rate=86373 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 21:42:09 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3905000  inst.: 296551492 (ipc=75.9) sim_rate=86357 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 21:42:10 2018
GPGPU-Sim uArch: cycles simulated: 3906500  inst.: 296610769 (ipc=75.9) sim_rate=86349 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 21:42:11 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3908000  inst.: 296665156 (ipc=75.9) sim_rate=86340 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 21:42:12 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3910000  inst.: 296740994 (ipc=75.9) sim_rate=86337 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 21:42:13 2018
GPGPU-Sim uArch: cycles simulated: 3911500  inst.: 296789677 (ipc=75.9) sim_rate=86326 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 21:42:14 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3913000  inst.: 296844016 (ipc=75.9) sim_rate=86316 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 21:42:15 2018
GPGPU-Sim uArch: cycles simulated: 3914500  inst.: 296897548 (ipc=75.8) sim_rate=86307 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 21:42:16 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3916000  inst.: 296949893 (ipc=75.8) sim_rate=86297 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 21:42:17 2018
GPGPU-Sim uArch: cycles simulated: 3917500  inst.: 297003185 (ipc=75.8) sim_rate=86287 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 21:42:18 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3919000  inst.: 297057857 (ipc=75.8) sim_rate=86278 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 21:42:19 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3920500  inst.: 297112451 (ipc=75.8) sim_rate=86269 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 21:42:20 2018
GPGPU-Sim uArch: cycles simulated: 3922500  inst.: 297181461 (ipc=75.8) sim_rate=86264 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 21:42:21 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3924000  inst.: 297235876 (ipc=75.7) sim_rate=86255 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 21:42:22 2018
GPGPU-Sim uArch: cycles simulated: 3925500  inst.: 297292516 (ipc=75.7) sim_rate=86246 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 21:42:23 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(7,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3927000  inst.: 297345789 (ipc=75.7) sim_rate=86237 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 21:42:24 2018
GPGPU-Sim uArch: cycles simulated: 3928500  inst.: 297403402 (ipc=75.7) sim_rate=86228 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 21:42:25 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3928908,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3930000  inst.: 297461340 (ipc=75.7) sim_rate=86220 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 21:42:26 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3931500  inst.: 297509873 (ipc=75.7) sim_rate=86209 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 21:42:27 2018
GPGPU-Sim uArch: cycles simulated: 3933000  inst.: 297562480 (ipc=75.7) sim_rate=86200 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 21:42:28 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3934500  inst.: 297615545 (ipc=75.6) sim_rate=86190 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 21:42:29 2018
GPGPU-Sim uArch: cycles simulated: 3936000  inst.: 297665698 (ipc=75.6) sim_rate=86179 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 21:42:30 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3938000  inst.: 297738274 (ipc=75.6) sim_rate=86176 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 21:42:31 2018
GPGPU-Sim uArch: cycles simulated: 3939500  inst.: 297787058 (ipc=75.6) sim_rate=86165 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 21:42:32 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3941000  inst.: 297838665 (ipc=75.6) sim_rate=86155 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 21:42:33 2018
GPGPU-Sim uArch: cycles simulated: 3942500  inst.: 297888899 (ipc=75.6) sim_rate=86144 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 21:42:34 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3943500  inst.: 297925782 (ipc=75.5) sim_rate=86130 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 21:42:35 2018
GPGPU-Sim uArch: cycles simulated: 3945000  inst.: 297980508 (ipc=75.5) sim_rate=86121 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 21:42:36 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3946217,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3946500  inst.: 298034931 (ipc=75.5) sim_rate=86112 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 21:42:37 2018
GPGPU-Sim uArch: cycles simulated: 3948000  inst.: 298080158 (ipc=75.5) sim_rate=86100 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 21:42:38 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(6,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3949500  inst.: 298139141 (ipc=75.5) sim_rate=86092 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 21:42:39 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(8,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3951000  inst.: 298187898 (ipc=75.5) sim_rate=86081 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 21:42:40 2018
GPGPU-Sim uArch: cycles simulated: 3952500  inst.: 298239519 (ipc=75.5) sim_rate=86072 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 21:42:41 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3954500  inst.: 298304946 (ipc=75.4) sim_rate=86066 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 21:42:42 2018
GPGPU-Sim uArch: cycles simulated: 3956000  inst.: 298355040 (ipc=75.4) sim_rate=86055 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 21:42:43 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3957500  inst.: 298411779 (ipc=75.4) sim_rate=86047 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 21:42:44 2018
GPGPU-Sim uArch: cycles simulated: 3959000  inst.: 298459082 (ipc=75.4) sim_rate=86036 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 21:42:45 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3960500  inst.: 298512776 (ipc=75.4) sim_rate=86026 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 21:42:46 2018
GPGPU-Sim uArch: cycles simulated: 3961500  inst.: 298547715 (ipc=75.4) sim_rate=86012 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 21:42:47 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(6,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3963000  inst.: 298600012 (ipc=75.3) sim_rate=86002 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 21:42:48 2018
GPGPU-Sim uArch: cycles simulated: 3964500  inst.: 298652084 (ipc=75.3) sim_rate=85992 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 21:42:49 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3965500  inst.: 298686972 (ipc=75.3) sim_rate=85977 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 21:42:50 2018
GPGPU-Sim uArch: cycles simulated: 3967000  inst.: 298742729 (ipc=75.3) sim_rate=85969 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 21:42:51 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3968500  inst.: 298801908 (ipc=75.3) sim_rate=85961 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 21:42:52 2018
GPGPU-Sim uArch: cycles simulated: 3970000  inst.: 298846875 (ipc=75.3) sim_rate=85949 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 21:42:53 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3971500  inst.: 298900142 (ipc=75.3) sim_rate=85940 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 21:42:54 2018
GPGPU-Sim uArch: cycles simulated: 3973000  inst.: 298954245 (ipc=75.2) sim_rate=85931 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 21:42:55 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(1,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3974500  inst.: 299007081 (ipc=75.2) sim_rate=85921 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 21:42:56 2018
GPGPU-Sim uArch: cycles simulated: 3976000  inst.: 299055535 (ipc=75.2) sim_rate=85910 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 21:42:57 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3977500  inst.: 299115527 (ipc=75.2) sim_rate=85903 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 21:42:58 2018
GPGPU-Sim uArch: cycles simulated: 3978500  inst.: 299148341 (ipc=75.2) sim_rate=85888 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 21:42:59 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3980500  inst.: 299221507 (ipc=75.2) sim_rate=85884 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 21:43:00 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3982000  inst.: 299274090 (ipc=75.2) sim_rate=85874 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 21:43:01 2018
GPGPU-Sim uArch: cycles simulated: 3984000  inst.: 299348560 (ipc=75.1) sim_rate=85871 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 21:43:02 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3985500  inst.: 299399724 (ipc=75.1) sim_rate=85861 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 21:43:03 2018
GPGPU-Sim uArch: cycles simulated: 3987000  inst.: 299448063 (ipc=75.1) sim_rate=85850 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 21:43:04 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3988500  inst.: 299505227 (ipc=75.1) sim_rate=85842 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 21:43:05 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(4,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3990500  inst.: 299580369 (ipc=75.1) sim_rate=85839 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 21:43:06 2018
GPGPU-Sim uArch: cycles simulated: 3991500  inst.: 299620186 (ipc=75.1) sim_rate=85826 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 21:43:07 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3993000  inst.: 299676277 (ipc=75.1) sim_rate=85817 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 21:43:08 2018
GPGPU-Sim uArch: cycles simulated: 3994500  inst.: 299736558 (ipc=75.0) sim_rate=85810 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 21:43:09 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3996000  inst.: 299793389 (ipc=75.0) sim_rate=85802 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 21:43:10 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3997500  inst.: 299849744 (ipc=75.0) sim_rate=85793 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 21:43:11 2018
GPGPU-Sim uArch: cycles simulated: 3999000  inst.: 299902686 (ipc=75.0) sim_rate=85784 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 21:43:12 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4000500  inst.: 299961082 (ipc=75.0) sim_rate=85776 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 21:43:13 2018
GPGPU-Sim uArch: cycles simulated: 4002500  inst.: 300040447 (ipc=75.0) sim_rate=85774 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 21:43:14 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4004000  inst.: 300098062 (ipc=74.9) sim_rate=85766 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 21:43:15 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(8,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4005500  inst.: 300151560 (ipc=74.9) sim_rate=85757 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 21:43:16 2018
GPGPU-Sim uArch: cycles simulated: 4007000  inst.: 300206187 (ipc=74.9) sim_rate=85748 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 21:43:17 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4008500  inst.: 300261132 (ipc=74.9) sim_rate=85739 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 21:43:18 2018
GPGPU-Sim uArch: cycles simulated: 4010000  inst.: 300318925 (ipc=74.9) sim_rate=85731 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 21:43:19 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4012000  inst.: 300394223 (ipc=74.9) sim_rate=85728 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 21:43:20 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4013500  inst.: 300451306 (ipc=74.9) sim_rate=85720 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 21:43:21 2018
GPGPU-Sim uArch: cycles simulated: 4015000  inst.: 300507774 (ipc=74.8) sim_rate=85712 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 21:43:22 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4016500  inst.: 300557667 (ipc=74.8) sim_rate=85702 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 21:43:23 2018
GPGPU-Sim uArch: cycles simulated: 4018000  inst.: 300615381 (ipc=74.8) sim_rate=85694 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 21:43:24 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4020000  inst.: 300689632 (ipc=74.8) sim_rate=85690 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 21:43:25 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4021500  inst.: 300739678 (ipc=74.8) sim_rate=85680 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 21:43:26 2018
GPGPU-Sim uArch: cycles simulated: 4023000  inst.: 300792570 (ipc=74.8) sim_rate=85671 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 21:43:27 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 300851055 (ipc=74.8) sim_rate=85663 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 21:43:28 2018
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 300901879 (ipc=74.7) sim_rate=85653 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 21:43:29 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4028000  inst.: 300969075 (ipc=74.7) sim_rate=85648 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 21:43:30 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4029500  inst.: 301037119 (ipc=74.7) sim_rate=85643 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 21:43:31 2018
GPGPU-Sim uArch: cycles simulated: 4031000  inst.: 301083632 (ipc=74.7) sim_rate=85632 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 21:43:32 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4032500  inst.: 301138550 (ipc=74.7) sim_rate=85623 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 21:43:33 2018
GPGPU-Sim uArch: cycles simulated: 4034000  inst.: 301198740 (ipc=74.7) sim_rate=85616 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 21:43:34 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4035500  inst.: 301255024 (ipc=74.7) sim_rate=85608 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 21:43:35 2018
GPGPU-Sim uArch: cycles simulated: 4037000  inst.: 301310916 (ipc=74.6) sim_rate=85599 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 21:43:36 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4039000  inst.: 301380378 (ipc=74.6) sim_rate=85595 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 21:43:37 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(6,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4040500  inst.: 301432755 (ipc=74.6) sim_rate=85585 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 21:43:38 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4042500  inst.: 301508657 (ipc=74.6) sim_rate=85582 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 21:43:39 2018
GPGPU-Sim uArch: cycles simulated: 4044000  inst.: 301558907 (ipc=74.6) sim_rate=85572 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 21:43:40 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(5,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4046000  inst.: 301633533 (ipc=74.6) sim_rate=85569 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 21:43:41 2018
GPGPU-Sim uArch: cycles simulated: 4047000  inst.: 301668456 (ipc=74.5) sim_rate=85555 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 21:43:42 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4049000  inst.: 301732802 (ipc=74.5) sim_rate=85549 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 21:43:43 2018
GPGPU-Sim uArch: cycles simulated: 4050500  inst.: 301786382 (ipc=74.5) sim_rate=85540 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 21:43:44 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4052000  inst.: 301845451 (ipc=74.5) sim_rate=85532 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 21:43:45 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(6,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4054000  inst.: 301913065 (ipc=74.5) sim_rate=85527 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 21:43:46 2018
GPGPU-Sim uArch: cycles simulated: 4055500  inst.: 301967864 (ipc=74.5) sim_rate=85519 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 21:43:47 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4057000  inst.: 302024642 (ipc=74.4) sim_rate=85510 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 21:43:48 2018
GPGPU-Sim uArch: cycles simulated: 4058500  inst.: 302080348 (ipc=74.4) sim_rate=85502 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 21:43:49 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4060500  inst.: 302148914 (ipc=74.4) sim_rate=85497 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 21:43:50 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4062000  inst.: 302207196 (ipc=74.4) sim_rate=85490 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 21:43:51 2018
GPGPU-Sim uArch: cycles simulated: 4063500  inst.: 302262489 (ipc=74.4) sim_rate=85481 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 21:43:52 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4065500  inst.: 302336913 (ipc=74.4) sim_rate=85478 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 21:43:53 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4067000  inst.: 302393648 (ipc=74.4) sim_rate=85470 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 21:43:54 2018
GPGPU-Sim uArch: cycles simulated: 4068500  inst.: 302449710 (ipc=74.3) sim_rate=85461 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 21:43:55 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4070000  inst.: 302503031 (ipc=74.3) sim_rate=85452 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 21:43:56 2018
GPGPU-Sim uArch: cycles simulated: 4071500  inst.: 302556795 (ipc=74.3) sim_rate=85443 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 21:43:57 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4073000  inst.: 302611711 (ipc=74.3) sim_rate=85435 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 21:43:58 2018
GPGPU-Sim uArch: cycles simulated: 4074000  inst.: 302649985 (ipc=74.3) sim_rate=85421 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 21:43:59 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4075500  inst.: 302709965 (ipc=74.3) sim_rate=85414 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 21:44:00 2018
GPGPU-Sim uArch: cycles simulated: 4077000  inst.: 302763119 (ipc=74.3) sim_rate=85405 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 21:44:01 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4078500  inst.: 302814296 (ipc=74.2) sim_rate=85396 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 21:44:02 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4079789,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4080000  inst.: 302870035 (ipc=74.2) sim_rate=85387 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 21:44:03 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(6,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4081500  inst.: 302927680 (ipc=74.2) sim_rate=85379 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 21:44:04 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4083000  inst.: 302981106 (ipc=74.2) sim_rate=85370 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 21:44:05 2018
GPGPU-Sim uArch: cycles simulated: 4084500  inst.: 303035877 (ipc=74.2) sim_rate=85362 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 21:44:06 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4086500  inst.: 303107713 (ipc=74.2) sim_rate=85358 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 21:44:07 2018
GPGPU-Sim uArch: cycles simulated: 4088000  inst.: 303162804 (ipc=74.2) sim_rate=85349 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 21:44:08 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(2,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4089500  inst.: 303218816 (ipc=74.1) sim_rate=85341 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 21:44:09 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4091500  inst.: 303283819 (ipc=74.1) sim_rate=85335 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 21:44:10 2018
GPGPU-Sim uArch: cycles simulated: 4093000  inst.: 303337644 (ipc=74.1) sim_rate=85327 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 21:44:11 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4094500  inst.: 303385741 (ipc=74.1) sim_rate=85316 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 21:44:12 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4095566,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4096000  inst.: 303442321 (ipc=74.1) sim_rate=85308 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 21:44:13 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4097500  inst.: 303488475 (ipc=74.1) sim_rate=85297 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 21:44:14 2018
GPGPU-Sim uArch: cycles simulated: 4099500  inst.: 303559270 (ipc=74.0) sim_rate=85293 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 21:44:15 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4100209,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4101000  inst.: 303607416 (ipc=74.0) sim_rate=85282 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 21:44:16 2018
GPGPU-Sim uArch: cycles simulated: 4102000  inst.: 303648214 (ipc=74.0) sim_rate=85270 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 21:44:17 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4104000  inst.: 303714836 (ipc=74.0) sim_rate=85265 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 21:44:18 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4105500  inst.: 303761997 (ipc=74.0) sim_rate=85254 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 21:44:19 2018
GPGPU-Sim uArch: cycles simulated: 4107500  inst.: 303830371 (ipc=74.0) sim_rate=85249 (inst/sec) elapsed = 0:0:59:24 / Thu Apr 12 21:44:20 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4109000  inst.: 303875583 (ipc=74.0) sim_rate=85238 (inst/sec) elapsed = 0:0:59:25 / Thu Apr 12 21:44:21 2018
GPGPU-Sim uArch: cycles simulated: 4110500  inst.: 303919721 (ipc=73.9) sim_rate=85227 (inst/sec) elapsed = 0:0:59:26 / Thu Apr 12 21:44:22 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(6,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4112500  inst.: 303979871 (ipc=73.9) sim_rate=85220 (inst/sec) elapsed = 0:0:59:27 / Thu Apr 12 21:44:23 2018
GPGPU-Sim uArch: cycles simulated: 4114000  inst.: 304030313 (ipc=73.9) sim_rate=85210 (inst/sec) elapsed = 0:0:59:28 / Thu Apr 12 21:44:24 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4116000  inst.: 304088970 (ipc=73.9) sim_rate=85202 (inst/sec) elapsed = 0:0:59:29 / Thu Apr 12 21:44:25 2018
GPGPU-Sim uArch: cycles simulated: 4117500  inst.: 304141272 (ipc=73.9) sim_rate=85193 (inst/sec) elapsed = 0:0:59:30 / Thu Apr 12 21:44:26 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4119500  inst.: 304204143 (ipc=73.8) sim_rate=85187 (inst/sec) elapsed = 0:0:59:31 / Thu Apr 12 21:44:27 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4121000  inst.: 304253252 (ipc=73.8) sim_rate=85177 (inst/sec) elapsed = 0:0:59:32 / Thu Apr 12 21:44:28 2018
GPGPU-Sim uArch: cycles simulated: 4122500  inst.: 304299340 (ipc=73.8) sim_rate=85166 (inst/sec) elapsed = 0:0:59:33 / Thu Apr 12 21:44:29 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4124500  inst.: 304369149 (ipc=73.8) sim_rate=85162 (inst/sec) elapsed = 0:0:59:34 / Thu Apr 12 21:44:30 2018
GPGPU-Sim uArch: cycles simulated: 4126000  inst.: 304413972 (ipc=73.8) sim_rate=85150 (inst/sec) elapsed = 0:0:59:35 / Thu Apr 12 21:44:31 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(8,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4127500  inst.: 304466095 (ipc=73.8) sim_rate=85141 (inst/sec) elapsed = 0:0:59:36 / Thu Apr 12 21:44:32 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4129300,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4129500  inst.: 304529188 (ipc=73.7) sim_rate=85135 (inst/sec) elapsed = 0:0:59:37 / Thu Apr 12 21:44:33 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4131000  inst.: 304576004 (ipc=73.7) sim_rate=85124 (inst/sec) elapsed = 0:0:59:38 / Thu Apr 12 21:44:34 2018
GPGPU-Sim uArch: cycles simulated: 4133000  inst.: 304632736 (ipc=73.7) sim_rate=85116 (inst/sec) elapsed = 0:0:59:39 / Thu Apr 12 21:44:35 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4134500  inst.: 304686047 (ipc=73.7) sim_rate=85107 (inst/sec) elapsed = 0:0:59:40 / Thu Apr 12 21:44:36 2018
GPGPU-Sim uArch: cycles simulated: 4136000  inst.: 304728555 (ipc=73.7) sim_rate=85095 (inst/sec) elapsed = 0:0:59:41 / Thu Apr 12 21:44:37 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(6,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4138000  inst.: 304788783 (ipc=73.7) sim_rate=85088 (inst/sec) elapsed = 0:0:59:42 / Thu Apr 12 21:44:38 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4139500  inst.: 304832324 (ipc=73.6) sim_rate=85077 (inst/sec) elapsed = 0:0:59:43 / Thu Apr 12 21:44:39 2018
GPGPU-Sim uArch: cycles simulated: 4141500  inst.: 304895493 (ipc=73.6) sim_rate=85071 (inst/sec) elapsed = 0:0:59:44 / Thu Apr 12 21:44:40 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4143000  inst.: 304939813 (ipc=73.6) sim_rate=85059 (inst/sec) elapsed = 0:0:59:45 / Thu Apr 12 21:44:41 2018
GPGPU-Sim uArch: cycles simulated: 4145000  inst.: 305002220 (ipc=73.6) sim_rate=85053 (inst/sec) elapsed = 0:0:59:46 / Thu Apr 12 21:44:42 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(6,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4146500  inst.: 305048560 (ipc=73.6) sim_rate=85042 (inst/sec) elapsed = 0:0:59:47 / Thu Apr 12 21:44:43 2018
GPGPU-Sim uArch: cycles simulated: 4148500  inst.: 305113679 (ipc=73.5) sim_rate=85037 (inst/sec) elapsed = 0:0:59:48 / Thu Apr 12 21:44:44 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4150000  inst.: 305153947 (ipc=73.5) sim_rate=85024 (inst/sec) elapsed = 0:0:59:49 / Thu Apr 12 21:44:45 2018
GPGPU-Sim uArch: cycles simulated: 4151500  inst.: 305200291 (ipc=73.5) sim_rate=85014 (inst/sec) elapsed = 0:0:59:50 / Thu Apr 12 21:44:46 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4153500  inst.: 305262221 (ipc=73.5) sim_rate=85007 (inst/sec) elapsed = 0:0:59:51 / Thu Apr 12 21:44:47 2018
GPGPU-Sim uArch: cycles simulated: 4155000  inst.: 305309852 (ipc=73.5) sim_rate=84997 (inst/sec) elapsed = 0:0:59:52 / Thu Apr 12 21:44:48 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4156500  inst.: 305354060 (ipc=73.5) sim_rate=84985 (inst/sec) elapsed = 0:0:59:53 / Thu Apr 12 21:44:49 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4158500  inst.: 305418623 (ipc=73.4) sim_rate=84980 (inst/sec) elapsed = 0:0:59:54 / Thu Apr 12 21:44:50 2018
GPGPU-Sim uArch: cycles simulated: 4160000  inst.: 305459743 (ipc=73.4) sim_rate=84967 (inst/sec) elapsed = 0:0:59:55 / Thu Apr 12 21:44:51 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(6,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4162000  inst.: 305523957 (ipc=73.4) sim_rate=84962 (inst/sec) elapsed = 0:0:59:56 / Thu Apr 12 21:44:52 2018
GPGPU-Sim uArch: cycles simulated: 4163500  inst.: 305571256 (ipc=73.4) sim_rate=84951 (inst/sec) elapsed = 0:0:59:57 / Thu Apr 12 21:44:53 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4165500  inst.: 305629286 (ipc=73.4) sim_rate=84944 (inst/sec) elapsed = 0:0:59:58 / Thu Apr 12 21:44:54 2018
GPGPU-Sim uArch: cycles simulated: 4167500  inst.: 305695179 (ipc=73.4) sim_rate=84938 (inst/sec) elapsed = 0:0:59:59 / Thu Apr 12 21:44:55 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(8,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4169000  inst.: 305746992 (ipc=73.3) sim_rate=84929 (inst/sec) elapsed = 0:1:00:00 / Thu Apr 12 21:44:56 2018
GPGPU-Sim uArch: cycles simulated: 4170500  inst.: 305793013 (ipc=73.3) sim_rate=84918 (inst/sec) elapsed = 0:1:00:01 / Thu Apr 12 21:44:57 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4172500  inst.: 305856584 (ipc=73.3) sim_rate=84912 (inst/sec) elapsed = 0:1:00:02 / Thu Apr 12 21:44:58 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4174000  inst.: 305909706 (ipc=73.3) sim_rate=84904 (inst/sec) elapsed = 0:1:00:03 / Thu Apr 12 21:44:59 2018
GPGPU-Sim uArch: cycles simulated: 4175500  inst.: 305953344 (ipc=73.3) sim_rate=84892 (inst/sec) elapsed = 0:1:00:04 / Thu Apr 12 21:45:00 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4177000  inst.: 306001847 (ipc=73.3) sim_rate=84882 (inst/sec) elapsed = 0:1:00:05 / Thu Apr 12 21:45:01 2018
GPGPU-Sim uArch: cycles simulated: 4179000  inst.: 306062047 (ipc=73.2) sim_rate=84875 (inst/sec) elapsed = 0:1:00:06 / Thu Apr 12 21:45:02 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4180500  inst.: 306114635 (ipc=73.2) sim_rate=84866 (inst/sec) elapsed = 0:1:00:07 / Thu Apr 12 21:45:03 2018
GPGPU-Sim uArch: cycles simulated: 4182500  inst.: 306179541 (ipc=73.2) sim_rate=84861 (inst/sec) elapsed = 0:1:00:08 / Thu Apr 12 21:45:04 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(3,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4184000  inst.: 306229182 (ipc=73.2) sim_rate=84851 (inst/sec) elapsed = 0:1:00:09 / Thu Apr 12 21:45:05 2018
GPGPU-Sim uArch: cycles simulated: 4185500  inst.: 306277024 (ipc=73.2) sim_rate=84841 (inst/sec) elapsed = 0:1:00:10 / Thu Apr 12 21:45:06 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4187500  inst.: 306343905 (ipc=73.2) sim_rate=84836 (inst/sec) elapsed = 0:1:00:11 / Thu Apr 12 21:45:07 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4189000  inst.: 306389799 (ipc=73.1) sim_rate=84825 (inst/sec) elapsed = 0:1:00:12 / Thu Apr 12 21:45:08 2018
GPGPU-Sim uArch: cycles simulated: 4191000  inst.: 306453034 (ipc=73.1) sim_rate=84819 (inst/sec) elapsed = 0:1:00:13 / Thu Apr 12 21:45:09 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4191743,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4192500  inst.: 306505431 (ipc=73.1) sim_rate=84810 (inst/sec) elapsed = 0:1:00:14 / Thu Apr 12 21:45:10 2018
GPGPU-Sim uArch: cycles simulated: 4194000  inst.: 306550928 (ipc=73.1) sim_rate=84799 (inst/sec) elapsed = 0:1:00:15 / Thu Apr 12 21:45:11 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(8,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4196000  inst.: 306611985 (ipc=73.1) sim_rate=84793 (inst/sec) elapsed = 0:1:00:16 / Thu Apr 12 21:45:12 2018
GPGPU-Sim uArch: cycles simulated: 4197500  inst.: 306664974 (ipc=73.1) sim_rate=84784 (inst/sec) elapsed = 0:1:00:17 / Thu Apr 12 21:45:13 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4199500  inst.: 306722850 (ipc=73.0) sim_rate=84776 (inst/sec) elapsed = 0:1:00:18 / Thu Apr 12 21:45:14 2018
GPGPU-Sim uArch: cycles simulated: 4201000  inst.: 306768364 (ipc=73.0) sim_rate=84766 (inst/sec) elapsed = 0:1:00:19 / Thu Apr 12 21:45:15 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4202500  inst.: 306817600 (ipc=73.0) sim_rate=84756 (inst/sec) elapsed = 0:1:00:20 / Thu Apr 12 21:45:16 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4204500  inst.: 306875884 (ipc=73.0) sim_rate=84748 (inst/sec) elapsed = 0:1:00:21 / Thu Apr 12 21:45:17 2018
GPGPU-Sim uArch: cycles simulated: 4206000  inst.: 306923629 (ipc=73.0) sim_rate=84738 (inst/sec) elapsed = 0:1:00:22 / Thu Apr 12 21:45:18 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(5,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4208000  inst.: 306984913 (ipc=73.0) sim_rate=84732 (inst/sec) elapsed = 0:1:00:23 / Thu Apr 12 21:45:19 2018
GPGPU-Sim uArch: cycles simulated: 4210000  inst.: 307044091 (ipc=72.9) sim_rate=84725 (inst/sec) elapsed = 0:1:00:24 / Thu Apr 12 21:45:20 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(8,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4212000  inst.: 307108995 (ipc=72.9) sim_rate=84719 (inst/sec) elapsed = 0:1:00:25 / Thu Apr 12 21:45:21 2018
GPGPU-Sim uArch: cycles simulated: 4213500  inst.: 307155033 (ipc=72.9) sim_rate=84709 (inst/sec) elapsed = 0:1:00:26 / Thu Apr 12 21:45:22 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4215500  inst.: 307220514 (ipc=72.9) sim_rate=84703 (inst/sec) elapsed = 0:1:00:27 / Thu Apr 12 21:45:23 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(4,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4217000  inst.: 307270197 (ipc=72.9) sim_rate=84694 (inst/sec) elapsed = 0:1:00:28 / Thu Apr 12 21:45:24 2018
GPGPU-Sim uArch: cycles simulated: 4219000  inst.: 307328047 (ipc=72.8) sim_rate=84686 (inst/sec) elapsed = 0:1:00:29 / Thu Apr 12 21:45:25 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4221000  inst.: 307398066 (ipc=72.8) sim_rate=84682 (inst/sec) elapsed = 0:1:00:30 / Thu Apr 12 21:45:26 2018
GPGPU-Sim uArch: cycles simulated: 4223000  inst.: 307457636 (ipc=72.8) sim_rate=84675 (inst/sec) elapsed = 0:1:00:31 / Thu Apr 12 21:45:27 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4224500  inst.: 307501180 (ipc=72.8) sim_rate=84664 (inst/sec) elapsed = 0:1:00:32 / Thu Apr 12 21:45:28 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(3,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4226500  inst.: 307569704 (ipc=72.8) sim_rate=84659 (inst/sec) elapsed = 0:1:00:33 / Thu Apr 12 21:45:29 2018
GPGPU-Sim uArch: cycles simulated: 4228000  inst.: 307613344 (ipc=72.8) sim_rate=84648 (inst/sec) elapsed = 0:1:00:34 / Thu Apr 12 21:45:30 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4230000  inst.: 307674347 (ipc=72.7) sim_rate=84642 (inst/sec) elapsed = 0:1:00:35 / Thu Apr 12 21:45:31 2018
GPGPU-Sim uArch: cycles simulated: 4231500  inst.: 307721828 (ipc=72.7) sim_rate=84631 (inst/sec) elapsed = 0:1:00:36 / Thu Apr 12 21:45:32 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4233000  inst.: 307773420 (ipc=72.7) sim_rate=84622 (inst/sec) elapsed = 0:1:00:37 / Thu Apr 12 21:45:33 2018
GPGPU-Sim uArch: cycles simulated: 4235000  inst.: 307834324 (ipc=72.7) sim_rate=84616 (inst/sec) elapsed = 0:1:00:38 / Thu Apr 12 21:45:34 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(8,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4237000  inst.: 307891037 (ipc=72.7) sim_rate=84608 (inst/sec) elapsed = 0:1:00:39 / Thu Apr 12 21:45:35 2018
GPGPU-Sim uArch: cycles simulated: 4238500  inst.: 307941483 (ipc=72.7) sim_rate=84599 (inst/sec) elapsed = 0:1:00:40 / Thu Apr 12 21:45:36 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(5,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4240500  inst.: 307993958 (ipc=72.6) sim_rate=84590 (inst/sec) elapsed = 0:1:00:41 / Thu Apr 12 21:45:37 2018
GPGPU-Sim uArch: cycles simulated: 4242000  inst.: 308040512 (ipc=72.6) sim_rate=84580 (inst/sec) elapsed = 0:1:00:42 / Thu Apr 12 21:45:38 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4244000  inst.: 308099436 (ipc=72.6) sim_rate=84572 (inst/sec) elapsed = 0:1:00:43 / Thu Apr 12 21:45:39 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4246000  inst.: 308155947 (ipc=72.6) sim_rate=84565 (inst/sec) elapsed = 0:1:00:44 / Thu Apr 12 21:45:40 2018
GPGPU-Sim uArch: cycles simulated: 4247500  inst.: 308204793 (ipc=72.6) sim_rate=84555 (inst/sec) elapsed = 0:1:00:45 / Thu Apr 12 21:45:41 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4249000  inst.: 308250021 (ipc=72.5) sim_rate=84544 (inst/sec) elapsed = 0:1:00:46 / Thu Apr 12 21:45:42 2018
GPGPU-Sim uArch: cycles simulated: 4251000  inst.: 308302738 (ipc=72.5) sim_rate=84535 (inst/sec) elapsed = 0:1:00:47 / Thu Apr 12 21:45:43 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4252500  inst.: 308349563 (ipc=72.5) sim_rate=84525 (inst/sec) elapsed = 0:1:00:48 / Thu Apr 12 21:45:44 2018
GPGPU-Sim uArch: cycles simulated: 4254000  inst.: 308393143 (ipc=72.5) sim_rate=84514 (inst/sec) elapsed = 0:1:00:49 / Thu Apr 12 21:45:45 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4255500  inst.: 308438263 (ipc=72.5) sim_rate=84503 (inst/sec) elapsed = 0:1:00:50 / Thu Apr 12 21:45:46 2018
GPGPU-Sim uArch: cycles simulated: 4257500  inst.: 308491501 (ipc=72.5) sim_rate=84495 (inst/sec) elapsed = 0:1:00:51 / Thu Apr 12 21:45:47 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4259500  inst.: 308549733 (ipc=72.4) sim_rate=84487 (inst/sec) elapsed = 0:1:00:52 / Thu Apr 12 21:45:48 2018
GPGPU-Sim uArch: cycles simulated: 4261500  inst.: 308600472 (ipc=72.4) sim_rate=84478 (inst/sec) elapsed = 0:1:00:53 / Thu Apr 12 21:45:49 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4263000  inst.: 308648487 (ipc=72.4) sim_rate=84468 (inst/sec) elapsed = 0:1:00:54 / Thu Apr 12 21:45:50 2018
GPGPU-Sim uArch: cycles simulated: 4265000  inst.: 308702846 (ipc=72.4) sim_rate=84460 (inst/sec) elapsed = 0:1:00:55 / Thu Apr 12 21:45:51 2018
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4266500  inst.: 308741362 (ipc=72.4) sim_rate=84447 (inst/sec) elapsed = 0:1:00:56 / Thu Apr 12 21:45:52 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4267369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4268500  inst.: 308795264 (ipc=72.3) sim_rate=84439 (inst/sec) elapsed = 0:1:00:57 / Thu Apr 12 21:45:53 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(5,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4270500  inst.: 308849879 (ipc=72.3) sim_rate=84431 (inst/sec) elapsed = 0:1:00:58 / Thu Apr 12 21:45:54 2018
GPGPU-Sim uArch: cycles simulated: 4272500  inst.: 308895771 (ipc=72.3) sim_rate=84420 (inst/sec) elapsed = 0:1:00:59 / Thu Apr 12 21:45:55 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4274500  inst.: 308953059 (ipc=72.3) sim_rate=84413 (inst/sec) elapsed = 0:1:01:00 / Thu Apr 12 21:45:56 2018
GPGPU-Sim uArch: cycles simulated: 4276500  inst.: 309010423 (ipc=72.3) sim_rate=84406 (inst/sec) elapsed = 0:1:01:01 / Thu Apr 12 21:45:57 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4278000  inst.: 309051666 (ipc=72.2) sim_rate=84394 (inst/sec) elapsed = 0:1:01:02 / Thu Apr 12 21:45:58 2018
GPGPU-Sim uArch: cycles simulated: 4280000  inst.: 309102473 (ipc=72.2) sim_rate=84385 (inst/sec) elapsed = 0:1:01:03 / Thu Apr 12 21:45:59 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4282000  inst.: 309155418 (ipc=72.2) sim_rate=84376 (inst/sec) elapsed = 0:1:01:04 / Thu Apr 12 21:46:00 2018
GPGPU-Sim uArch: cycles simulated: 4284000  inst.: 309208924 (ipc=72.2) sim_rate=84368 (inst/sec) elapsed = 0:1:01:05 / Thu Apr 12 21:46:01 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4286000  inst.: 309256961 (ipc=72.2) sim_rate=84358 (inst/sec) elapsed = 0:1:01:06 / Thu Apr 12 21:46:02 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4287331,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4288000  inst.: 309313571 (ipc=72.1) sim_rate=84350 (inst/sec) elapsed = 0:1:01:07 / Thu Apr 12 21:46:03 2018
GPGPU-Sim uArch: cycles simulated: 4290000  inst.: 309367052 (ipc=72.1) sim_rate=84342 (inst/sec) elapsed = 0:1:01:08 / Thu Apr 12 21:46:04 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4292000  inst.: 309417706 (ipc=72.1) sim_rate=84332 (inst/sec) elapsed = 0:1:01:09 / Thu Apr 12 21:46:05 2018
GPGPU-Sim uArch: cycles simulated: 4294500  inst.: 309485717 (ipc=72.1) sim_rate=84328 (inst/sec) elapsed = 0:1:01:10 / Thu Apr 12 21:46:06 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4296500  inst.: 309538366 (ipc=72.0) sim_rate=84319 (inst/sec) elapsed = 0:1:01:11 / Thu Apr 12 21:46:07 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4299000  inst.: 309607957 (ipc=72.0) sim_rate=84315 (inst/sec) elapsed = 0:1:01:12 / Thu Apr 12 21:46:08 2018
GPGPU-Sim uArch: cycles simulated: 4300500  inst.: 309652299 (ipc=72.0) sim_rate=84305 (inst/sec) elapsed = 0:1:01:13 / Thu Apr 12 21:46:09 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4303000  inst.: 309714514 (ipc=72.0) sim_rate=84298 (inst/sec) elapsed = 0:1:01:14 / Thu Apr 12 21:46:10 2018
GPGPU-Sim uArch: cycles simulated: 4305500  inst.: 309782986 (ipc=72.0) sim_rate=84294 (inst/sec) elapsed = 0:1:01:15 / Thu Apr 12 21:46:11 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4307000  inst.: 309821116 (ipc=71.9) sim_rate=84282 (inst/sec) elapsed = 0:1:01:16 / Thu Apr 12 21:46:12 2018
GPGPU-Sim uArch: cycles simulated: 4309500  inst.: 309895259 (ipc=71.9) sim_rate=84279 (inst/sec) elapsed = 0:1:01:17 / Thu Apr 12 21:46:13 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4311500  inst.: 309945490 (ipc=71.9) sim_rate=84270 (inst/sec) elapsed = 0:1:01:18 / Thu Apr 12 21:46:14 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(6,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4314000  inst.: 310010957 (ipc=71.9) sim_rate=84265 (inst/sec) elapsed = 0:1:01:19 / Thu Apr 12 21:46:15 2018
GPGPU-Sim uArch: cycles simulated: 4316000  inst.: 310066291 (ipc=71.8) sim_rate=84257 (inst/sec) elapsed = 0:1:01:20 / Thu Apr 12 21:46:16 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4318500  inst.: 310125136 (ipc=71.8) sim_rate=84250 (inst/sec) elapsed = 0:1:01:21 / Thu Apr 12 21:46:17 2018
GPGPU-Sim uArch: cycles simulated: 4320500  inst.: 310183881 (ipc=71.8) sim_rate=84243 (inst/sec) elapsed = 0:1:01:22 / Thu Apr 12 21:46:18 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4322500  inst.: 310240753 (ipc=71.8) sim_rate=84235 (inst/sec) elapsed = 0:1:01:23 / Thu Apr 12 21:46:19 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4324000  inst.: 310284680 (ipc=71.8) sim_rate=84224 (inst/sec) elapsed = 0:1:01:24 / Thu Apr 12 21:46:20 2018
GPGPU-Sim uArch: cycles simulated: 4326500  inst.: 310347449 (ipc=71.7) sim_rate=84219 (inst/sec) elapsed = 0:1:01:25 / Thu Apr 12 21:46:21 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4328000  inst.: 310386277 (ipc=71.7) sim_rate=84206 (inst/sec) elapsed = 0:1:01:26 / Thu Apr 12 21:46:22 2018
GPGPU-Sim uArch: cycles simulated: 4330000  inst.: 310440120 (ipc=71.7) sim_rate=84198 (inst/sec) elapsed = 0:1:01:27 / Thu Apr 12 21:46:23 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4332000  inst.: 310495398 (ipc=71.7) sim_rate=84190 (inst/sec) elapsed = 0:1:01:28 / Thu Apr 12 21:46:24 2018
GPGPU-Sim uArch: cycles simulated: 4334000  inst.: 310549277 (ipc=71.7) sim_rate=84182 (inst/sec) elapsed = 0:1:01:29 / Thu Apr 12 21:46:25 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4336000  inst.: 310600242 (ipc=71.6) sim_rate=84173 (inst/sec) elapsed = 0:1:01:30 / Thu Apr 12 21:46:26 2018
GPGPU-Sim uArch: cycles simulated: 4338000  inst.: 310649846 (ipc=71.6) sim_rate=84164 (inst/sec) elapsed = 0:1:01:31 / Thu Apr 12 21:46:27 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4339993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4340000  inst.: 310700200 (ipc=71.6) sim_rate=84154 (inst/sec) elapsed = 0:1:01:32 / Thu Apr 12 21:46:28 2018
GPGPU-Sim uArch: cycles simulated: 4342500  inst.: 310764631 (ipc=71.6) sim_rate=84149 (inst/sec) elapsed = 0:1:01:33 / Thu Apr 12 21:46:29 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4345000  inst.: 310828647 (ipc=71.5) sim_rate=84144 (inst/sec) elapsed = 0:1:01:34 / Thu Apr 12 21:46:30 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4347000  inst.: 310874342 (ipc=71.5) sim_rate=84133 (inst/sec) elapsed = 0:1:01:35 / Thu Apr 12 21:46:31 2018
GPGPU-Sim uArch: cycles simulated: 4349500  inst.: 310944515 (ipc=71.5) sim_rate=84130 (inst/sec) elapsed = 0:1:01:36 / Thu Apr 12 21:46:32 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4351500  inst.: 310990092 (ipc=71.5) sim_rate=84119 (inst/sec) elapsed = 0:1:01:37 / Thu Apr 12 21:46:33 2018
GPGPU-Sim uArch: cycles simulated: 4353000  inst.: 311028588 (ipc=71.5) sim_rate=84107 (inst/sec) elapsed = 0:1:01:38 / Thu Apr 12 21:46:34 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4355500  inst.: 311089157 (ipc=71.4) sim_rate=84100 (inst/sec) elapsed = 0:1:01:39 / Thu Apr 12 21:46:35 2018
GPGPU-Sim uArch: cycles simulated: 4357500  inst.: 311139483 (ipc=71.4) sim_rate=84091 (inst/sec) elapsed = 0:1:01:40 / Thu Apr 12 21:46:36 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4359500  inst.: 311188052 (ipc=71.4) sim_rate=84082 (inst/sec) elapsed = 0:1:01:41 / Thu Apr 12 21:46:37 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4359633,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4361319,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4362000  inst.: 311243895 (ipc=71.4) sim_rate=84074 (inst/sec) elapsed = 0:1:01:42 / Thu Apr 12 21:46:38 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4364000  inst.: 311285037 (ipc=71.3) sim_rate=84062 (inst/sec) elapsed = 0:1:01:43 / Thu Apr 12 21:46:39 2018
GPGPU-Sim uArch: cycles simulated: 4366500  inst.: 311341706 (ipc=71.3) sim_rate=84055 (inst/sec) elapsed = 0:1:01:44 / Thu Apr 12 21:46:40 2018
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4369000  inst.: 311396571 (ipc=71.3) sim_rate=84047 (inst/sec) elapsed = 0:1:01:45 / Thu Apr 12 21:46:41 2018
GPGPU-Sim uArch: cycles simulated: 4371000  inst.: 311434371 (ipc=71.3) sim_rate=84035 (inst/sec) elapsed = 0:1:01:46 / Thu Apr 12 21:46:42 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4373500  inst.: 311492059 (ipc=71.2) sim_rate=84028 (inst/sec) elapsed = 0:1:01:47 / Thu Apr 12 21:46:43 2018
GPGPU-Sim uArch: cycles simulated: 4376000  inst.: 311546985 (ipc=71.2) sim_rate=84020 (inst/sec) elapsed = 0:1:01:48 / Thu Apr 12 21:46:44 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4378000  inst.: 311597025 (ipc=71.2) sim_rate=84011 (inst/sec) elapsed = 0:1:01:49 / Thu Apr 12 21:46:45 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4380500  inst.: 311652093 (ipc=71.1) sim_rate=84003 (inst/sec) elapsed = 0:1:01:50 / Thu Apr 12 21:46:46 2018
GPGPU-Sim uArch: cycles simulated: 4382500  inst.: 311698094 (ipc=71.1) sim_rate=83993 (inst/sec) elapsed = 0:1:01:51 / Thu Apr 12 21:46:47 2018
GPGPU-Sim uArch: cycles simulated: 4384500  inst.: 311736044 (ipc=71.1) sim_rate=83980 (inst/sec) elapsed = 0:1:01:52 / Thu Apr 12 21:46:48 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4384941,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4386500  inst.: 311778092 (ipc=71.1) sim_rate=83969 (inst/sec) elapsed = 0:1:01:53 / Thu Apr 12 21:46:49 2018
GPGPU-Sim uArch: cycles simulated: 4389000  inst.: 311835571 (ipc=71.0) sim_rate=83962 (inst/sec) elapsed = 0:1:01:54 / Thu Apr 12 21:46:50 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4390285,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4391000  inst.: 311876225 (ipc=71.0) sim_rate=83950 (inst/sec) elapsed = 0:1:01:55 / Thu Apr 12 21:46:51 2018
GPGPU-Sim uArch: cycles simulated: 4393500  inst.: 311923992 (ipc=71.0) sim_rate=83940 (inst/sec) elapsed = 0:1:01:56 / Thu Apr 12 21:46:52 2018
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4396000  inst.: 311982307 (ipc=71.0) sim_rate=83933 (inst/sec) elapsed = 0:1:01:57 / Thu Apr 12 21:46:53 2018
GPGPU-Sim uArch: cycles simulated: 4398500  inst.: 312023466 (ipc=70.9) sim_rate=83922 (inst/sec) elapsed = 0:1:01:58 / Thu Apr 12 21:46:54 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4401000  inst.: 312080362 (ipc=70.9) sim_rate=83915 (inst/sec) elapsed = 0:1:01:59 / Thu Apr 12 21:46:55 2018
GPGPU-Sim uArch: cycles simulated: 4403500  inst.: 312131116 (ipc=70.9) sim_rate=83906 (inst/sec) elapsed = 0:1:02:00 / Thu Apr 12 21:46:56 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(7,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4406000  inst.: 312178820 (ipc=70.9) sim_rate=83896 (inst/sec) elapsed = 0:1:02:01 / Thu Apr 12 21:46:57 2018
GPGPU-Sim uArch: cycles simulated: 4408500  inst.: 312225952 (ipc=70.8) sim_rate=83886 (inst/sec) elapsed = 0:1:02:02 / Thu Apr 12 21:46:58 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4411000  inst.: 312274061 (ipc=70.8) sim_rate=83876 (inst/sec) elapsed = 0:1:02:03 / Thu Apr 12 21:46:59 2018
GPGPU-Sim uArch: cycles simulated: 4413500  inst.: 312323130 (ipc=70.8) sim_rate=83867 (inst/sec) elapsed = 0:1:02:04 / Thu Apr 12 21:47:00 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4416000  inst.: 312367340 (ipc=70.7) sim_rate=83857 (inst/sec) elapsed = 0:1:02:05 / Thu Apr 12 21:47:01 2018
GPGPU-Sim uArch: cycles simulated: 4418500  inst.: 312424232 (ipc=70.7) sim_rate=83849 (inst/sec) elapsed = 0:1:02:06 / Thu Apr 12 21:47:02 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(5,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4421500  inst.: 312475086 (ipc=70.7) sim_rate=83840 (inst/sec) elapsed = 0:1:02:07 / Thu Apr 12 21:47:03 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4421551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4424000  inst.: 312523592 (ipc=70.6) sim_rate=83831 (inst/sec) elapsed = 0:1:02:08 / Thu Apr 12 21:47:04 2018
GPGPU-Sim uArch: cycles simulated: 4426500  inst.: 312571308 (ipc=70.6) sim_rate=83821 (inst/sec) elapsed = 0:1:02:09 / Thu Apr 12 21:47:05 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4429500  inst.: 312632675 (ipc=70.6) sim_rate=83815 (inst/sec) elapsed = 0:1:02:10 / Thu Apr 12 21:47:06 2018
GPGPU-Sim uArch: cycles simulated: 4432000  inst.: 312677483 (ipc=70.5) sim_rate=83805 (inst/sec) elapsed = 0:1:02:11 / Thu Apr 12 21:47:07 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4434500  inst.: 312722695 (ipc=70.5) sim_rate=83794 (inst/sec) elapsed = 0:1:02:12 / Thu Apr 12 21:47:08 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4436204,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4437000  inst.: 312766039 (ipc=70.5) sim_rate=83784 (inst/sec) elapsed = 0:1:02:13 / Thu Apr 12 21:47:09 2018
GPGPU-Sim uArch: cycles simulated: 4439500  inst.: 312806974 (ipc=70.5) sim_rate=83772 (inst/sec) elapsed = 0:1:02:14 / Thu Apr 12 21:47:10 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(7,6,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4440573,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4442000  inst.: 312849831 (ipc=70.4) sim_rate=83761 (inst/sec) elapsed = 0:1:02:15 / Thu Apr 12 21:47:11 2018
GPGPU-Sim uArch: cycles simulated: 4445000  inst.: 312895384 (ipc=70.4) sim_rate=83751 (inst/sec) elapsed = 0:1:02:16 / Thu Apr 12 21:47:12 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4447500  inst.: 312931577 (ipc=70.4) sim_rate=83738 (inst/sec) elapsed = 0:1:02:17 / Thu Apr 12 21:47:13 2018
GPGPU-Sim uArch: cycles simulated: 4450500  inst.: 312981349 (ipc=70.3) sim_rate=83729 (inst/sec) elapsed = 0:1:02:18 / Thu Apr 12 21:47:14 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4453000  inst.: 313015872 (ipc=70.3) sim_rate=83716 (inst/sec) elapsed = 0:1:02:19 / Thu Apr 12 21:47:15 2018
GPGPU-Sim uArch: cycles simulated: 4456000  inst.: 313062891 (ipc=70.3) sim_rate=83706 (inst/sec) elapsed = 0:1:02:20 / Thu Apr 12 21:47:16 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4457289,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4457375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4458500  inst.: 313098490 (ipc=70.2) sim_rate=83693 (inst/sec) elapsed = 0:1:02:21 / Thu Apr 12 21:47:17 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4462000  inst.: 313141397 (ipc=70.2) sim_rate=83682 (inst/sec) elapsed = 0:1:02:22 / Thu Apr 12 21:47:18 2018
GPGPU-Sim uArch: cycles simulated: 4465000  inst.: 313179117 (ipc=70.1) sim_rate=83670 (inst/sec) elapsed = 0:1:02:23 / Thu Apr 12 21:47:19 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4468000  inst.: 313219726 (ipc=70.1) sim_rate=83659 (inst/sec) elapsed = 0:1:02:24 / Thu Apr 12 21:47:20 2018
GPGPU-Sim uArch: cycles simulated: 4471000  inst.: 313261475 (ipc=70.1) sim_rate=83647 (inst/sec) elapsed = 0:1:02:25 / Thu Apr 12 21:47:21 2018
GPGPU-Sim uArch: cycles simulated: 4473500  inst.: 313301522 (ipc=70.0) sim_rate=83636 (inst/sec) elapsed = 0:1:02:26 / Thu Apr 12 21:47:22 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4476500  inst.: 313339792 (ipc=70.0) sim_rate=83624 (inst/sec) elapsed = 0:1:02:27 / Thu Apr 12 21:47:23 2018
GPGPU-Sim uArch: cycles simulated: 4479500  inst.: 313379190 (ipc=70.0) sim_rate=83612 (inst/sec) elapsed = 0:1:02:28 / Thu Apr 12 21:47:24 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4482500  inst.: 313413775 (ipc=69.9) sim_rate=83599 (inst/sec) elapsed = 0:1:02:29 / Thu Apr 12 21:47:25 2018
GPGPU-Sim uArch: cycles simulated: 4485500  inst.: 313448363 (ipc=69.9) sim_rate=83586 (inst/sec) elapsed = 0:1:02:30 / Thu Apr 12 21:47:26 2018
GPGPU-Sim uArch: cycles simulated: 4488500  inst.: 313482550 (ipc=69.8) sim_rate=83573 (inst/sec) elapsed = 0:1:02:31 / Thu Apr 12 21:47:27 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4490531,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4491500  inst.: 313521302 (ipc=69.8) sim_rate=83561 (inst/sec) elapsed = 0:1:02:32 / Thu Apr 12 21:47:28 2018
GPGPU-Sim uArch: cycles simulated: 4495000  inst.: 313562267 (ipc=69.8) sim_rate=83549 (inst/sec) elapsed = 0:1:02:33 / Thu Apr 12 21:47:29 2018
GPGPU-Sim uArch: cycles simulated: 4498500  inst.: 313594647 (ipc=69.7) sim_rate=83536 (inst/sec) elapsed = 0:1:02:34 / Thu Apr 12 21:47:30 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4502500  inst.: 313635478 (ipc=69.7) sim_rate=83524 (inst/sec) elapsed = 0:1:02:35 / Thu Apr 12 21:47:31 2018
GPGPU-Sim uArch: cycles simulated: 4506000  inst.: 313673321 (ipc=69.6) sim_rate=83512 (inst/sec) elapsed = 0:1:02:36 / Thu Apr 12 21:47:32 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4509500  inst.: 313708767 (ipc=69.6) sim_rate=83499 (inst/sec) elapsed = 0:1:02:37 / Thu Apr 12 21:47:33 2018
GPGPU-Sim uArch: cycles simulated: 4513000  inst.: 313747855 (ipc=69.5) sim_rate=83487 (inst/sec) elapsed = 0:1:02:38 / Thu Apr 12 21:47:34 2018
GPGPU-Sim uArch: cycles simulated: 4516500  inst.: 313789270 (ipc=69.5) sim_rate=83476 (inst/sec) elapsed = 0:1:02:39 / Thu Apr 12 21:47:35 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4520000  inst.: 313823699 (ipc=69.4) sim_rate=83463 (inst/sec) elapsed = 0:1:02:40 / Thu Apr 12 21:47:36 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4523363,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4523500  inst.: 313859649 (ipc=69.4) sim_rate=83451 (inst/sec) elapsed = 0:1:02:41 / Thu Apr 12 21:47:37 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4527500  inst.: 313899274 (ipc=69.3) sim_rate=83439 (inst/sec) elapsed = 0:1:02:42 / Thu Apr 12 21:47:38 2018
GPGPU-Sim uArch: cycles simulated: 4531500  inst.: 313932063 (ipc=69.3) sim_rate=83426 (inst/sec) elapsed = 0:1:02:43 / Thu Apr 12 21:47:39 2018
GPGPU-Sim uArch: cycles simulated: 4535000  inst.: 313969486 (ipc=69.2) sim_rate=83413 (inst/sec) elapsed = 0:1:02:44 / Thu Apr 12 21:47:40 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4539500  inst.: 314013350 (ipc=69.2) sim_rate=83403 (inst/sec) elapsed = 0:1:02:45 / Thu Apr 12 21:47:41 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4542026,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4543000  inst.: 314044302 (ipc=69.1) sim_rate=83389 (inst/sec) elapsed = 0:1:02:46 / Thu Apr 12 21:47:42 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4548000  inst.: 314086428 (ipc=69.1) sim_rate=83378 (inst/sec) elapsed = 0:1:02:47 / Thu Apr 12 21:47:43 2018
GPGPU-Sim uArch: cycles simulated: 4552500  inst.: 314121420 (ipc=69.0) sim_rate=83365 (inst/sec) elapsed = 0:1:02:48 / Thu Apr 12 21:47:44 2018
GPGPU-Sim uArch: cycles simulated: 4556500  inst.: 314158052 (ipc=68.9) sim_rate=83353 (inst/sec) elapsed = 0:1:02:49 / Thu Apr 12 21:47:45 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4561000  inst.: 314194757 (ipc=68.9) sim_rate=83340 (inst/sec) elapsed = 0:1:02:50 / Thu Apr 12 21:47:46 2018
GPGPU-Sim uArch: cycles simulated: 4565500  inst.: 314231879 (ipc=68.8) sim_rate=83328 (inst/sec) elapsed = 0:1:02:51 / Thu Apr 12 21:47:47 2018
GPGPU-Sim uArch: cycles simulated: 4570500  inst.: 314270187 (ipc=68.8) sim_rate=83316 (inst/sec) elapsed = 0:1:02:52 / Thu Apr 12 21:47:48 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4575000  inst.: 314304180 (ipc=68.7) sim_rate=83303 (inst/sec) elapsed = 0:1:02:53 / Thu Apr 12 21:47:49 2018
GPGPU-Sim uArch: cycles simulated: 4579000  inst.: 314339898 (ipc=68.6) sim_rate=83290 (inst/sec) elapsed = 0:1:02:54 / Thu Apr 12 21:47:50 2018
GPGPU-Sim uArch: cycles simulated: 4583000  inst.: 314372615 (ipc=68.6) sim_rate=83277 (inst/sec) elapsed = 0:1:02:55 / Thu Apr 12 21:47:51 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4587000  inst.: 314406930 (ipc=68.5) sim_rate=83264 (inst/sec) elapsed = 0:1:02:56 / Thu Apr 12 21:47:52 2018
GPGPU-Sim uArch: cycles simulated: 4591500  inst.: 314447590 (ipc=68.5) sim_rate=83253 (inst/sec) elapsed = 0:1:02:57 / Thu Apr 12 21:47:53 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4595500  inst.: 314478450 (ipc=68.4) sim_rate=83239 (inst/sec) elapsed = 0:1:02:58 / Thu Apr 12 21:47:54 2018
GPGPU-Sim uArch: cycles simulated: 4599500  inst.: 314513136 (ipc=68.4) sim_rate=83226 (inst/sec) elapsed = 0:1:02:59 / Thu Apr 12 21:47:55 2018
GPGPU-Sim uArch: cycles simulated: 4603500  inst.: 314546037 (ipc=68.3) sim_rate=83213 (inst/sec) elapsed = 0:1:03:00 / Thu Apr 12 21:47:56 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4607167,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4608000  inst.: 314583297 (ipc=68.3) sim_rate=83201 (inst/sec) elapsed = 0:1:03:01 / Thu Apr 12 21:47:57 2018
GPGPU-Sim uArch: cycles simulated: 4612500  inst.: 314614480 (ipc=68.2) sim_rate=83187 (inst/sec) elapsed = 0:1:03:02 / Thu Apr 12 21:47:58 2018
GPGPU-Sim uArch: cycles simulated: 4616500  inst.: 314645808 (ipc=68.2) sim_rate=83173 (inst/sec) elapsed = 0:1:03:03 / Thu Apr 12 21:47:59 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4621500  inst.: 314683040 (ipc=68.1) sim_rate=83161 (inst/sec) elapsed = 0:1:03:04 / Thu Apr 12 21:48:00 2018
GPGPU-Sim uArch: cycles simulated: 4626000  inst.: 314715807 (ipc=68.0) sim_rate=83148 (inst/sec) elapsed = 0:1:03:05 / Thu Apr 12 21:48:01 2018
GPGPU-Sim uArch: cycles simulated: 4631500  inst.: 314753566 (ipc=68.0) sim_rate=83136 (inst/sec) elapsed = 0:1:03:06 / Thu Apr 12 21:48:02 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4636000  inst.: 314785827 (ipc=67.9) sim_rate=83122 (inst/sec) elapsed = 0:1:03:07 / Thu Apr 12 21:48:03 2018
GPGPU-Sim uArch: cycles simulated: 4640000  inst.: 314817210 (ipc=67.8) sim_rate=83109 (inst/sec) elapsed = 0:1:03:08 / Thu Apr 12 21:48:04 2018
GPGPU-Sim uArch: cycles simulated: 4645000  inst.: 314853394 (ipc=67.8) sim_rate=83096 (inst/sec) elapsed = 0:1:03:09 / Thu Apr 12 21:48:05 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(4,2,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4646307,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4648500  inst.: 314876828 (ipc=67.7) sim_rate=83080 (inst/sec) elapsed = 0:1:03:10 / Thu Apr 12 21:48:06 2018
GPGPU-Sim uArch: cycles simulated: 4652500  inst.: 314899815 (ipc=67.7) sim_rate=83065 (inst/sec) elapsed = 0:1:03:11 / Thu Apr 12 21:48:07 2018
GPGPU-Sim uArch: cycles simulated: 4657500  inst.: 314930167 (ipc=67.6) sim_rate=83051 (inst/sec) elapsed = 0:1:03:12 / Thu Apr 12 21:48:08 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(4,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4662000  inst.: 314962421 (ipc=67.6) sim_rate=83037 (inst/sec) elapsed = 0:1:03:13 / Thu Apr 12 21:48:09 2018
GPGPU-Sim uArch: cycles simulated: 4666500  inst.: 314989141 (ipc=67.5) sim_rate=83022 (inst/sec) elapsed = 0:1:03:14 / Thu Apr 12 21:48:10 2018
GPGPU-Sim uArch: cycles simulated: 4671500  inst.: 315018515 (ipc=67.4) sim_rate=83008 (inst/sec) elapsed = 0:1:03:15 / Thu Apr 12 21:48:11 2018
GPGPU-Sim uArch: cycles simulated: 4676000  inst.: 315046194 (ipc=67.4) sim_rate=82994 (inst/sec) elapsed = 0:1:03:16 / Thu Apr 12 21:48:12 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4680500  inst.: 315075239 (ipc=67.3) sim_rate=82980 (inst/sec) elapsed = 0:1:03:17 / Thu Apr 12 21:48:13 2018
GPGPU-Sim uArch: cycles simulated: 4685000  inst.: 315103279 (ipc=67.3) sim_rate=82965 (inst/sec) elapsed = 0:1:03:18 / Thu Apr 12 21:48:14 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4688084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4688729,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4689000  inst.: 315128609 (ipc=67.2) sim_rate=82950 (inst/sec) elapsed = 0:1:03:19 / Thu Apr 12 21:48:15 2018
GPGPU-Sim uArch: cycles simulated: 4694500  inst.: 315152752 (ipc=67.1) sim_rate=82934 (inst/sec) elapsed = 0:1:03:20 / Thu Apr 12 21:48:16 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4699500  inst.: 315172572 (ipc=67.1) sim_rate=82918 (inst/sec) elapsed = 0:1:03:21 / Thu Apr 12 21:48:17 2018
GPGPU-Sim uArch: cycles simulated: 4704500  inst.: 315194736 (ipc=67.0) sim_rate=82902 (inst/sec) elapsed = 0:1:03:22 / Thu Apr 12 21:48:18 2018
GPGPU-Sim uArch: cycles simulated: 4710000  inst.: 315215848 (ipc=66.9) sim_rate=82886 (inst/sec) elapsed = 0:1:03:23 / Thu Apr 12 21:48:19 2018
GPGPU-Sim uArch: cycles simulated: 4715500  inst.: 315238930 (ipc=66.9) sim_rate=82870 (inst/sec) elapsed = 0:1:03:24 / Thu Apr 12 21:48:20 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4721500  inst.: 315263918 (ipc=66.8) sim_rate=82855 (inst/sec) elapsed = 0:1:03:25 / Thu Apr 12 21:48:21 2018
GPGPU-Sim uArch: cycles simulated: 4726500  inst.: 315286388 (ipc=66.7) sim_rate=82839 (inst/sec) elapsed = 0:1:03:26 / Thu Apr 12 21:48:22 2018
GPGPU-Sim uArch: cycles simulated: 4732000  inst.: 315308710 (ipc=66.6) sim_rate=82823 (inst/sec) elapsed = 0:1:03:27 / Thu Apr 12 21:48:23 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4732665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4737500  inst.: 315326966 (ipc=66.6) sim_rate=82806 (inst/sec) elapsed = 0:1:03:28 / Thu Apr 12 21:48:24 2018
GPGPU-Sim uArch: cycles simulated: 4744000  inst.: 315347664 (ipc=66.5) sim_rate=82790 (inst/sec) elapsed = 0:1:03:29 / Thu Apr 12 21:48:25 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4750500  inst.: 315370114 (ipc=66.4) sim_rate=82774 (inst/sec) elapsed = 0:1:03:30 / Thu Apr 12 21:48:26 2018
GPGPU-Sim uArch: cycles simulated: 4757000  inst.: 315392362 (ipc=66.3) sim_rate=82758 (inst/sec) elapsed = 0:1:03:31 / Thu Apr 12 21:48:27 2018
GPGPU-Sim uArch: cycles simulated: 4764000  inst.: 315412363 (ipc=66.2) sim_rate=82741 (inst/sec) elapsed = 0:1:03:32 / Thu Apr 12 21:48:28 2018
GPGPU-Sim uArch: cycles simulated: 4771000  inst.: 315434001 (ipc=66.1) sim_rate=82725 (inst/sec) elapsed = 0:1:03:33 / Thu Apr 12 21:48:29 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4777500  inst.: 315455737 (ipc=66.0) sim_rate=82709 (inst/sec) elapsed = 0:1:03:34 / Thu Apr 12 21:48:30 2018
GPGPU-Sim uArch: cycles simulated: 4784500  inst.: 315477561 (ipc=65.9) sim_rate=82693 (inst/sec) elapsed = 0:1:03:35 / Thu Apr 12 21:48:31 2018
GPGPU-Sim uArch: cycles simulated: 4790500  inst.: 315495734 (ipc=65.9) sim_rate=82677 (inst/sec) elapsed = 0:1:03:36 / Thu Apr 12 21:48:32 2018
GPGPU-Sim uArch: cycles simulated: 4797000  inst.: 315516390 (ipc=65.8) sim_rate=82660 (inst/sec) elapsed = 0:1:03:37 / Thu Apr 12 21:48:33 2018
GPGPU-Sim uArch: cycles simulated: 4803500  inst.: 315534954 (ipc=65.7) sim_rate=82644 (inst/sec) elapsed = 0:1:03:38 / Thu Apr 12 21:48:34 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4810000  inst.: 315554598 (ipc=65.6) sim_rate=82627 (inst/sec) elapsed = 0:1:03:39 / Thu Apr 12 21:48:35 2018
GPGPU-Sim uArch: cycles simulated: 4817000  inst.: 315576230 (ipc=65.5) sim_rate=82611 (inst/sec) elapsed = 0:1:03:40 / Thu Apr 12 21:48:36 2018
GPGPU-Sim uArch: cycles simulated: 4823000  inst.: 315593698 (ipc=65.4) sim_rate=82594 (inst/sec) elapsed = 0:1:03:41 / Thu Apr 12 21:48:37 2018
GPGPU-Sim uArch: cycles simulated: 4829500  inst.: 315609104 (ipc=65.4) sim_rate=82576 (inst/sec) elapsed = 0:1:03:42 / Thu Apr 12 21:48:38 2018
GPGPU-Sim uArch: cycles simulated: 4836000  inst.: 315623388 (ipc=65.3) sim_rate=82559 (inst/sec) elapsed = 0:1:03:43 / Thu Apr 12 21:48:39 2018
GPGPU-Sim uArch: cycles simulated: 4843000  inst.: 315638984 (ipc=65.2) sim_rate=82541 (inst/sec) elapsed = 0:1:03:44 / Thu Apr 12 21:48:40 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4849500  inst.: 315652148 (ipc=65.1) sim_rate=82523 (inst/sec) elapsed = 0:1:03:45 / Thu Apr 12 21:48:41 2018
GPGPU-Sim uArch: cycles simulated: 4856000  inst.: 315663049 (ipc=65.0) sim_rate=82504 (inst/sec) elapsed = 0:1:03:46 / Thu Apr 12 21:48:42 2018
GPGPU-Sim uArch: cycles simulated: 4862500  inst.: 315679549 (ipc=64.9) sim_rate=82487 (inst/sec) elapsed = 0:1:03:47 / Thu Apr 12 21:48:43 2018
GPGPU-Sim uArch: cycles simulated: 4869500  inst.: 315693049 (ipc=64.8) sim_rate=82469 (inst/sec) elapsed = 0:1:03:48 / Thu Apr 12 21:48:44 2018
GPGPU-Sim uArch: cycles simulated: 4876000  inst.: 315706102 (ipc=64.7) sim_rate=82451 (inst/sec) elapsed = 0:1:03:49 / Thu Apr 12 21:48:45 2018
GPGPU-Sim uArch: cycles simulated: 4882500  inst.: 315720382 (ipc=64.7) sim_rate=82433 (inst/sec) elapsed = 0:1:03:50 / Thu Apr 12 21:48:46 2018
GPGPU-Sim uArch: cycles simulated: 4889000  inst.: 315732958 (ipc=64.6) sim_rate=82415 (inst/sec) elapsed = 0:1:03:51 / Thu Apr 12 21:48:47 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4896000  inst.: 315749820 (ipc=64.5) sim_rate=82398 (inst/sec) elapsed = 0:1:03:52 / Thu Apr 12 21:48:48 2018
GPGPU-Sim uArch: cycles simulated: 4902500  inst.: 315763412 (ipc=64.4) sim_rate=82380 (inst/sec) elapsed = 0:1:03:53 / Thu Apr 12 21:48:49 2018
GPGPU-Sim uArch: cycles simulated: 4908500  inst.: 315776280 (ipc=64.3) sim_rate=82362 (inst/sec) elapsed = 0:1:03:54 / Thu Apr 12 21:48:50 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4910979,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4915000  inst.: 315786704 (ipc=64.2) sim_rate=82343 (inst/sec) elapsed = 0:1:03:55 / Thu Apr 12 21:48:51 2018
GPGPU-Sim uArch: cycles simulated: 4921500  inst.: 315793456 (ipc=64.2) sim_rate=82323 (inst/sec) elapsed = 0:1:03:56 / Thu Apr 12 21:48:52 2018
GPGPU-Sim uArch: cycles simulated: 4927500  inst.: 315802096 (ipc=64.1) sim_rate=82304 (inst/sec) elapsed = 0:1:03:57 / Thu Apr 12 21:48:53 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4929557,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4929558
gpu_sim_insn = 315805040
gpu_ipc =      64.0636
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3778 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.893
	minimum = 6
	maximum = 803
Network latency average = 14.4692
	minimum = 6
	maximum = 572
Slowest packet = 3027
Flit latency average = 12.316
	minimum = 6
	maximum = 572
Slowest flit = 288365
Fragmentation average = 0.0134161
	minimum = 0
	maximum = 324
Injected packet rate average = 0.0395702
	minimum = 0.0311509 (at node 14)
	maximum = 0.0472856 (at node 18)
Accepted packet rate average = 0.0395702
	minimum = 0.031104 (at node 14)
	maximum = 0.04736 (at node 18)
Injected flit rate average = 0.111386
	minimum = 0.0529918 (at node 14)
	maximum = 0.190151 (at node 18)
Accepted flit rate average= 0.111386
	minimum = 0.0723398 (at node 16)
	maximum = 0.166611 (at node 3)
Injected packet length average = 2.81489
Accepted packet length average = 2.81489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 57 sec (3837 sec)
gpgpu_simulation_rate = 82305 (inst/sec)
gpgpu_simulation_rate = 1284 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4929558
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      64.0636
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 539632
gpu_stall_icnt2sh    = 3864769
gpu_total_sim_rate=82305

========= Core RFC stats =========
	Total RFC Accesses     = 28101395
	Total RFC Misses       = 16849839
	Total RFC Read Misses  = 5818852
	Total RFC Write Misses = 11030987
	Total RFC Evictions    = 11964846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29046852
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108532, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 114849
	L1D_cache_core[1]: Access = 152832, Miss = 130313, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 196589
	L1D_cache_core[2]: Access = 154595, Miss = 132338, Miss_rate = 0.856, Pending_hits = 1, Reservation_fails = 197666
	L1D_cache_core[3]: Access = 169362, Miss = 140950, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182840
	L1D_cache_core[4]: Access = 143091, Miss = 119121, Miss_rate = 0.832, Pending_hits = 1, Reservation_fails = 137293
	L1D_cache_core[5]: Access = 141063, Miss = 118242, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 150503
	L1D_cache_core[6]: Access = 134966, Miss = 113268, Miss_rate = 0.839, Pending_hits = 1, Reservation_fails = 138246
	L1D_cache_core[7]: Access = 154025, Miss = 126777, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 133372
	L1D_cache_core[8]: Access = 134697, Miss = 113535, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 143378
	L1D_cache_core[9]: Access = 146459, Miss = 120721, Miss_rate = 0.824, Pending_hits = 2, Reservation_fails = 137749
	L1D_cache_core[10]: Access = 130601, Miss = 111504, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 133382
	L1D_cache_core[11]: Access = 135418, Miss = 115218, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 152991
	L1D_cache_core[12]: Access = 131596, Miss = 111525, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 153687
	L1D_cache_core[13]: Access = 130745, Miss = 108862, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 113820
	L1D_cache_core[14]: Access = 126092, Miss = 105772, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 137099
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776678
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 2223464
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4176
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5820
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151492
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 362673
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4279
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267840
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52545
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29046852
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3509904
gpgpu_n_mem_read_local = 151492
gpgpu_n_mem_write_local = 267845
gpgpu_n_mem_read_global = 1156093
gpgpu_n_mem_write_global = 416156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4176
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4176
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336845	W0_Idle:23233939	W0_Scoreboard:97637303	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9248744 {8:1156093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5148656 {8:643582,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 508776 {136:3741,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211936 {8:151492,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34624808 {40:5344,72:20142,136:242359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157228648 {136:1156093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87527152 {136:643582,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20602912 {136:151492,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142760 {8:267845,}
maxmrqlatency = 452 
maxdqlatency = 0 
maxmflatency = 1228 
averagemflatency = 276 
max_icnt2mem_latency = 1033 
max_icnt2sh_latency = 4929557 
mrq_lat_table:986446 	28055 	22045 	85156 	404085 	198188 	77182 	11479 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612705 	1337031 	38153 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1705979 	524743 	244308 	89398 	45832 	24559 	407 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399940 	571105 	299455 	36848 	297 	0 	0 	0 	0 	132 	991 	2163 	20173 	25644 	27468 	83455 	81816 	142170 	278265 	17983 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3779 	5749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        34        36        28        28        26        40        28        20        38        48        24        18        26        24 
dram[1]:        22        16        28        22        46        46        20        36        34        32        46        32        34        32        32        28 
dram[2]:        30        16        24        20        40        36        26        30        46        50        36        38        44        48        28        36 
dram[3]:        30        20        26        22        18        38        30        28        54        56        38        26        42        44        22        30 
dram[4]:        20        30        20        22        20        24        26        44        48        44        26        28        26        34        30        30 
dram[5]:        20        18        24        32        20        22        36        40        28        22        44        42        26        26        26        28 
maximum service time to same row:
dram[0]:     48235     52223     48545     52992    107389     90710     47222     80102     64581     42319    128884    128884     67993    114698     86771     81047 
dram[1]:     31439     44177     40578     59738     43199     59583     40988     39082     31885     44955     42478     42023     41775     38141     41890     39083 
dram[2]:     48072     73029     74260    100757     82234     64599     84444    195278     47335     70597     87019     86659    183629     78303     46251     50218 
dram[3]:     81581     84543     84085     76856     43590     43573     74774     20973     65041     88424    109256     84878    160780     28074     57233     46369 
dram[4]:     56345     43647     43417     39128     37287     43253     51809     26525     49904     42721     42989     58403     45838     36812     50751     30426 
dram[5]:     58446     61623    112262     86050    109570     84040    109840    103558     48584     60709    150414    152638     64758     52046     46154     96488 
average row accesses per activate:
dram[0]:  1.750943  1.742700  1.703168  1.707873  1.711612  1.721844  1.738372  1.726343  1.758486  1.760312  1.731611  1.743218  1.742762  1.756699  1.767515  1.752551 
dram[1]:  1.743958  1.727374  1.697508  1.712520  1.696814  1.704898  1.724172  1.724397  1.753048  1.740798  1.732609  1.735230  1.740558  1.754693  1.751891  1.748497 
dram[2]:  1.753604  1.734924  1.701027  1.722247  1.714867  1.718304  1.726334  1.734513  1.763968  1.768543  1.727406  1.729754  1.764226  1.758826  1.740503  1.749492 
dram[3]:  1.741704  1.742266  1.706208  1.705984  1.709203  1.713789  1.735283  1.712672  1.739246  1.736769  1.730699  1.739170  1.751713  1.748432  1.734661  1.746729 
dram[4]:  1.740595  1.741652  1.688388  1.696462  1.710721  1.711593  1.723684  1.725335  1.744075  1.743360  1.735397  1.715547  1.750894  1.759593  1.740068  1.738873 
dram[5]:  1.735050  1.740879  1.710988  1.699070  1.712786  1.708861  1.736143  1.723862  1.739385  1.748284  1.738943  1.740530  1.745200  1.763423  1.746147  1.736852 
average row locality = 1813026/1046216 = 1.732937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12402     12545     12766     12727     13331     13257     12365     12357     12628     12713     12583     12547     12632     12744     12234     12185 
dram[1]:     12558     12799     13020     13052     13362     13404     12577     12562     12643     12757     12686     12602     12726     12795     12344     12325 
dram[2]:     12575     12756     12994     13016     13405     13373     12478     12603     12816     12726     12558     12662     12775     12875     12492     12386 
dram[3]:     12606     12704     12793     12712     13345     13259     12388     12451     12708     12635     12651     12625     12725     12760     12371     12311 
dram[4]:     12727     12634     12788     12820     13265     13377     12553     12487     12671     12744     12597     12645     12773     12743     12217     12204 
dram[5]:     12597     12485     12926     12819     13189     13276     12413     12415     12750     12639     12603     12673     12836     12813     12315     12296 
total reads: 1220052
bank skew: 13405/12185 = 1.10
chip skew: 204490/202016 = 1.01
number of total write accesses:
dram[0]:      5708      5776      5945      5993      6421      6465      6472      6543      6281      6235      6321      6346      6209      6267      5678      5677 
dram[1]:      5771      5848      5987      6070      6450      6470      6682      6684      6339      6303      6442      6430      6307      6368      5718      5702 
dram[2]:      5794      5858      6049      6082      6388      6482      6579      6605      6316      6277      6288      6348      6261      6305      5698      5688 
dram[3]:      5870      5825      6006      5989      6398      6477      6537      6498      6295      6235      6314      6325      6197      6200      5751      5710 
dram[4]:      5826      5831      5997      6026      6410      6510      6573      6540      6315      6290      6298      6401      6317      6287      5697      5729 
dram[5]:      5798      5742      5977      6005      6395      6434      6537      6513      6258      6211      6308      6304      6253      6269      5700      5670 
total reads: 592974
bank skew: 6684/5670 = 1.18
chip skew: 99571/98337 = 1.01
average mf latency per bank:
dram[0]:        303       302       306       307       297       298       298       298       305       307       307       307       304       306       311       312
dram[1]:        299       301       302       304       295       297       293       297       302       305       302       308       302       304       306       311
dram[2]:        302       301       303       304       296       297       297       297       303       305       305       306       304       304       309       311
dram[3]:        301       300       306       305       300       298       300       300       304       306       308       308       307       308       313       311
dram[4]:        298       299       301       303       296       296       295       296       302       305       305       306       303       305       308       309
dram[5]:        298       301       302       304       295       297       296       297       305       305       306       309       303       306       310       312
maximum mf latency per bank:
dram[0]:        852       959       865       892       885       886       946       902      1040       975       844       915       921       846       944       902
dram[1]:        754       924       857       846       977      1033       838       872       925       936       857       981       911       891       848       941
dram[2]:        860       871      1072      1059       875       847       846      1100      1228      1166       918       811       917       885       913       917
dram[3]:        918       870      1066       901       870       928       861       850       924       847       921       914       954       809       982       892
dram[4]:       1050       962       820       817       843       948       989       957       783       955      1003       918       854      1055       999       940
dram[5]:        890       978       936       879       983       847       954       966       931       915      1081       971       931       896       863       838

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5581654 n_act=172828 n_pre=172812 n_req=300353 n_rd=404032 n_write=175690 bw_util=0.1782
n_activity=3569212 dram_eff=0.3248
bk0: 24804a 5979304i bk1: 25090a 5960327i bk2: 25532a 5947778i bk3: 25454a 5933920i bk4: 26662a 5923420i bk5: 26514a 5911670i bk6: 24730a 5936028i bk7: 24714a 5918393i bk8: 25256a 5949307i bk9: 25426a 5933839i bk10: 25166a 5938571i bk11: 25094a 5924544i bk12: 25264a 5949232i bk13: 25488a 5930305i bk14: 24468a 5971534i bk15: 24370a 5964129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5569444 n_act=175607 n_pre=175591 n_req=303783 n_rd=408424 n_write=177950 bw_util=0.1802
n_activity=3645028 dram_eff=0.3217
bk0: 25116a 5975914i bk1: 25598a 5949884i bk2: 26040a 5940904i bk3: 26104a 5925289i bk4: 26724a 5922474i bk5: 26808a 5902261i bk6: 25154a 5923232i bk7: 25124a 5908115i bk8: 25286a 5948395i bk9: 25514a 5932948i bk10: 25372a 5932265i bk11: 25204a 5920870i bk12: 25452a 5941779i bk13: 25590a 5927367i bk14: 24688a 5970250i bk15: 24650a 5957501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5571954 n_act=174677 n_pre=174661 n_req=303508 n_rd=408980 n_write=176744 bw_util=0.18
n_activity=3623711 dram_eff=0.3233
bk0: 25150a 5975135i bk1: 25512a 5952158i bk2: 25988a 5939680i bk3: 26032a 5923841i bk4: 26810a 5927894i bk5: 26746a 5909358i bk6: 24956a 5931448i bk7: 25206a 5916363i bk8: 25632a 5948519i bk9: 25452a 5934274i bk10: 25116a 5941300i bk11: 25324a 5923633i bk12: 25550a 5947476i bk13: 25750a 5928483i bk14: 24984a 5966114i bk15: 24772a 5957945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5575990 n_act=174319 n_pre=174303 n_req=301671 n_rd=406088 n_write=176316 bw_util=0.179
n_activity=3591168 dram_eff=0.3244
bk0: 25212a 5969732i bk1: 25408a 5951914i bk2: 25586a 5946689i bk3: 25424a 5934699i bk4: 26690a 5919276i bk5: 26518a 5907945i bk6: 24776a 5931186i bk7: 24902a 5917389i bk8: 25416a 5946773i bk9: 25270a 5934308i bk10: 25302a 5936497i bk11: 25250a 5923209i bk12: 25450a 5950149i bk13: 25520a 5932549i bk14: 24742a 5964934i bk15: 24622a 5955876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5573994 n_act=174862 n_pre=174846 n_req=302292 n_rd=406490 n_write=176824 bw_util=0.1793
n_activity=3652533 dram_eff=0.3194
bk0: 25454a 5969307i bk1: 25268a 5959077i bk2: 25576a 5946935i bk3: 25640a 5931464i bk4: 26530a 5926614i bk5: 26754a 5907066i bk6: 25106a 5931140i bk7: 24974a 5920342i bk8: 25342a 5948444i bk9: 25488a 5933135i bk10: 25194a 5941873i bk11: 25290a 5920592i bk12: 25546a 5946855i bk13: 25486a 5936074i bk14: 24434a 5976100i bk15: 24408a 5961163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6507016 n_nop=5577328 n_act=173978 n_pre=173962 n_req=301419 n_rd=406090 n_write=175658 bw_util=0.1788
n_activity=3614284 dram_eff=0.3219
bk0: 25194a 5973317i bk1: 24970a 5966495i bk2: 25852a 5946305i bk3: 25638a 5932489i bk4: 26378a 5929472i bk5: 26552a 5913041i bk6: 24826a 5935243i bk7: 24830a 5921623i bk8: 25500a 5947787i bk9: 25278a 5937414i bk10: 25206a 5939965i bk11: 25346a 5924638i bk12: 25672a 5944609i bk13: 25626a 5936833i bk14: 24630a 5970200i bk15: 24592a 5957432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221188, Miss = 100941, Miss_rate = 0.456, Pending_hits = 2657, Reservation_fails = 1292
L2_cache_bank[1]: Access = 210660, Miss = 101075, Miss_rate = 0.480, Pending_hits = 2718, Reservation_fails = 1253
L2_cache_bank[2]: Access = 210318, Miss = 101916, Miss_rate = 0.485, Pending_hits = 2768, Reservation_fails = 940
L2_cache_bank[3]: Access = 233464, Miss = 102296, Miss_rate = 0.438, Pending_hits = 2837, Reservation_fails = 1259
L2_cache_bank[4]: Access = 216343, Miss = 102093, Miss_rate = 0.472, Pending_hits = 2620, Reservation_fails = 1234
L2_cache_bank[5]: Access = 230303, Miss = 102397, Miss_rate = 0.445, Pending_hits = 2624, Reservation_fails = 1605
L2_cache_bank[6]: Access = 212912, Miss = 101587, Miss_rate = 0.477, Pending_hits = 2721, Reservation_fails = 1235
L2_cache_bank[7]: Access = 215895, Miss = 101457, Miss_rate = 0.470, Pending_hits = 2698, Reservation_fails = 1843
L2_cache_bank[8]: Access = 217444, Miss = 101591, Miss_rate = 0.467, Pending_hits = 2704, Reservation_fails = 1065
L2_cache_bank[9]: Access = 227008, Miss = 101654, Miss_rate = 0.448, Pending_hits = 2735, Reservation_fails = 1187
L2_cache_bank[10]: Access = 220255, Miss = 101629, Miss_rate = 0.461, Pending_hits = 2600, Reservation_fails = 1189
L2_cache_bank[11]: Access = 219438, Miss = 101416, Miss_rate = 0.462, Pending_hits = 2645, Reservation_fails = 1381
L2_total_cache_accesses = 2635228
L2_total_cache_misses = 1220052
L2_total_cache_miss_rate = 0.4630
L2_total_cache_pending_hits = 32327
L2_total_cache_reservation_fails = 15483
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11808
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7728
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2565
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7131
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236481
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2318
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640274
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 359
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2949
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2527
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10436275
icnt_total_pkts_simt_to_mem=4388924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
