Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Dec 13 22:20:00 2023
| Host         : LAPTOP-S2U6NPD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     314         
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (352)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (740)
5. checking no_input_delay (0)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (352)
--------------------------
 There are 314 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/idexereg_dp/ealuc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp/ifidreg_dp/dinstOut_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp/ifidreg_dp/dinstOut_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp/ifidreg_dp/dinstOut_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (740)
--------------------------------------------------
 There are 740 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  836          inf        0.000                      0                  836           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           836 Endpoints
Min Delay           836 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 3.075ns (47.753%)  route 3.364ns (52.247%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[14]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[14]/Q
                         net (fo=4, routed)           3.364     3.820    eqa_OBUF[14]
    V16                  OBUF (Prop_obuf_I_O)         2.619     6.439 r  eqa_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.439    eqa[14]
    V16                                                               r  eqa[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.383ns  (logic 3.057ns (47.896%)  route 3.326ns (52.104%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[1]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[1]/Q
                         net (fo=4, routed)           3.326     3.782    eqa_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.601     6.383 r  eqa_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.383    eqa[1]
    P16                                                               r  eqa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 3.055ns (48.059%)  route 3.301ns (51.941%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[2]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[2]/Q
                         net (fo=4, routed)           3.301     3.757    eqa_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.599     6.356 r  eqa_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.356    eqa[2]
    P15                                                               r  eqa[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.102ns (49.318%)  route 3.188ns (50.682%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[16]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[16]/Q
                         net (fo=4, routed)           3.188     3.644    eqa_OBUF[16]
    Y18                  OBUF (Prop_obuf_I_O)         2.646     6.290 r  eqa_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.290    eqa[16]
    Y18                                                               r  eqa[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.076ns (48.944%)  route 3.209ns (51.056%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[7]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[7]/Q
                         net (fo=4, routed)           3.209     3.665    eqa_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         2.620     6.285 r  eqa_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.285    eqa[7]
    V18                                                               r  eqa[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.069ns (49.028%)  route 3.190ns (50.972%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[0]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[0]/Q
                         net (fo=3, routed)           3.190     3.646    eqa_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.613     6.259 r  eqa_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.259    eqa[0]
    T19                                                               r  eqa[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.217ns  (logic 3.099ns (49.851%)  route 3.118ns (50.149%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[4]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[4]/Q
                         net (fo=4, routed)           3.118     3.574    eqa_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.643     6.217 r  eqa_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.217    eqa[4]
    N17                                                               r  eqa[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 3.091ns (49.802%)  route 3.116ns (50.198%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[3]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[3]/Q
                         net (fo=4, routed)           3.116     3.572    eqa_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.635     6.206 r  eqa_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.206    eqa[3]
    P18                                                               r  eqa[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 3.080ns (49.867%)  route 3.096ns (50.133%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[13]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[13]/Q
                         net (fo=4, routed)           3.096     3.552    eqa_OBUF[13]
    W16                  OBUF (Prop_obuf_I_O)         2.624     6.176 r  eqa_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.176    eqa[13]
    W16                                                               r  eqa[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 3.063ns (49.612%)  route 3.111ns (50.388%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[9]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[9]/Q
                         net (fo=4, routed)           3.111     3.567    eqa_OBUF[9]
    R18                  OBUF (Prop_obuf_I_O)         2.607     6.173 r  eqa_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.173    eqa[9]
    R18                                                               r  eqa[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/idexereg_dp/eqb_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/exememreg_dp/mqb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqb_reg[0]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/idexereg_dp/eqb_reg[0]/Q
                         net (fo=4, routed)           0.070     0.211    dp/exememreg_dp/mqb_reg[31]_1[0]
    SLICE_X39Y47         FDRE                                         r  dp/exememreg_dp/mqb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_0_0/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.948%)  route 0.116ns (45.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[6]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mr_reg[6]/Q
                         net (fo=15, routed)          0.116     0.257    dp/datamem_dp/memory_reg_0_31_0_0/A4
    SLICE_X38Y47         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_1_1/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.948%)  route 0.116ns (45.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[6]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mr_reg[6]/Q
                         net (fo=15, routed)          0.116     0.257    dp/datamem_dp/memory_reg_0_31_1_1/A4
    SLICE_X38Y47         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_28_28/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.948%)  route 0.116ns (45.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[6]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mr_reg[6]/Q
                         net (fo=15, routed)          0.116     0.257    dp/datamem_dp/memory_reg_0_31_28_28/A4
    SLICE_X38Y47         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_28_28/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_29_29/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.948%)  route 0.116ns (45.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[6]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mr_reg[6]/Q
                         net (fo=15, routed)          0.116     0.257    dp/datamem_dp/memory_reg_0_31_29_29/A4
    SLICE_X38Y47         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_29_29/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mqb_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  dp/exememreg_dp/mqb_reg[5]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mqb_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    dp/datamem_dp/memory_reg_0_31_5_5/D
    SLICE_X38Y43         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mqb_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  dp/exememreg_dp/mqb_reg[7]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mqb_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    dp/datamem_dp/memory_reg_0_31_7_7/D
    SLICE_X38Y43         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mqb_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  dp/exememreg_dp/mqb_reg[1]/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mqb_reg[1]/Q
                         net (fo=1, routed)           0.120     0.261    dp/datamem_dp/memory_reg_0_31_1_1/D
    SLICE_X38Y47         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/memwbreb_dp/wr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.556%)  route 0.122ns (46.444%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[15]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mr_reg[15]/Q
                         net (fo=3, routed)           0.122     0.263    dp/memwbreb_dp/wr_reg[31]_0[15]
    SLICE_X43Y48         FDRE                                         r  dp/memwbreb_dp/wr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/memwbreb_dp/wr_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.242%)  route 0.137ns (51.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[16]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exememreg_dp/mr_reg[16]/Q
                         net (fo=3, routed)           0.137     0.265    dp/memwbreb_dp/wr_reg[31]_0[16]
    SLICE_X39Y48         FDRE                                         r  dp/memwbreb_dp/wr_reg[16]/D
  -------------------------------------------------------------------    -------------------





