{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408086615461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408086615461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 15:10:15 2014 " "Processing started: Fri Aug 15 15:10:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408086615461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408086615461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408086615461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1408086615805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_ycbcr422_ycbcr444.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_ycbcr422_ycbcr444.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_YCbCr422_YCbCr444 " "Found entity 1: VIP_YCbCr422_YCbCr444" {  } { { "../src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_skin_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_skin_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Skin_Detector " "Found entity 1: VIP_Skin_Detector" {  } { { "../src/Video_Image_Processor/VIP_Skin_Detector.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Skin_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/key_counter_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/key_counter_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter_scan " "Found entity 1: key_counter_scan" {  } { { "../src/key_counter_scan.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/key_counter_scan.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_vip_hdl_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_vip_hdl_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_VIP_HDL_Demo " "Found entity 1: CMOS_VIP_HDL_Demo" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/video_image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/video_image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Image_Processor " "Found entity 1: Video_Image_Processor" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "../src/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "../src/system_index/system_init_delay.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl " "Found entity 1: i2c_timing_ctrl" {  } { { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "../src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7725_YUV422_Config " "Found entity 1: I2C_OV7725_YUV422_Config" {  } { { "../src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../src/lcd_24bit_ip/lcd_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/lcd_24bit_ip/lcd_driver.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY_CNT delay_cnt led_74595_driver.v(67) " "Verilog HDL Declaration information at led_74595_driver.v(67): object \"DELAY_CNT\" differs only in case from object \"delay_cnt\" in the same scope" {  } { { "../src/led_display_index/led_74595_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1408086615909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/led_display_index/led_74595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/led_display_index/led_74595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_74595_driver " "Found entity 1: led_74595_driver" {  } { { "../src/led_display_index/led_74595_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/write_fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/write_fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_fifo1 " "Found entity 1: write_fifo1" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control_2Port.v(248) " "Verilog HDL warning at Sdram_Control_2Port.v(248): extended using \"x\" or \"z\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1408086615909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/sdram_control_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/sdram_control_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_2Port " "Found entity 1: Sdram_Control_2Port" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/read_fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/read_fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo1 " "Found entity 1: read_fifo1" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/control_interface.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086615925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086615925 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sobel_Threshold CMOS_VIP_HDL_Demo.v(214) " "Verilog HDL Implicit Net warning at CMOS_VIP_HDL_Demo.v(214): created implicit net for \"Sobel_Threshold\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086615925 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sobel_Grade CMOS_VIP_HDL_Demo.v(340) " "Verilog HDL Implicit Net warning at CMOS_VIP_HDL_Demo.v(340): created implicit net for \"Sobel_Grade\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086615925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CMOS_VIP_HDL_Demo " "Elaborating entity \"CMOS_VIP_HDL_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1408086616373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:u_system_ctrl_pll " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_system_ctrl_pll" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\"" {  } { { "../src/system_index/system_ctrl_pll.v" "u_system_init_delay" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\"" {  } { { "../src/system_index/system_ctrl_pll.v" "u_sys_pll" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\"" {  } { { "../src/system_index/sys_pll.v" "altpll_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\"" {  } { { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616429 ""}  } { { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408086616429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_timing_ctrl i2c_timing_ctrl:u_i2c_timing_ctrl " "Elaborating entity \"i2c_timing_ctrl\" for hierarchy \"i2c_timing_ctrl:u_i2c_timing_ctrl\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_i2c_timing_ctrl" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616509 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_timing_ctrl.v(422) " "Verilog HDL Case Statement information at i2c_timing_ctrl.v(422): all case item expressions in this case statement are onehot" {  } { { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 422 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1408086616517 "|CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7725_YUV422_Config I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config " "Elaborating entity \"I2C_OV7725_YUV422_Config\" for hierarchy \"I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_I2C_OV7725_YUV422_Config" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_CMOS_Capture_RGB565" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Image_Processor Video_Image_Processor:u_Video_Image_Processor " "Elaborating entity \"Video_Image_Processor\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_Video_Image_Processor" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_YCbCr422_YCbCr444 Video_Image_Processor:u_Video_Image_Processor\|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444 " "Elaborating entity \"VIP_YCbCr422_YCbCr444\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444\"" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_YCbCr422_YCbCr444" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Skin_Detector Video_Image_Processor:u_Video_Image_Processor\|VIP_Skin_Detector:u_VIP_Skin_Detector " "Elaborating entity \"VIP_Skin_Detector\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Skin_Detector:u_VIP_Skin_Detector\"" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_Skin_Detector" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_counter_scan key_counter_scan:u_key_counter_scan " "Elaborating entity \"key_counter_scan\" for hierarchy \"key_counter_scan:u_key_counter_scan\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_key_counter_scan" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_2Port Sdram_Control_2Port:u_Sdram_Control_2Port " "Elaborating entity \"Sdram_Control_2Port\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_Sdram_Control_2Port" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_2Port:u_Sdram_Control_2Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|control_interface:control1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "control1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "command1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_fifo1 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1 " "Elaborating entity \"write_fifo1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "u_write_fifo1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "dcfifo_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616645 ""}  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408086616645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hhj1 " "Found entity 1: dcfifo_hhj1" {  } { { "db/dcfifo_hhj1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hhj1 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated " "Elaborating entity \"dcfifo_hhj1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hhj1.tdf" "rdptr_g_gray2bin" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_hhj1.tdf" "rdptr_g1p" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hhj1.tdf" "wrptr_g1p" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_hhj1.tdf" "fifo_ram" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_hhj1.tdf" "rs_brp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_hhj1.tdf" "rs_dgwp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086616941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086616941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_hhj1.tdf" "ws_dgrp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086616949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086617005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086617005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hhj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086617077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086617077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_hhj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo1 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1 " "Elaborating entity \"read_fifo1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "u_read_fifo1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "dcfifo_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617141 ""}  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408086617141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4ij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4ij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4ij1 " "Found entity 1: dcfifo_4ij1" {  } { { "db/dcfifo_4ij1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086617197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086617197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4ij1 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated " "Elaborating entity \"dcfifo_4ij1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086617213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086617213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_4ij1.tdf" "rs_dgwp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086617229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086617229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_4ij1.tdf" "ws_dgrp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086617245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086617245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:u_lcd_driver\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_lcd_driver" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_74595_driver led_74595_driver:u_led_74595_driver " "Elaborating entity \"led_74595_driver\" for hierarchy \"led_74595_driver:u_led_74595_driver\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_led_74595_driver" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408086617277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_au14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086618637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086618637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086618701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086618701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8nb " "Found entity 1: mux_8nb" {  } { { "db/mux_8nb.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_8nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086618773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086618773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086618925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086618925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sei " "Found entity 1: cntr_sei" {  } { { "db/cntr_sei.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_sei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408086619613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408086619613 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086619693 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1408086622381 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_4ij1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 60 2 0 } } { "db/dcfifo_4ij1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 64 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf" 32 2 0 } } { "../src/led_display_index/led_74595_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v" 50 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf" 45 2 0 } } { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 159 -1 0 } } { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 291 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf" 45 2 0 } } { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 409 -1 0 } } { "db/dcfifo_hhj1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 58 2 0 } } { "db/dcfifo_hhj1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 62 2 0 } } { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 401 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1408086622533 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1408086622533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led595_dout GND " "Pin \"led595_dout\" is stuck at GND" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1408086623157 "|CMOS_VIP_HDL_Demo|led595_dout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1408086623157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086623429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1408086625974 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1408086626030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1408086626030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1408086626094 "|CMOS_VIP_HDL_Demo|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1408086626094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086626278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.map.smsg " "Generated suppressed messages file D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1408086626710 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 11 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 11 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1408086627286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1408086627350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086627350 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_data\[0\] " "No output dependent on input pin \"key_data\[0\]\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086627670 "|CMOS_VIP_HDL_Demo|key_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_data\[1\] " "No output dependent on input pin \"key_data\[1\]\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408086627670 "|CMOS_VIP_HDL_Demo|key_data[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1408086627670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2104 " "Implemented 2104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1408086627670 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1408086627670 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1408086627670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1917 " "Implemented 1917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1408086627670 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1408086627670 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1408086627670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1408086627670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408086627718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 15:10:27 2014 " "Processing ended: Fri Aug 15 15:10:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408086627718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408086627718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408086627718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408086627718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408086628926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408086628926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 15:10:28 2014 " "Processing started: Fri Aug 15 15:10:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408086628926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1408086628926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1408086628926 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1408086628998 ""}
{ "Info" "0" "" "Project  = CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Project  = CMOS_VIP_HDL_Demo" 0 0 "Fitter" 0 0 1408086628998 ""}
{ "Info" "0" "" "Revision = CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Revision = CMOS_VIP_HDL_Demo" 0 0 "Fitter" 0 0 1408086628998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1408086629150 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CMOS_VIP_HDL_Demo EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"CMOS_VIP_HDL_Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1408086629198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408086629278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408086629278 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408086629366 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408086629366 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408086629366 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408086629366 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1408086629366 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1408086629454 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408086629734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408086629734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408086629734 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1408086629734 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6309 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408086629742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6311 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408086629742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6313 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408086629742 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1408086629742 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1408086629750 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1408086629758 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4ij1 " "Entity dcfifo_4ij1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hhj1 " "Entity dcfifo_hhj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408086631547 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1408086631547 ""}
{ "Info" "ISTA_SDC_FOUND" "VIP_System.sdc " "Reading SDC File: 'VIP_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1408086631614 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631617 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1408086631617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1408086631618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1408086631745 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1408086631749 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666    cmos_pclk " "  41.666    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  41.666 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408086631750 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1408086631750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632137 ""}  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 34 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_pclk~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node cmos_pclk~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408086632138 ""}  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 62 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmos_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""}  } { { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 3497 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_rst_n~0  " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|WE_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|WE_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 51 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CAS_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CAS_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 50 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|RAS_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|RAS_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 49 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA\[10\] " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA\[10\]" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 331 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CS_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CS_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 47 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Destination node comb~2" {  } { { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~0 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~0" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1614 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~1 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~1" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1615 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~2 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~2" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1616 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~3 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~3" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1617 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1408086632139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408086632139 ""}  } { { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4845 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4010 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408086632141 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408086632141 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4489 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\|Equal0~7  " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\|Equal0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408086632142 ""}  } { { "../src/system_index/system_init_delay.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_init_delay.v" 78 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|Equal0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 2375 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408086632142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1408086633236 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408086633243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408086633244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408086633254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408086633263 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1408086633269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1408086633269 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1408086633277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1408086634314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1408086634321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1408086634321 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } } { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1408086634403 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[2\] lcd_dclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } } { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1408086634404 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } } { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 63 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1408086634404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408086634469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1408086636214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408086637221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1408086637253 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1408086641285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408086641286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1408086642403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1408086646107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1408086646107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408086648998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1408086649005 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1408086649005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.06 " "Total time spent on timing analysis during the Fitter is 4.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1408086649127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408086649216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408086650000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408086650084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408086651136 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408086652351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.fit.smsg " "Generated suppressed messages file D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1408086653633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408086654885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 15:10:54 2014 " "Processing ended: Fri Aug 15 15:10:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408086654885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408086654885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408086654885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1408086654885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1408086655993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408086655993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 15:10:55 2014 " "Processing started: Fri Aug 15 15:10:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408086655993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1408086655993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1408086655993 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1408086657328 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1408086657368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408086657846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 15:10:57 2014 " "Processing ended: Fri Aug 15 15:10:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408086657846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408086657846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408086657846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1408086657846 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1408086658489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1408086659111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408086659111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 15:10:58 2014 " "Processing started: Fri Aug 15 15:10:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408086659111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408086659111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo " "Command: quartus_sta CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408086659112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1408086659193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1408086659460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1408086659553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1408086659553 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4ij1 " "Entity dcfifo_4ij1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hhj1 " "Entity dcfifo_hhj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408086660202 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1408086660202 ""}
{ "Info" "ISTA_SDC_FOUND" "VIP_System.sdc " "Reading SDC File: 'VIP_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1408086660219 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660221 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1408086660222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660441 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1408086660444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1408086660462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1408086660572 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1408086660572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.132 " "Worst-case setup slack is -5.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.132       -10.079 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.132       -10.079 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607       -10.079 clk  " "   -1.607       -10.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360        -0.626 cmos_pclk  " "   -0.360        -0.626 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.004         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.004         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.426         0.000 altera_reserved_tck  " "   41.426         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086660574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.696 " "Worst-case hold slack is -1.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696        -3.386 cmos_pclk  " "   -1.696        -3.386 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -0.841 clk  " "   -0.423        -0.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.440         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 altera_reserved_tck  " "    0.455         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.455         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086660593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.872 " "Worst-case recovery slack is -1.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872      -150.832 cmos_pclk  " "   -1.872      -150.832 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.775         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.775         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.918         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.918         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.048         0.000 altera_reserved_tck  " "   48.048         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086660601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.019 " "Worst-case removal slack is -0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.264 cmos_pclk  " "   -0.019        -0.264 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.400         0.000 altera_reserved_tck  " "    1.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.081         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.081         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.186         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.186         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086660608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.681 " "Worst-case minimum pulse width slack is 4.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.681         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.681         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.679         0.000 clk  " "    9.679         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.698         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.513         0.000 cmos_pclk  " "   20.513         0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474         0.000 altera_reserved_tck  " "   49.474         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086660612 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1408086661047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1408086661106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1408086662404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1408086662779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1408086662779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.590 " "Worst-case setup slack is -4.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.590        -9.039 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.590        -9.039 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453        -9.319 clk  " "   -1.453        -9.319 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490        -0.828 cmos_pclk  " "   -0.490        -0.828 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.258         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.258         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.969         0.000 altera_reserved_tck  " "   41.969         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086662788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.447 " "Worst-case hold slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447        -2.890 cmos_pclk  " "   -1.447        -2.890 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372        -0.739 clk  " "   -0.372        -0.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "    0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.404         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086662813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.919 " "Worst-case recovery slack is -1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919      -149.130 cmos_pclk  " "   -1.919      -149.130 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.173         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.173         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.297         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.297         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.346         0.000 altera_reserved_tck  " "   48.346         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086662831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.057 " "Worst-case removal slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057         0.000 cmos_pclk  " "    0.057         0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255         0.000 altera_reserved_tck  " "    1.255         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.755         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.755         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.852         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.852         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086662856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.653 " "Worst-case minimum pulse width slack is 4.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.653         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.653         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687         0.000 clk  " "    9.687         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.698         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.522         0.000 cmos_pclk  " "   20.522         0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.329         0.000 altera_reserved_tck  " "   49.329         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086662867 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1408086663498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1408086663982 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1408086663982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.428 " "Worst-case setup slack is -2.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428        -4.781 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.428        -4.781 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703        -4.914 clk  " "   -0.703        -4.914 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.077 cmos_pclk  " "   -0.061        -0.077 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.233         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.233         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.391         0.000 altera_reserved_tck  " "   46.391         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086663999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.988 " "Worst-case hold slack is -0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988        -1.965 cmos_pclk  " "   -0.988        -1.965 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.351 clk  " "   -0.178        -0.351 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.157         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086664036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.787 " "Worst-case recovery slack is -0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787       -65.099 cmos_pclk  " "   -0.787       -65.099 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.075         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.075         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.142         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.142         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.289         0.000 altera_reserved_tck  " "   49.289         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086664061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.247 " "Worst-case removal slack is -0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247        -4.581 cmos_pclk  " "   -0.247        -4.581 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573         0.000 altera_reserved_tck  " "    0.573         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.372         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.434         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.434         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086664084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.747 " "Worst-case minimum pulse width slack is 4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.747         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.380         0.000 clk  " "    9.380         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.751         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.751         0.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.213         0.000 cmos_pclk  " "   20.213         0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468         0.000 altera_reserved_tck  " "   49.468         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1408086664105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1408086665593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1408086665595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408086665950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 15:11:05 2014 " "Processing ended: Fri Aug 15 15:11:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408086665950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408086665950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408086665950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408086665950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408086667388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408086667388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 15:11:07 2014 " "Processing started: Fri Aug 15 15:11:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408086667388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408086667388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408086667389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_8_1200mv_85c_slow.vo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_8_1200mv_85c_slow.vo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086668713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_8_1200mv_0c_slow.vo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_8_1200mv_0c_slow.vo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086669111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_min_1200mv_0c_fast.vo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_min_1200mv_0c_fast.vo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086669501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo.vo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo.vo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086669907 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_8_1200mv_85c_v_slow.sdo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_8_1200mv_85c_v_slow.sdo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086670290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_8_1200mv_0c_v_slow.sdo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_8_1200mv_0c_v_slow.sdo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086670699 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_min_1200mv_0c_v_fast.sdo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_min_1200mv_0c_v_fast.sdo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086671085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CMOS_VIP_HDL_Demo_v.sdo D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/ simulation " "Generated file CMOS_VIP_HDL_Demo_v.sdo in folder \"D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1408086671472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408086671685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 15:11:11 2014 " "Processing ended: Fri Aug 15 15:11:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408086671685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408086671685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408086671685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408086671685 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408086672406 ""}
