Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at a2dv2.v(472): always construct contains both blocking and non-blocking assignments File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 472
