[INF:CM0023] Creating log file ../../build/regression/Loop/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<109> s<108> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<26> c<1> s<15> l<1:1> el<1:14>
n<test> u<6> t<StringConst> p<12> s<11> l<2:4> el<2:8>
n<u1> u<7> t<StringConst> p<8> l<2:9> el<2:11>
n<> u<8> t<Name_of_instance> p<11> c<7> s<10> l<2:9> el<2:11>
n<> u<9> t<Ordered_port_connection> p<10> l<2:12> el<2:12>
n<> u<10> t<List_of_port_connections> p<11> c<9> l<2:12> el<2:12>
n<> u<11> t<Hierarchical_instance> p<12> c<8> l<2:9> el<2:13>
n<> u<12> t<Module_instantiation> p<13> c<6> l<2:4> el<2:14>
n<> u<13> t<Module_or_generate_item> p<14> c<12> l<2:4> el<2:14>
n<> u<14> t<Non_port_module_item> p<15> c<13> l<2:4> el<2:14>
n<> u<15> t<Module_item> p<26> c<14> s<25> l<2:4> el<2:14>
n<loop> u<16> t<StringConst> p<22> s<21> l<3:4> el<3:8>
n<u2> u<17> t<StringConst> p<18> l<3:9> el<3:11>
n<> u<18> t<Name_of_instance> p<21> c<17> s<20> l<3:9> el<3:11>
n<> u<19> t<Ordered_port_connection> p<20> l<3:12> el<3:12>
n<> u<20> t<List_of_port_connections> p<21> c<19> l<3:12> el<3:12>
n<> u<21> t<Hierarchical_instance> p<22> c<18> l<3:9> el<3:13>
n<> u<22> t<Module_instantiation> p<23> c<16> l<3:4> el<3:14>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:4> el<3:14>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<3:4> el<3:14>
n<> u<25> t<Module_item> p<26> c<24> l<3:4> el<3:14>
n<> u<26> t<Module_declaration> p<27> c<5> l<1:1> el<4:10>
n<> u<27> t<Description> p<108> c<26> s<44> l<1:1> el<4:10>
n<> u<28> t<Module_keyword> p<32> s<29> l<6:1> el<6:7>
n<loop> u<29> t<StringConst> p<32> s<31> l<6:8> el<6:12>
n<> u<30> t<Port> p<31> l<6:13> el<6:13>
n<> u<31> t<List_of_ports> p<32> c<30> l<6:12> el<6:14>
n<> u<32> t<Module_nonansi_header> p<43> c<28> s<42> l<6:1> el<6:15>
n<loop> u<33> t<StringConst> p<39> s<38> l<7:4> el<7:8>
n<u1> u<34> t<StringConst> p<35> l<7:9> el<7:11>
n<> u<35> t<Name_of_instance> p<38> c<34> s<37> l<7:9> el<7:11>
n<> u<36> t<Ordered_port_connection> p<37> l<7:12> el<7:12>
n<> u<37> t<List_of_port_connections> p<38> c<36> l<7:12> el<7:12>
n<> u<38> t<Hierarchical_instance> p<39> c<35> l<7:9> el<7:13>
n<> u<39> t<Module_instantiation> p<40> c<33> l<7:4> el<7:14>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<7:4> el<7:14>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<7:4> el<7:14>
n<> u<42> t<Module_item> p<43> c<41> l<7:4> el<7:14>
n<> u<43> t<Module_declaration> p<44> c<32> l<6:1> el<8:10>
n<> u<44> t<Description> p<108> c<43> s<107> l<6:1> el<8:10>
n<> u<45> t<Module_keyword> p<49> s<46> l<10:1> el<10:7>
n<test> u<46> t<StringConst> p<49> s<48> l<10:8> el<10:12>
n<> u<47> t<Port> p<48> l<10:13> el<10:13>
n<> u<48> t<List_of_ports> p<49> c<47> l<10:12> el<10:14>
n<> u<49> t<Module_nonansi_header> p<106> c<45> s<66> l<10:1> el<10:15>
n<> u<50> t<Data_type_or_implicit> p<60> s<59> l<12:14> el<12:14>
n<bht_row_width_p> u<51> t<StringConst> p<58> s<57> l<12:14> el<12:29>
n<10> u<52> t<IntConst> p<53> l<12:32> el<12:34>
n<> u<53> t<Primary_literal> p<54> c<52> l<12:32> el<12:34>
n<> u<54> t<Constant_primary> p<55> c<53> l<12:32> el<12:34>
n<> u<55> t<Constant_expression> p<56> c<54> l<12:32> el<12:34>
n<> u<56> t<Constant_mintypmax_expression> p<57> c<55> l<12:32> el<12:34>
n<> u<57> t<Constant_param_expression> p<58> c<56> l<12:32> el<12:34>
n<> u<58> t<Param_assignment> p<59> c<51> l<12:14> el<12:34>
n<> u<59> t<List_of_param_assignments> p<60> c<58> l<12:14> el<12:34>
n<> u<60> t<Parameter_declaration> p<61> c<50> l<12:4> el<12:34>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<12:4> el<12:35>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<12:4> el<12:35>
n<> u<63> t<Module_common_item> p<64> c<62> l<12:4> el<12:35>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<12:4> el<12:35>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<12:4> el<12:35>
n<> u<66> t<Module_item> p<106> c<65> s<105> l<12:4> el<12:35>
n<bht_row_width_p> u<67> t<StringConst> p<68> l<13:8> el<13:23>
n<> u<68> t<Primary_literal> p<69> c<67> l<13:8> el<13:23>
n<> u<69> t<Constant_primary> p<70> c<68> l<13:8> el<13:23>
n<> u<70> t<Constant_expression> p<100> c<69> s<98> l<13:8> el<13:23>
n<test> u<71> t<StringConst> p<93> s<87> l<14:6> el<14:10>
n<bht_row_width_p> u<72> t<StringConst> p<85> s<84> l<14:14> el<14:29>
n<bht_row_width_p> u<73> t<StringConst> p<74> l<14:30> el<14:45>
n<> u<74> t<Primary_literal> p<75> c<73> l<14:30> el<14:45>
n<> u<75> t<Primary> p<76> c<74> l<14:30> el<14:45>
n<> u<76> t<Expression> p<82> c<75> s<81> l<14:30> el<14:45>
n<2> u<77> t<IntConst> p<78> l<14:46> el<14:47>
n<> u<78> t<Primary_literal> p<79> c<77> l<14:46> el<14:47>
n<> u<79> t<Primary> p<80> c<78> l<14:46> el<14:47>
n<> u<80> t<Expression> p<82> c<79> l<14:46> el<14:47>
n<> u<81> t<BinOp_Minus> p<82> s<80> l<14:45> el<14:46>
n<> u<82> t<Expression> p<83> c<76> l<14:30> el<14:47>
n<> u<83> t<Mintypmax_expression> p<84> c<82> l<14:30> el<14:47>
n<> u<84> t<Param_expression> p<85> c<83> l<14:30> el<14:47>
n<> u<85> t<Named_parameter_assignment> p<86> c<72> l<14:13> el<14:48>
n<> u<86> t<List_of_parameter_assignments> p<87> c<85> l<14:13> el<14:48>
n<> u<87> t<Parameter_value_assignment> p<93> c<86> s<92> l<14:11> el<14:49>
n<u> u<88> t<StringConst> p<89> l<14:50> el<14:51>
n<> u<89> t<Name_of_instance> p<92> c<88> s<91> l<14:50> el<14:51>
n<> u<90> t<Ordered_port_connection> p<91> l<14:52> el<14:52>
n<> u<91> t<List_of_port_connections> p<92> c<90> l<14:52> el<14:52>
n<> u<92> t<Hierarchical_instance> p<93> c<89> l<14:50> el<14:53>
n<> u<93> t<Module_instantiation> p<94> c<71> l<14:6> el<14:54>
n<> u<94> t<Module_or_generate_item> p<95> c<93> l<14:6> el<14:54>
n<> u<95> t<Generate_item> p<96> c<94> l<14:6> el<14:54>
n<> u<96> t<Generate_block> p<98> c<95> s<97> l<14:6> el<14:54>
n<> u<97> t<End> p<98> l<15:4> el<15:7>
n<> u<98> t<Generate_block> p<100> c<96> l<13:25> el<15:7>
n<> u<99> t<IF> p<100> s<70> l<13:4> el<13:6>
n<> u<100> t<If_generate_construct> p<101> c<99> l<13:4> el<15:7>
n<> u<101> t<Conditional_generate_construct> p<102> c<100> l<13:4> el<15:7>
n<> u<102> t<Module_common_item> p<103> c<101> l<13:4> el<15:7>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<13:4> el<15:7>
n<> u<104> t<Non_port_module_item> p<105> c<103> l<13:4> el<15:7>
n<> u<105> t<Module_item> p<106> c<104> l<13:4> el<15:7>
n<> u<106> t<Module_declaration> p<107> c<49> l<10:1> el<16:10>
n<> u<107> t<Description> p<108> c<106> l<10:1> el<16:10>
n<> u<108> t<Source_text> p<109> c<27> l<1:1> el<16:10>
n<> u<109> t<Top_level_rule> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] dut.sv:6: No timescale set for "loop".

[WRN:PA0205] dut.sv:10: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:6: Compile module "work@loop".

[INF:CP0303] dut.sv:10: Compile module "work@test".

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:13: Compile generate block "work@top.u1.genblk1".

[INF:CP0335] dut.sv:13: Compile generate block "work@top.u1.genblk1.u.genblk1".

[INF:CP0335] dut.sv:13: Compile generate block "work@top.u1.genblk1.u.genblk1.u.genblk1".

[INF:CP0335] dut.sv:13: Compile generate block "work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1".

[INF:CP0335] dut.sv:13: Compile generate block "work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1".

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[ERR:EL0507] dut.sv:7: Instantiation loop for "work@loop",
             dut.sv:3: previous instantiation.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 12.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Loop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Loop/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Loop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@loop (work@loop) dut.sv:6:1: , endln:8:10, parent:work@top
  |vpiFullName:work@loop
  |vpiDefName:work@loop
|uhdmallModules:
\_module: work@test (work@test) dut.sv:10:1: , endln:16:10, parent:work@top
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.bht_row_width_p), line:12:14, endln:12:29, parent:work@test
    |UINT:10
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:bht_row_width_p
    |vpiFullName:work@test.bht_row_width_p
  |vpiParamAssign:
  \_param_assign: , line:12:14, endln:12:34, parent:work@test
    |vpiRhs:
    \_constant: , line:12:32, endln:12:34
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.bht_row_width_p), line:12:14, endln:12:29, parent:work@test
  |vpiDefName:work@test
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@test (work@top.u1) dut.sv:2:4: , endln:2:14, parent:work@top
    |vpiName:u1
    |vpiFullName:work@top.u1
    |vpiParameter:
    \_parameter: (work@top.u1.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , parent:work@top.u1.bht_row_width_p
      |vpiName:bht_row_width_p
      |vpiFullName:work@top.u1.bht_row_width_p
    |vpiParamAssign:
    \_param_assign: , line:12:14, endln:12:34, parent:work@top.u1
      |vpiRhs:
      \_constant: , line:12:32, endln:12:34
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u1.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1
    |vpiDefName:work@test
    |vpiDefFile:dut.sv
    |vpiDefLineNo:10
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.u1.genblk1), line:13:4, endln:15:7, parent:work@top.u1
      |vpiName:genblk1
      |vpiFullName:work@top.u1.genblk1
      |vpiGenScope:
      \_gen_scope: (work@top.u1.genblk1), parent:work@top.u1.genblk1
        |vpiFullName:work@top.u1.genblk1
        |vpiModule:
        \_module: work@test (work@top.u1.genblk1.u) dut.sv:14:6: , endln:14:54, parent:work@top.u1.genblk1
          |vpiName:u
          |vpiFullName:work@top.u1.genblk1.u
          |vpiParameter:
          \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1.genblk1.u
            |UINT:10
            |vpiTypespec:
            \_int_typespec: , parent:work@top.u1.genblk1.u.bht_row_width_p
            |vpiName:bht_row_width_p
            |vpiFullName:work@top.u1.genblk1.u.bht_row_width_p
          |vpiParamAssign:
          \_param_assign: , line:12:14, endln:12:34, parent:work@top.u1.genblk1.u
            |vpiOverriden:1
            |vpiRhs:
            \_constant: , line:12:32, endln:12:34
              |vpiDecompile:8
              |vpiSize:32
              |INT:8
              |vpiTypespec:
              \_int_typespec: 
              |vpiConstType:7
            |vpiLhs:
            \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
              |UINT:10
              |vpiTypespec:
              \_int_typespec: , parent:work@top.u1.genblk1.u.bht_row_width_p
              |vpiName:bht_row_width_p
              |vpiFullName:work@top.u1.genblk1.u.bht_row_width_p
          |vpiDefName:work@test
          |vpiDefFile:dut.sv
          |vpiDefLineNo:10
          |vpiGenScopeArray:
          \_gen_scope_array: (work@top.u1.genblk1.u.genblk1), line:13:4, endln:15:7, parent:work@top.u1.genblk1.u
            |vpiName:genblk1
            |vpiFullName:work@top.u1.genblk1.u.genblk1
            |vpiGenScope:
            \_gen_scope: (work@top.u1.genblk1.u.genblk1), parent:work@top.u1.genblk1.u.genblk1
              |vpiFullName:work@top.u1.genblk1.u.genblk1
              |vpiModule:
              \_module: work@test (work@top.u1.genblk1.u.genblk1.u) dut.sv:14:6: , endln:14:54, parent:work@top.u1.genblk1.u.genblk1
                |vpiName:u
                |vpiFullName:work@top.u1.genblk1.u.genblk1.u
                |vpiParameter:
                \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1.genblk1.u.genblk1.u
                  |UINT:10
                  |vpiTypespec:
                  \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.bht_row_width_p
                  |vpiName:bht_row_width_p
                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.bht_row_width_p
                |vpiParamAssign:
                \_param_assign: , line:12:14, endln:12:34, parent:work@top.u1.genblk1.u.genblk1.u
                  |vpiOverriden:1
                  |vpiRhs:
                  \_constant: , line:12:32, endln:12:34
                    |vpiDecompile:6
                    |vpiSize:32
                    |INT:6
                    |vpiTypespec:
                    \_int_typespec: 
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                    |UINT:10
                    |vpiTypespec:
                    \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.bht_row_width_p
                    |vpiName:bht_row_width_p
                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.bht_row_width_p
                |vpiDefName:work@test
                |vpiDefFile:dut.sv
                |vpiDefLineNo:10
                |vpiGenScopeArray:
                \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:13:4, endln:15:7, parent:work@top.u1.genblk1.u.genblk1.u
                  |vpiName:genblk1
                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1
                  |vpiGenScope:
                  \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1), parent:work@top.u1.genblk1.u.genblk1.u.genblk1
                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1
                    |vpiModule:
                    \_module: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u) dut.sv:14:6: , endln:14:54, parent:work@top.u1.genblk1.u.genblk1.u.genblk1
                      |vpiName:u
                      |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u
                      |vpiParameter:
                      \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u
                        |UINT:10
                        |vpiTypespec:
                        \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                        |vpiName:bht_row_width_p
                        |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                      |vpiParamAssign:
                      \_param_assign: , line:12:14, endln:12:34, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u
                        |vpiOverriden:1
                        |vpiRhs:
                        \_constant: , line:12:32, endln:12:34
                          |vpiDecompile:4
                          |vpiSize:32
                          |INT:4
                          |vpiTypespec:
                          \_int_typespec: 
                          |vpiConstType:7
                        |vpiLhs:
                        \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                          |UINT:10
                          |vpiTypespec:
                          \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                          |vpiName:bht_row_width_p
                          |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                      |vpiDefName:work@test
                      |vpiDefFile:dut.sv
                      |vpiDefLineNo:10
                      |vpiGenScopeArray:
                      \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:13:4, endln:15:7, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u
                        |vpiName:genblk1
                        |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                        |vpiGenScope:
                        \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                          |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                          |vpiModule:
                          \_module: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u) dut.sv:14:6: , endln:14:54, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                            |vpiName:u
                            |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                            |vpiParameter:
                            \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                              |UINT:10
                              |vpiTypespec:
                              \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                              |vpiName:bht_row_width_p
                              |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                            |vpiParamAssign:
                            \_param_assign: , line:12:14, endln:12:34, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                              |vpiOverriden:1
                              |vpiRhs:
                              \_constant: , line:12:32, endln:12:34
                                |vpiDecompile:2
                                |vpiSize:32
                                |INT:2
                                |vpiTypespec:
                                \_int_typespec: 
                                |vpiConstType:7
                              |vpiLhs:
                              \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                                |UINT:10
                                |vpiTypespec:
                                \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                |vpiName:bht_row_width_p
                                |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                            |vpiDefName:work@test
                            |vpiDefFile:dut.sv
                            |vpiDefLineNo:10
                            |vpiGenScopeArray:
                            \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:13:4, endln:15:7, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                              |vpiName:genblk1
                              |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                              |vpiGenScope:
                              \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                                |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                                |vpiModule:
                                \_module: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u) dut.sv:14:6: , endln:14:54, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                                  |vpiName:u
                                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                                  |vpiParameter:
                                  \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                                    |UINT:10
                                    |vpiTypespec:
                                    \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                    |vpiName:bht_row_width_p
                                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                  |vpiParamAssign:
                                  \_param_assign: , line:12:14, endln:12:34, parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                                    |vpiOverriden:1
                                    |vpiRhs:
                                    \_constant: , line:12:32, endln:12:34
                                      |vpiDecompile:0
                                      |vpiSize:32
                                      |INT:0
                                      |vpiTypespec:
                                      \_int_typespec: 
                                      |vpiConstType:7
                                    |vpiLhs:
                                    \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                                      |UINT:10
                                      |vpiTypespec:
                                      \_int_typespec: , parent:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                      |vpiName:bht_row_width_p
                                      |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                  |vpiDefName:work@test
                                  |vpiDefFile:dut.sv
                                  |vpiDefLineNo:10
  |vpiModule:
  \_module: work@loop (work@top.u2) dut.sv:3:4: , endln:3:14, parent:work@top
    |vpiName:u2
    |vpiFullName:work@top.u2
    |vpiDefName:work@loop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:6
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiModule:
    \_module: work@loop (work@top.u2.u1) dut.sv:7:4: , endln:7:14, parent:work@top.u2
      |vpiName:u1
      |vpiFullName:work@top.u2.u1
      |vpiDefName:work@loop
      |vpiDefFile:dut.sv
      |vpiDefLineNo:6
      |vpiInstance:
      \_module: work@loop (work@top.u2) dut.sv:3:4: , endln:3:14, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Loop/dut.sv | ${SURELOG_DIR}/build/regression/Loop/roundtrip/dut_000.sv | 4 | 16 | 

