

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_cordic_loop'
================================================================
* Date:           Sun Nov 13 22:57:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.60 ns|  6.581 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  92.400 ns|  92.400 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordic_loop  |       12|       12|         3|          1|          1|    11|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    253|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      12|      3|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     114|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_Pipeline_cordic_loop_angles_V_ROM_AUTO_1R  |        0|  12|   3|    0|    11|   12|     1|          132|
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                          |        0|  12|   3|    0|    11|   12|     1|          132|
    +------------+----------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_130_p2       |         +|   0|  0|  13|           4|           1|
    |theta_out_V_1_fu_221_p2  |         +|   0|  0|  20|          15|          15|
    |x_cordic_V_1_fu_175_p2   |         +|   0|  0|  20|          15|          15|
    |y_cordic_V_1_fu_193_p2   |         +|   0|  0|  20|          15|          15|
    |theta_out_V_2_fu_227_p2  |         -|   0|  0|  20|          15|          15|
    |x_cordic_V_2_fu_187_p2   |         -|   0|  0|  20|          15|          15|
    |y_cordic_V_fu_181_p2     |         -|   0|  0|  20|          15|          15|
    |r_V_1_fu_161_p2          |      ashr|   0|  0|  32|          15|          15|
    |r_V_fu_155_p2            |      ashr|   0|  0|  32|          15|          15|
    |icmp_ln36_fu_124_p2      |      icmp|   0|  0|   9|           4|           4|
    |theta_out_V_3_fu_233_p3  |    select|   0|  0|  15|           1|          15|
    |x_cordic_V_3_fu_199_p3   |    select|   0|  0|  15|           1|          15|
    |y_cordic_V_2_fu_207_p3   |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 253|         132|         172|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                |   9|          2|    4|          8|
    |ap_sig_allocacmp_p_Val2_load        |   9|          2|   15|         30|
    |ap_sig_allocacmp_x_cordic_V_load_1  |   9|          2|   15|         30|
    |i_fu_58                             |   9|          2|    4|          8|
    |p_Val2_s_fu_54                      |   9|          2|   15|         30|
    |theta_out_V_fu_46                   |   9|          2|   15|         30|
    |x_cordic_V_fu_50                    |   9|          2|   15|         30|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  81|         18|   85|        170|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |angles_V_load_reg_310             |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_291                       |   4|   0|    4|          0|
    |i_fu_58                           |   4|   0|    4|          0|
    |icmp_ln36_reg_296                 |   1|   0|    1|          0|
    |p_Val2_s_fu_54                    |  15|   0|   15|          0|
    |theta_out_V_fu_46                 |  15|   0|   15|          0|
    |tmp_reg_305                       |   1|   0|    1|          0|
    |x_cordic_V_3_reg_315              |  15|   0|   15|          0|
    |x_cordic_V_fu_50                  |  15|   0|   15|          0|
    |y_cordic_V_2_reg_320              |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 102|   0|  102|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|select_ln1697            |   in|   15|     ap_none|                        select_ln1697|        scalar|
|select_ln1697_1          |   in|   15|     ap_none|                      select_ln1697_1|        scalar|
|x_cordic_V_1_out         |  out|   15|      ap_vld|                     x_cordic_V_1_out|       pointer|
|x_cordic_V_1_out_ap_vld  |  out|    1|      ap_vld|                     x_cordic_V_1_out|       pointer|
|theta_out_V_out          |  out|   15|      ap_vld|                      theta_out_V_out|       pointer|
|theta_out_V_out_ap_vld   |  out|    1|      ap_vld|                      theta_out_V_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%theta_out_V = alloca i32 1"   --->   Operation 6 'alloca' 'theta_out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_cordic_V = alloca i32 1"   --->   Operation 7 'alloca' 'x_cordic_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln1697_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %select_ln1697_1"   --->   Operation 10 'read' 'select_ln1697_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln1697_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %select_ln1697"   --->   Operation 11 'read' 'select_ln1697_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 %select_ln1697_read, i15 %p_Val2_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 %select_ln1697_1_read, i15 %x_cordic_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %theta_out_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln36 = icmp_eq  i4 %i_1, i4 11" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 19 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln36 = add i4 %i_1, i4 1" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 21 'add' 'add_ln36' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body.split_ifconv, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EErsEi.exit611_ifconv.exitStub" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 22 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1534_cast5 = zext i4 %i_1" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 23 'zext' 'trunc_ln1534_cast5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%angles_V_addr = getelementptr i12 %angles_V, i64 0, i64 %trunc_ln1534_cast5"   --->   Operation 24 'getelementptr' 'angles_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 25 'load' 'angles_V_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 11> <ROM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %i" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 26 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_cordic_V_load_1 = load i15 %x_cordic_V"   --->   Operation 27 'load' 'x_cordic_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_load = load i15 %p_Val2_s"   --->   Operation 28 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1534 = zext i4 %i_1"   --->   Operation 29 'zext' 'zext_ln1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.88ns)   --->   "%r_V = ashr i15 %p_Val2_load, i15 %zext_ln1534"   --->   Operation 30 'ashr' 'r_V' <Predicate = true> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.88ns)   --->   "%r_V_1 = ashr i15 %x_cordic_V_load_1, i15 %zext_ln1534"   --->   Operation 31 'ashr' 'r_V_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %p_Val2_load, i32 14"   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 33 'load' 'angles_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 11> <ROM>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%x_cordic_V_1 = add i15 %r_V, i15 %x_cordic_V_load_1"   --->   Operation 34 'add' 'x_cordic_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.94ns)   --->   "%y_cordic_V = sub i15 %p_Val2_load, i15 %r_V_1"   --->   Operation 35 'sub' 'y_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.94ns)   --->   "%x_cordic_V_2 = sub i15 %x_cordic_V_load_1, i15 %r_V"   --->   Operation 36 'sub' 'x_cordic_V_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%y_cordic_V_1 = add i15 %r_V_1, i15 %p_Val2_load"   --->   Operation 37 'add' 'y_cordic_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.75ns)   --->   "%x_cordic_V_3 = select i1 %tmp, i15 %x_cordic_V_2, i15 %x_cordic_V_1"   --->   Operation 38 'select' 'x_cordic_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "%y_cordic_V_2 = select i1 %tmp, i15 %y_cordic_V_1, i15 %y_cordic_V"   --->   Operation 39 'select' 'y_cordic_V_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%theta_out_V_load_1 = load i15 %theta_out_V"   --->   Operation 50 'load' 'theta_out_V_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%x_cordic_V_load = load i15 %x_cordic_V"   --->   Operation 51 'load' 'x_cordic_V_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %x_cordic_V_1_out, i15 %x_cordic_V_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta_out_V_out, i15 %theta_out_V_load_1"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%theta_out_V_load = load i15 %theta_out_V"   --->   Operation 40 'load' 'theta_out_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1566 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 41 'specloopname' 'specloopname_ln1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i12 %angles_V_load"   --->   Operation 42 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.94ns)   --->   "%theta_out_V_1 = add i15 %zext_ln859, i15 %theta_out_V_load"   --->   Operation 43 'add' 'theta_out_V_1' <Predicate = (!tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.94ns)   --->   "%theta_out_V_2 = sub i15 %theta_out_V_load, i15 %zext_ln859"   --->   Operation 44 'sub' 'theta_out_V_2' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.75ns)   --->   "%theta_out_V_3 = select i1 %tmp, i15 %theta_out_V_2, i15 %theta_out_V_1"   --->   Operation 45 'select' 'theta_out_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln36 = store i15 %y_cordic_V_2, i15 %p_Val2_s" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln36 = store i15 %x_cordic_V_3, i15 %x_cordic_V" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 47 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln36 = store i15 %theta_out_V_3, i15 %theta_out_V" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body" [cordic_HLS/cordiccart2pol.cpp:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln1697]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln1697_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_cordic_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta_out_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angles_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
theta_out_V          (alloca           ) [ 0111]
x_cordic_V           (alloca           ) [ 0111]
p_Val2_s             (alloca           ) [ 0111]
i                    (alloca           ) [ 0100]
select_ln1697_1_read (read             ) [ 0000]
select_ln1697_read   (read             ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
i_1                  (load             ) [ 0110]
specpipeline_ln0     (specpipeline     ) [ 0000]
icmp_ln36            (icmp             ) [ 0110]
empty                (speclooptripcount) [ 0000]
add_ln36             (add              ) [ 0000]
br_ln36              (br               ) [ 0000]
trunc_ln1534_cast5   (zext             ) [ 0000]
angles_V_addr        (getelementptr    ) [ 0110]
store_ln36           (store            ) [ 0000]
x_cordic_V_load_1    (load             ) [ 0000]
p_Val2_load          (load             ) [ 0000]
zext_ln1534          (zext             ) [ 0000]
r_V                  (ashr             ) [ 0000]
r_V_1                (ashr             ) [ 0000]
tmp                  (bitselect        ) [ 0101]
angles_V_load        (load             ) [ 0101]
x_cordic_V_1         (add              ) [ 0000]
y_cordic_V           (sub              ) [ 0000]
x_cordic_V_2         (sub              ) [ 0000]
y_cordic_V_1         (add              ) [ 0000]
x_cordic_V_3         (select           ) [ 0101]
y_cordic_V_2         (select           ) [ 0101]
theta_out_V_load     (load             ) [ 0000]
specloopname_ln1566  (specloopname     ) [ 0000]
zext_ln859           (zext             ) [ 0000]
theta_out_V_1        (add              ) [ 0000]
theta_out_V_2        (sub              ) [ 0000]
theta_out_V_3        (select           ) [ 0000]
store_ln36           (store            ) [ 0000]
store_ln36           (store            ) [ 0000]
store_ln36           (store            ) [ 0000]
br_ln36              (br               ) [ 0000]
theta_out_V_load_1   (load             ) [ 0000]
x_cordic_V_load      (load             ) [ 0000]
write_ln0            (write            ) [ 0000]
write_ln0            (write            ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln1697">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1697"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln1697_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1697_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_cordic_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_cordic_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta_out_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_out_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="angles_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="theta_out_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="theta_out_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_cordic_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_cordic_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_Val2_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln1697_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="15" slack="0"/>
<pin id="64" dir="0" index="1" bw="15" slack="0"/>
<pin id="65" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1697_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="select_ln1697_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="15" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="0"/>
<pin id="71" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1697_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="15" slack="0"/>
<pin id="84" dir="0" index="2" bw="15" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="angles_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_V_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angles_V_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="15" slack="0"/>
<pin id="113" dir="0" index="1" bw="15" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln36_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln36_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln1534_cast5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1534_cast5/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln36_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_cordic_V_load_1_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="1"/>
<pin id="148" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_cordic_V_load_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="1"/>
<pin id="151" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln1534_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1534/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="r_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="r_V_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="15" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="15" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_cordic_V_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="15" slack="0"/>
<pin id="178" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_cordic_V_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="y_cordic_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="0"/>
<pin id="183" dir="0" index="1" bw="15" slack="0"/>
<pin id="184" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_cordic_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_cordic_V_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_cordic_V_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="y_cordic_V_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="15" slack="0"/>
<pin id="195" dir="0" index="1" bw="15" slack="0"/>
<pin id="196" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_cordic_V_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_cordic_V_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="15" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_cordic_V_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="y_cordic_V_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="0"/>
<pin id="210" dir="0" index="2" bw="15" slack="0"/>
<pin id="211" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_cordic_V_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="theta_out_V_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="2"/>
<pin id="217" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="theta_out_V_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln859_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="1"/>
<pin id="220" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="theta_out_V_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="0" index="1" bw="15" slack="0"/>
<pin id="224" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="theta_out_V_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="theta_out_V_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="12" slack="0"/>
<pin id="230" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="theta_out_V_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="theta_out_V_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="15" slack="0"/>
<pin id="236" dir="0" index="2" bw="15" slack="0"/>
<pin id="237" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="theta_out_V_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln36_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="1"/>
<pin id="242" dir="0" index="1" bw="15" slack="2"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln36_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="1"/>
<pin id="246" dir="0" index="1" bw="15" slack="2"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln36_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="2"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="theta_out_V_load_1_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="15" slack="1"/>
<pin id="255" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="theta_out_V_load_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="x_cordic_V_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="15" slack="1"/>
<pin id="259" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_cordic_V_load/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="theta_out_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="0"/>
<pin id="263" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="theta_out_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="x_cordic_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="15" slack="0"/>
<pin id="271" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="x_cordic_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_Val2_s_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln36_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="300" class="1005" name="angles_V_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="angles_V_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="310" class="1005" name="angles_V_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="1"/>
<pin id="312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="angles_V_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="x_cordic_V_3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="1"/>
<pin id="317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x_cordic_V_3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="y_cordic_V_2_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="1"/>
<pin id="322" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="y_cordic_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="62" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="145"><net_src comp="130" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="146" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="152" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="149" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="155" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="146" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="149" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="161" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="146" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="155" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="161" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="149" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="167" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="187" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="175" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="167" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="193" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="181" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="215" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="215" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="218" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="221" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="252"><net_src comp="233" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="264"><net_src comp="46" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="272"><net_src comp="50" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="280"><net_src comp="54" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="287"><net_src comp="58" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="294"><net_src comp="121" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="299"><net_src comp="124" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="88" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="308"><net_src comp="167" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="313"><net_src comp="95" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="318"><net_src comp="199" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="323"><net_src comp="207" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_cordic_V_1_out | {2 }
	Port: theta_out_V_out | {2 }
	Port: angles_V | {}
 - Input state : 
	Port: cordiccart2pol_Pipeline_cordic_loop : select_ln1697 | {1 }
	Port: cordiccart2pol_Pipeline_cordic_loop : select_ln1697_1 | {1 }
	Port: cordiccart2pol_Pipeline_cordic_loop : angles_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln36 : 2
		add_ln36 : 2
		br_ln36 : 3
		trunc_ln1534_cast5 : 2
		angles_V_addr : 3
		angles_V_load : 4
		store_ln36 : 3
	State 2
		r_V : 1
		r_V_1 : 1
		tmp : 1
		x_cordic_V_1 : 2
		y_cordic_V : 2
		x_cordic_V_2 : 2
		y_cordic_V_1 : 2
		x_cordic_V_3 : 3
		y_cordic_V_2 : 3
		write_ln0 : 1
		write_ln0 : 1
	State 3
		theta_out_V_1 : 1
		theta_out_V_2 : 1
		theta_out_V_3 : 2
		store_ln36 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln36_fu_130         |    0    |    13   |
|    add   |       x_cordic_V_1_fu_175       |    0    |    20   |
|          |       y_cordic_V_1_fu_193       |    0    |    20   |
|          |       theta_out_V_1_fu_221      |    0    |    20   |
|----------|---------------------------------|---------|---------|
|   ashr   |            r_V_fu_155           |    0    |    32   |
|          |           r_V_1_fu_161          |    0    |    32   |
|----------|---------------------------------|---------|---------|
|          |        y_cordic_V_fu_181        |    0    |    20   |
|    sub   |       x_cordic_V_2_fu_187       |    0    |    20   |
|          |       theta_out_V_2_fu_227      |    0    |    20   |
|----------|---------------------------------|---------|---------|
|          |       x_cordic_V_3_fu_199       |    0    |    15   |
|  select  |       y_cordic_V_2_fu_207       |    0    |    15   |
|          |       theta_out_V_3_fu_233      |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln36_fu_124        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|   read   | select_ln1697_1_read_read_fu_62 |    0    |    0    |
|          |  select_ln1697_read_read_fu_68  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_74      |    0    |    0    |
|          |      write_ln0_write_fu_81      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |    trunc_ln1534_cast5_fu_136    |    0    |    0    |
|   zext   |        zext_ln1534_fu_152       |    0    |    0    |
|          |        zext_ln859_fu_218        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_167           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   251   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|angles_V_addr_reg_300|    4   |
|angles_V_load_reg_310|   12   |
|     i_1_reg_291     |    4   |
|      i_reg_284      |    4   |
|  icmp_ln36_reg_296  |    1   |
|   p_Val2_s_reg_277  |   15   |
| theta_out_V_reg_261 |   15   |
|     tmp_reg_305     |    1   |
| x_cordic_V_3_reg_315|   15   |
|  x_cordic_V_reg_269 |   15   |
| y_cordic_V_2_reg_320|   15   |
+---------------------+--------+
|        Total        |   101  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   251  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   101  |   260  |
+-----------+--------+--------+--------+
