# LSPè€ƒè¯• 2023å¹´7æœˆ6æ—¥ï¼ˆè‹±æ–‡ç‰ˆï¼‰
> ğŸ§  **AIæ¨æ¼”ç‰ˆæœ¬** - æœ¬è¯•å·PDFæ— å®˜æ–¹ç­”æ¡ˆï¼Œä»¥ä¸‹ä¸ºæ¨æ¼”è§£æ

## è€ƒè¯•ä¿¡æ¯
- æ—¥æœŸï¼š2023å¹´7æœˆ6æ—¥
- è¯­è¨€ï¼šæ·å…‹è¯­/è‹±è¯­
- åŒ…å«ç»Ÿè®¡æ•°æ®å›¾è¡¨

---

## ç¬¬1é¢˜ - Shannonå±•å¼€ (6åˆ†)
**é¢˜ç›®ï¼š** å°†ç”µè·¯çš„X,Y=f(A,B,C)å‡½æ•°ç”¨Shannonå±•å¼€åˆ†è§£
**[English]** Decompose the circuit functions X,Y=f(A,B,C) using Shannon expansion

$$X,Y = (\overline{C} \land f_0(A,B)) \lor (C \land f_1(A,B))$$

---

## ç¬¬2é¢˜ - 8ä½åŠ æ³•å™¨è¿ç®— (4åˆ†)
**é¢˜ç›®ï¼š** åœ¨8ä½åŠ æ³•å™¨ä¸Šæ‰§è¡Œ96+97+98+99
**[English]** Perform 96+97+98+99 on an 8-bit adder

**è®¡ç®—ï¼š**
- 96+97+98+99 = 390
- 390 mod 256 = 134
- 134çš„äºŒè¿›åˆ¶ï¼š10000110

**ç­”æ¡ˆï¼š**
- a) **unsignedï¼ˆæ— ç¬¦å·ï¼‰**: **134**
- b) **signedï¼ˆäºŒè¿›åˆ¶è¡¥ç æœ‰ç¬¦å·ï¼‰**: **-122**ï¼ˆå› ä¸ºæœ€é«˜ä½æ˜¯1ï¼‰

---

## ç¬¬3é¢˜ - 1:4è§£å¤ç”¨å™¨è®¾è®¡ (5åˆ†)
**é¢˜ç›®ï¼š** ç”»å‡ºè§£å¤ç”¨å™¨çš„é€»è¾‘ç”µè·¯å›¾
**[English]** Draw the logic circuit diagram of the demultiplexer

**é€»è¾‘æ–¹ç¨‹ï¼š**
```
x0 = Data and (not y1) and (not y0)
x1 = Data and (not y1) and y0
x2 = Data and y1 and (not y0)
x3 = Data and y1 and y0
```

---

## ç¬¬4é¢˜ - RSé”å­˜å™¨ä»¿çœŸ (5åˆ†)
**é¢˜ç›®ï¼š** ç»™å®šè¾“å…¥A, B, Cåœ¨æ—¶é—´t0-t4çš„å€¼ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼
**[English]** Given inputs A, B, C values at times t0-t4, write the values of X and Y outputs

**è¾“å…¥åºåˆ—ï¼š**
```
A = 1 | 0 | 1 | 0 | 1
B = 0 | 0 | 1 | 0 | 0
C = 0 | 1 | 0 | 0 | 0
    t0  t1  t2  t3  t4
```

---

## ç¬¬5é¢˜ - VHDLä»£ç RTLåˆ†æ (10åˆ†)
**é¢˜ç›®ï¼š** ç”»å‡ºRTLè§†å›¾å¹¶å‘½åç”µè·¯
**[English]** Draw the RTL view and name the circuit

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity XXX is port(a, b : in std_logic; c : out std_logic); end entity;
architecture beh of XXX is 
begin 
  process (a,b) 
    variable d:std_logic:='0'; 
    variable e:integer range 0 to 25:=0;
  begin 
    if b='0' then 
      e:=0; d:='0'; 
    elsif rising_edge(a) then 
      if e<25 then 
        e:=e+1; 
      else 
        e:=0; d:=not d; 
      end if;
    end if; 
    c<=d; 
  end process; 
end architecture;
```

**ç­”æ¡ˆï¼š**
- **åç§°ï¼š26åˆ†é¢‘å™¨** (Frequency Divider by 26)
- æ¯26ä¸ªæ—¶é’Ÿå‘¨æœŸè¾“å‡ºç¿»è½¬ä¸€æ¬¡
- bæ˜¯å¼‚æ­¥å¤ä½

---

## ç¬¬6é¢˜ - è§£å¤ç”¨å™¨VHDLæè¿° (5åˆ†)
**é¢˜ç›®ï¼š** ç”¨VHDLæè¿°è§£å¤ç”¨å™¨
**[English]** Describe the demultiplexer in VHDL

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity yyy is 
  port(Data: in std_logic; 
       y: in std_logic_vector(1 downto 0); 
       x: out std_logic_vector(3 downto 0));
end entity;
architecture dataflow of yyy is
begin
  process(Data, y)
  begin
    x <= (others => '0');
    x(to_integer(unsigned(y))) <= Data;
  end process;
end architecture;
```

---

## ç¬¬7é¢˜ - 16åˆ†é¢‘å™¨è®¾è®¡ (10åˆ†)
**é¢˜ç›®ï¼š** å®Œæˆç”µè·¯å®ç°CLKçš„åŒæ­¥16åˆ†é¢‘å™¨
**[English]** Complete the circuit to implement synchronous divide-by-16 of CLK

**è®¾è®¡ï¼š**
- 4ä½è®¡æ•°å™¨ï¼ˆDè§¦å‘å™¨ï¼‰
- +1åŠ æ³•å™¨
- DIV16è¾“å‡ºæœ€é«˜ä½

---

## ç¬¬8é¢˜ - åˆ†æ”¯é¢„æµ‹å™¨ (5åˆ†)
> ğŸ›‘ **éè€ƒç‚¹æç¤º (Not on Exam):** æ ¹æ®2026å¹´è€ƒè¯•è¯´æ˜ï¼Œåˆ†æ”¯é¢„æµ‹å™¨è®¡ç®—é¢˜æœ¬æ¬¡ä¸è€ƒï¼Œå¯æˆ˜ç•¥æ€§è·³è¿‡ã€‚

**é¢˜ç›®ï¼š** Cç¨‹åºåœ¨æ•°ç»„ä¸­æŸ¥æ‰¾æœ€å¤§å€¼ï¼š
**[English]** C program finds maximum in array:

```c
int data[] = { 0, 1, -2, 3, 4, -5, -6, -7, 8, 9 };
int max = INT_MIN;
for (int i = 0; i < sizeof(data)/sizeof(int); i++)
{ 
  if (data[i] > max) max = data[i];
}
```

**ç­”æ¡ˆï¼š**
- 1ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹NTï¼‰ï¼šmisses = ?
- 2ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹WTï¼‰ï¼šmisses = ?

---

## ç¬¬9é¢˜ - é™„åŠ é¢˜ï¼šè¾¹æ²¿æ£€æµ‹å™¨ (10åˆ†)
**é¢˜ç›®ï¼š** å½“Dè¾“å…¥æ”¹å˜å€¼æ—¶ï¼ŒYè¾“å‡ºä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„'1'
**[English]** When D input changes value, Y outputs '1' for one clock cycle

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity Edges is 
  port (clk, Reset, D : in std_logic; Y: out std_logic);
end entity;
architecture rtl of Edges is
  signal D_reg : std_logic := '0';
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if Reset = '1' then
        D_reg <= '0';
        Y <= '0';
      else
        Y <= D xor D_reg;
        D_reg <= D;
      end if;
    end if;
  end process;
end architecture;
```

---

## çŸ¥è¯†ç‚¹æ€»ç»“

### æœ¬æ¬¡è€ƒè¯•é‡ç‚¹
1. Shannonå±•å¼€
2. **8ä½æœ‰ç¬¦å·/æ— ç¬¦å·è¿ç®—**
3. è§£å¤ç”¨å™¨è®¾è®¡
4. RSé”å­˜å™¨ä»¿çœŸ
5. **VHDLä»£ç RTLåˆ†æ**ï¼ˆåˆ†é¢‘å™¨ï¼‰
6. è§£å¤ç”¨å™¨VHDL
7. 16åˆ†é¢‘å™¨è®¾è®¡
8. **åˆ†æ”¯é¢„æµ‹å™¨**
9. è¾¹æ²¿æ£€æµ‹å™¨

### é‡è¦ç­”æ¡ˆ
- 96+97+98+99 = 390 â†’ unsigned: 134, signed: -122
- 26åˆ†é¢‘å™¨è¯†åˆ«
