{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 13:03:06 2014 " "Info: Processing started: Tue Nov 04 13:03:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_OV7670 -c DE1_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_OV7670 -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/delay_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/delay_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_5 " "Info: Found entity 1: delay_5" {  } { { "SRC/delay_5.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/delay_5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/sin.v 32 32 " "Info: Found 32 design units, including 32 entities, in source file SRC/sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_altfp_sincos_cordic_atan_08b " "Info: Found entity 1: sin_altfp_sincos_cordic_atan_08b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sin_altfp_sincos_cordic_atan_h9b " "Info: Found entity 2: sin_altfp_sincos_cordic_atan_h9b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sin_altfp_sincos_cordic_atan_i9b " "Info: Found entity 3: sin_altfp_sincos_cordic_atan_i9b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 sin_altfp_sincos_cordic_atan_j9b " "Info: Found entity 4: sin_altfp_sincos_cordic_atan_j9b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 sin_altfp_sincos_cordic_atan_k9b " "Info: Found entity 5: sin_altfp_sincos_cordic_atan_k9b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 178 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sin_altfp_sincos_cordic_atan_18b " "Info: Found entity 6: sin_altfp_sincos_cordic_atan_18b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 sin_altfp_sincos_cordic_atan_28b " "Info: Found entity 7: sin_altfp_sincos_cordic_atan_28b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 240 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 sin_altfp_sincos_cordic_atan_38b " "Info: Found entity 8: sin_altfp_sincos_cordic_atan_38b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sin_altfp_sincos_cordic_atan_48b " "Info: Found entity 9: sin_altfp_sincos_cordic_atan_48b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 302 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 sin_altfp_sincos_cordic_atan_58b " "Info: Found entity 10: sin_altfp_sincos_cordic_atan_58b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sin_altfp_sincos_cordic_atan_68b " "Info: Found entity 11: sin_altfp_sincos_cordic_atan_68b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 364 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sin_altfp_sincos_cordic_atan_78b " "Info: Found entity 12: sin_altfp_sincos_cordic_atan_78b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 sin_altfp_sincos_cordic_atan_88b " "Info: Found entity 13: sin_altfp_sincos_cordic_atan_88b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 sin_altfp_sincos_cordic_atan_98b " "Info: Found entity 14: sin_altfp_sincos_cordic_atan_98b" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 457 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 sin_altfp_sincos_cordic_start_339 " "Info: Found entity 15: sin_altfp_sincos_cordic_start_339" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 488 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 sin_altfp_sincos_cordic_m_a8e " "Info: Found entity 16: sin_altfp_sincos_cordic_m_a8e" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 565 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 sin_altfp_sincos_srrt_gra " "Info: Found entity 17: sin_altfp_sincos_srrt_gra" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 2704 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 sin_altpriority_encoder_3e8 " "Info: Found entity 18: sin_altpriority_encoder_3e8" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 sin_altpriority_encoder_3v7 " "Info: Found entity 19: sin_altpriority_encoder_3v7" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 sin_altpriority_encoder_6v7 " "Info: Found entity 20: sin_altpriority_encoder_6v7" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3326 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 sin_altpriority_encoder_6e8 " "Info: Found entity 21: sin_altpriority_encoder_6e8" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 sin_altpriority_encoder_bv7 " "Info: Found entity 22: sin_altpriority_encoder_bv7" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3391 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 sin_altpriority_encoder_be8 " "Info: Found entity 23: sin_altpriority_encoder_be8" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3423 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 sin_altpriority_encoder_r08 " "Info: Found entity 24: sin_altpriority_encoder_r08" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3456 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 sin_altpriority_encoder_rf8 " "Info: Found entity 25: sin_altpriority_encoder_rf8" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3488 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 sin_altpriority_encoder_qb6 " "Info: Found entity 26: sin_altpriority_encoder_qb6" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3521 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 sin_altfp_sincos_range_79c " "Info: Found entity 27: sin_altfp_sincos_range_79c" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 3549 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 sin_altpriority_encoder_q08 " "Info: Found entity 28: sin_altpriority_encoder_q08" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 4171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 sin_altpriority_encoder_qf8 " "Info: Found entity 29: sin_altpriority_encoder_qf8" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 4203 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 sin_altpriority_encoder_0c6 " "Info: Found entity 30: sin_altpriority_encoder_0c6" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 4236 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 sin_altfp_sincos_0ae " "Info: Found entity 31: sin_altfp_sincos_0ae" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 4264 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 sin " "Info: Found entity 32: sin" {  } { { "SRC/sin.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sin.v" 4925 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/cos.v 32 32 " "Info: Found 32 design units, including 32 entities, in source file SRC/cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 cos_altfp_sincos_cordic_atan_v7b " "Info: Found entity 1: cos_altfp_sincos_cordic_atan_v7b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cos_altfp_sincos_cordic_atan_g9b " "Info: Found entity 2: cos_altfp_sincos_cordic_atan_g9b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cos_altfp_sincos_cordic_atan_h9b " "Info: Found entity 3: cos_altfp_sincos_cordic_atan_h9b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cos_altfp_sincos_cordic_atan_i9b " "Info: Found entity 4: cos_altfp_sincos_cordic_atan_i9b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cos_altfp_sincos_cordic_atan_j9b " "Info: Found entity 5: cos_altfp_sincos_cordic_atan_j9b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 178 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cos_altfp_sincos_cordic_atan_08b " "Info: Found entity 6: cos_altfp_sincos_cordic_atan_08b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cos_altfp_sincos_cordic_atan_18b " "Info: Found entity 7: cos_altfp_sincos_cordic_atan_18b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 240 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cos_altfp_sincos_cordic_atan_28b " "Info: Found entity 8: cos_altfp_sincos_cordic_atan_28b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cos_altfp_sincos_cordic_atan_38b " "Info: Found entity 9: cos_altfp_sincos_cordic_atan_38b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 302 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cos_altfp_sincos_cordic_atan_48b " "Info: Found entity 10: cos_altfp_sincos_cordic_atan_48b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cos_altfp_sincos_cordic_atan_58b " "Info: Found entity 11: cos_altfp_sincos_cordic_atan_58b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 364 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cos_altfp_sincos_cordic_atan_68b " "Info: Found entity 12: cos_altfp_sincos_cordic_atan_68b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cos_altfp_sincos_cordic_atan_78b " "Info: Found entity 13: cos_altfp_sincos_cordic_atan_78b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cos_altfp_sincos_cordic_atan_88b " "Info: Found entity 14: cos_altfp_sincos_cordic_atan_88b" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 457 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cos_altfp_sincos_cordic_start_139 " "Info: Found entity 15: cos_altfp_sincos_cordic_start_139" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 488 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cos_altfp_sincos_cordic_m_98e " "Info: Found entity 16: cos_altfp_sincos_cordic_m_98e" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 565 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cos_altfp_sincos_srrt_gra " "Info: Found entity 17: cos_altfp_sincos_srrt_gra" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 2690 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cos_altpriority_encoder_3e8 " "Info: Found entity 18: cos_altpriority_encoder_3e8" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cos_altpriority_encoder_3v7 " "Info: Found entity 19: cos_altpriority_encoder_3v7" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3296 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cos_altpriority_encoder_6v7 " "Info: Found entity 20: cos_altpriority_encoder_6v7" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3312 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cos_altpriority_encoder_6e8 " "Info: Found entity 21: cos_altpriority_encoder_6e8" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3344 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cos_altpriority_encoder_bv7 " "Info: Found entity 22: cos_altpriority_encoder_bv7" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3377 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cos_altpriority_encoder_be8 " "Info: Found entity 23: cos_altpriority_encoder_be8" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3409 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cos_altpriority_encoder_r08 " "Info: Found entity 24: cos_altpriority_encoder_r08" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3442 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cos_altpriority_encoder_rf8 " "Info: Found entity 25: cos_altpriority_encoder_rf8" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3474 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cos_altpriority_encoder_qb6 " "Info: Found entity 26: cos_altpriority_encoder_qb6" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3507 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cos_altfp_sincos_range_79c " "Info: Found entity 27: cos_altfp_sincos_range_79c" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 3535 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cos_altpriority_encoder_q08 " "Info: Found entity 28: cos_altpriority_encoder_q08" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 4157 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 cos_altpriority_encoder_qf8 " "Info: Found entity 29: cos_altpriority_encoder_qf8" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 4189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 cos_altpriority_encoder_0c6 " "Info: Found entity 30: cos_altpriority_encoder_0c6" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 4222 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 cos_altfp_sincos_q9e " "Info: Found entity 31: cos_altfp_sincos_q9e" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 4250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 cos " "Info: Found entity 32: cos" {  } { { "SRC/cos.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/cos.v" 4557 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "SRC/Line_Buffer.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Line_Buffer.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/MAC_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/MAC_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Info: Found entity 1: MAC_3" {  } { { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(136) " "Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(136): truncated literal to match 17 bits" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/YCbCr2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/YCbCr2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Info: Found entity 1: YCbCr2RGB" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/YUV422_to_444.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/YUV422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Info: Found entity 1: YUV422_to_444" {  } { { "SRC/YUV422_to_444.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YUV422_to_444.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/sqrt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Info: Found entity 1: sqrt" {  } { { "SRC/sqrt.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sqrt.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "SRC/delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/delay.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/I2C/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/I2C/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/I2C/I2C_CCD_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/I2C/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/I2C/CCD_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/I2C/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/Sdram_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(90) " "Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 90 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "SRC/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "SRC/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(137) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(137): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(144) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(144): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(151) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(151): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(157) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(157): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sobel_Filter.v(123) " "Warning (10268): Verilog HDL information at Sobel_Filter.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "SRC/Sobel_Filter.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sobel_Filter.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sobel_Filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sobel_Filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel_Filter " "Info: Found entity 1: Sobel_Filter" {  } { { "SRC/Sobel_Filter.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sobel_Filter.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/processing.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 processing " "Info: Found entity 1: processing" {  } { { "SRC/processing.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/processing.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Color_Detect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Color_Detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Detect " "Info: Found entity 1: Color_Detect" {  } { { "SRC/Color_Detect.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Color_Detect.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Circle_Detect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Circle_Detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circle_Detect " "Info: Found entity 1: Circle_Detect" {  } { { "SRC/Circle_Detect.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Circle_Detect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Data_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Data_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Display " "Info: Found entity 1: Data_Display" {  } { { "SRC/Data_Display.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Data_Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RGB2HSV.v(53) " "Warning (10268): Verilog HDL information at RGB2HSV.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "SRC/RGB2HSV.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/RGB2HSV.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/RGB2HSV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/RGB2HSV.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2HSV " "Info: Found entity 1: RGB2HSV" {  } { { "SRC/RGB2HSV.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/RGB2HSV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dis_Cal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Dis_Cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dis_Cal " "Info: Found entity 1: Dis_Cal" {  } { { "Dis_Cal.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/Dis_Cal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tim_TT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tim_TT.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tim_TT " "Info: Found entity 1: Tim_TT" {  } { { "Tim_TT.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/Tim_TT.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Erode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Erode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Erode " "Info: Found entity 1: Erode" {  } { { "SRC/Erode.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Erode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Dilate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Dilate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dilate " "Info: Found entity 1: Dilate" {  } { { "SRC/Dilate.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Dilate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iDVAL Erode.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Erode.v(19): created implicit net for \"iDVAL\"" {  } { { "SRC/Erode.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Erode.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iDVAL Dilate.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Dilate.v(19): created implicit net for \"iDVAL\"" {  } { { "SRC/Dilate.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Dilate.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "I2C_CCD_Config.v(99) " "Warning (10037): Verilog HDL or VHDL warning at I2C_CCD_Config.v(99): conditional expression evaluates to a constant" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 99 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE1_TOP.v 1 1 " "Warning: Using design file DE1_TOP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Info: Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCLK2 DE1_TOP.v(257) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(257): created implicit net for \"PCLK2\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READ_DATA1 DE1_TOP.v(260) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(260): created implicit net for \"READ_DATA1\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_Read DE1_TOP.v(261) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(261): created implicit net for \"VGA_Read\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READ_DATA2 DE1_TOP.v(269) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(269): created implicit net for \"READ_DATA2\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_X DE1_TOP.v(309) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(309): created implicit net for \"VGA_X\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mDVAL DE1_TOP.v(330) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(330): created implicit net for \"mDVAL\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oVGA_R DE1_TOP.v(345) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(345): created implicit net for \"oVGA_R\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oVGA_G DE1_TOP.v(346) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(346): created implicit net for \"oVGA_G\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oVGA_B DE1_TOP.v(347) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(347): created implicit net for \"oVGA_B\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_TOP " "Info: Elaborating entity \"DE1_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 DE1_TOP.v(139) " "Warning (10230): Verilog HDL assignment warning at DE1_TOP.v(139): truncated value with size 2 to match size of target (1)" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[7\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[6\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[5\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[4\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[3\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[2\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[1\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[0\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[9\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[8\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[7\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[6\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[5\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[4\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[3\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[2\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[1\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[0\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_TOP.v(87) " "Warning (10034): Output port \"UART_TXD\" at DE1_TOP.v(87) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_TOP.v(106) " "Warning (10034): Output port \"TDO\" at DE1_TOP.v(106) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[3\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[3\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[2\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[2\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[1\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[1\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[0\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[0\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[3\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[3\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[2\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[2\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[1\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[1\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[0\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[0\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[3\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[3\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[2\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[2\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[1\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[1\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[0\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[0\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE1_TOP.v" "u2" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:I2C_Config " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:I2C_Config\"" {  } { { "DE1_TOP.v" "I2C_Config" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(59) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(59): truncated value with size 32 to match size of target (16)" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 I2C_CCD_Config.v(107) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(107): truncated value with size 32 to match size of target (10)" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:I2C_Config\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:I2C_Config\|I2C_Controller:u0\"" {  } { { "SRC/I2C/I2C_CCD_Config.v" "u0" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:CAMERA_DECODER " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:CAMERA_DECODER\"" {  } { { "DE1_TOP.v" "CAMERA_DECODER" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(110) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(110): truncated value with size 32 to match size of target (11)" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CCD_Capture.v(114) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(114): truncated value with size 32 to match size of target (10)" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:SDRAM_PLL " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:SDRAM_PLL\"" {  } { { "DE1_TOP.v" "SDRAM_PLL" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\"" {  } { { "SRC/sdram_pll.v" "altpll_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\"" {  } { { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Info: Instantiated megafunction \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2604 " "Info: Parameter \"clk1_phase_shift\" = \"-2604\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Info: Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:SDRAM_FRAME_BUFFER " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\"" {  } { { "DE1_TOP.v" "SDRAM_FRAME_BUFFER" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(385) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(431) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(432) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(433) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(434) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|control_interface:control1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|sdr_data_path:data_path1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "SRC/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCBX_DCFIFO_CBX_DCFIFO_NO_SYNCHRO_REGISTERS" "" "Warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Dummy warning message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Info: Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 176 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_l6o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_l6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_l6o1 " "Info: Found entity 1: dcfifo_l6o1" {  } { { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_l6o1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated " "Info: Elaborating entity \"dcfifo_l6o1\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Info: Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_l6o1.tdf" "rdptr_g_gray2bin" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Info: Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_p96\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_l6o1.tdf" "rdptr_g1p" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_ggc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_l6o1.tdf" "wrptr_g1p" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\"" {  } { { "db/dcfifo_l6o1.tdf" "wrptr_gp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn81 " "Info: Found entity 1: altsyncram_hn81" {  } { { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn81 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram " "Info: Elaborating entity \"altsyncram_hn81\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\"" {  } { { "db/dcfifo_l6o1.tdf" "fifo_ram" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ttg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttg1 " "Info: Found entity 1: altsyncram_ttg1" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttg1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5 " "Info: Elaborating entity \"altsyncram_ttg1\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\"" {  } { { "db/altsyncram_hn81.tdf" "altsyncram5" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_l6o1.tdf" "rdaclr" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lec " "Info: Found entity 1: dffpipe_lec" {  } { { "db/dffpipe_lec.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_lec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lec Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_lec:rs_brp " "Info: Elaborating entity \"dffpipe_lec\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_lec:rs_brp\"" {  } { { "db/dcfifo_l6o1.tdf" "rs_brp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Info: Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_l6o1.tdf" "rs_dgwp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe9 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe9\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe9" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_brp " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_l6o1.tdf" "ws_brp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_l6o1.tdf" "ws_dgrp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe13" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_636.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_636 " "Info: Found entity 1: cmpr_636" {  } { { "db/cmpr_636.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_636 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_636\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:rdempty_eq_comp\"" {  } { { "db/dcfifo_l6o1.tdf" "rdempty_eq_comp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:YUV422to444 " "Info: Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:YUV422to444\"" {  } { { "DE1_TOP.v" "YUV422to444" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:YUV2RGB " "Info: Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:YUV2RGB\"" {  } { { "DE1_TOP.v" "YUV2RGB" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(124) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(124): truncated value with size 32 to match size of target (20)" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(125) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(125): truncated value with size 32 to match size of target (20)" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(126) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(126): truncated value with size 32 to match size of target (20)" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:YUV2RGB\|MAC_3:u0 " "Info: Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\"" {  } { { "SRC/YCbCr2RGB.v" "u0" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "SRC/MAC_3.v" "ALTMULT_ADD_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Info: Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Info: Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Info: Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Info: Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Info: Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Info: Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Info: Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Info: Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Info: Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Info: Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Info: Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Info: Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Info: Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Info: Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Info: Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Info: Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Info: Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info: Parameter \"width_b\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Info: Parameter \"width_result\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4f74.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4f74 " "Info: Found entity 1: mult_add_4f74" {  } { { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4f74 YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated " "Info: Elaborating entity \"mult_add_4f74\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ob91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ob91 " "Info: Found entity 1: ded_mult_ob91" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ob91 YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1 " "Info: Elaborating entity \"ded_mult_ob91\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\"" {  } { { "db/mult_add_4f74.tdf" "ded_mult1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Info: Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result " "Info: Elaborating entity \"dffpipe_b3c\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_ob91.tdf" "pre_result" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_DISPLAY " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_DISPLAY\"" {  } { { "DE1_TOP.v" "VGA_DISPLAY" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Controller.v(73) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(73): truncated value with size 32 to match size of target (22)" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(126) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(126): truncated value with size 32 to match size of target (11)" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(131) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(131): truncated value with size 32 to match size of target (11)" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 45 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 76 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 107 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 138 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 169 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 200 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 231 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 262 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 293 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 324 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 355 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 386 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 417 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 448 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 479 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 510 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 45 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 76 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 107 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 138 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 169 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 200 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 231 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 262 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 293 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 324 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 355 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 386 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 417 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 448 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 479 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 510 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Warning: Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Warning: Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Warning: Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Warning: Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Warning: Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Warning: Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Warning: Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Warning: Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Warning: Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Warning: Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Warning: Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Warning: Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Warning: Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Warning: Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Warning: Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Warning: Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Warning: Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Warning: Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Warning: Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Warning: Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Warning: Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Warning: Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Warning: Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Warning: Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Warning: Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Warning: Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Warning: Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Warning: Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Warning: Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Warning: Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Warning: Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Warning: Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Warning: Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Warning: Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Warning: Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Warning: Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Warning: Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Warning: Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Warning: Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Warning: Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Warning: Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Warning: Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Warning: Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Warning: Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Warning: Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Warning: Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Warning: Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Warning: Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Warning: Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Warning: Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Warning: Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Warning: Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Warning: Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Warning: Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Warning: Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Warning: Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Warning: Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Warning: Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Warning: Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Warning: Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Warning: Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Warning: Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Warning: Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Warning: Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Warning: Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Warning: Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Warning: Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Warning: Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Warning: Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Warning: Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Warning: Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Warning: Node \"GPIO_1\[4\]~synth\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 100 " "Info: 152 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[0\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[1\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[2\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[3\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[4\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[5\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[6\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[7\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[0\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[1\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[2\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[3\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[4\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[5\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[6\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[7\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[0\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[1\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[2\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[3\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[4\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[5\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[6\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[7\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[0\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[1\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[2\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[3\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[4\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[5\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[6\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[7\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[8\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[11\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[12\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[13\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[14\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[15\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[0\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[0\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[1\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[1\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[2\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[2\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[3\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[3\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[4\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[4\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[5\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[5\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[6\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[6\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[7\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[7\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[8\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[8\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 75 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 103 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 104 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 105 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1229 " "Info: Implemented 1229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Info: Implemented 88 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1000 " "Info: Implemented 1000 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.map.smsg " "Info: Generated suppressed messages file D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 312 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 312 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 13:03:25 2014 " "Info: Processing ended: Tue Nov 04 13:03:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 13:03:26 2014 " "Info: Processing started: Tue Nov 04 13:03:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_TOP EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"DE1_TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1 4 1 -90 -2604 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of -90 degrees (-2604 ps) for sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15 " "Info: Atom \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input)) " "Info: Automatically promoted node CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:VGA_DISPLAY\|oVGA_HS " "Info: Destination node VGA_Controller:VGA_DISPLAY\|oVGA_HS" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[4\] " "Info: Destination node GPIO_1\[4\]" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLOCK_24[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:VGA_DISPLAY\|oVGA_HS  " "Info: Automatically promoted node VGA_Controller:VGA_DISPLAY\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS " "Info: Destination node VGA_HS" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_HS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 108 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:VGA_DISPLAY\|oVGA_HS~2 " "Info: Destination node VGA_Controller:VGA_DISPLAY\|oVGA_HS~2" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_HS~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|WR_MASK\[1\]~12 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|WR_MASK\[1\]~12" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Info: Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD1_ADDR\[11\]~86 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD1_ADDR\[11\]~86" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[11]~86 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD1_ADDR\[11\]~89 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD1_ADDR\[11\]~89" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[11]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR2_ADDR\[19\]~88 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR2_ADDR\[19\]~88" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[19]~88 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR2_ADDR\[19\]~89 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR2_ADDR\[19\]~89" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[19]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD2_ADDR\[19\]~88 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD2_ADDR\[19\]~88" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[19]~88 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD2_ADDR\[19\]~89 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rRD2_ADDR\[19\]~89" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[19]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR1_ADDR\[10\]~86 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR1_ADDR\[10\]~86" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[10]~86 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR1_ADDR\[10\]~89 " "Info: Destination node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|rWR1_ADDR\[10\]~89" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[10]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_Capture:CAMERA_DECODER\|DVAL " "Info: Destination node CCD_Capture:CAMERA_DECODER\|DVAL" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 99 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:CAMERA_DECODER|DVAL } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~0 " "Info: Destination node Reset_Delay:u2\|oRST_1~0" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_Capture:CAMERA_DECODER\|Decoder0~0 " "Info: Destination node CCD_Capture:CAMERA_DECODER\|Decoder0~0" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 161 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:CAMERA_DECODER|Decoder0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_Capture:CAMERA_DECODER\|Decoder0~1 " "Info: Destination node CCD_Capture:CAMERA_DECODER\|Decoder0~1" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 161 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:CAMERA_DECODER|Decoder0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~2 " "Info: Destination node Reset_Delay:u2\|oRST_2~2" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|pll clk\[1\] DRAM_CLK " "Warning: PLL \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"DRAM_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 233 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 100 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.910 ns register register " "Info: Estimated most critical path is register to register delay of 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_brp\|dffe12a\[3\] 1 REG LAB_X38_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_brp\|dffe12a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.495 ns) 1.605 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~8 2 COMB LAB_X36_Y13 1 " "Info: 2: + IC(1.110 ns) + CELL(0.495 ns) = 1.605 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.685 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~10 3 COMB LAB_X36_Y13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.685 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.765 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~12 4 COMB LAB_X36_Y13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.765 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.845 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~14 5 COMB LAB_X36_Y13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.845 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~12 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.925 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~16 6 COMB LAB_X36_Y13 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.925 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~14 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.383 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~17 7 COMB LAB_X36_Y13 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 2.383 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.521 ns) 4.273 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~19 8 COMB LAB_X43_Y17 1 " "Info: 8: + IC(1.369 ns) + CELL(0.521 ns) = 4.273 ns; Loc. = LAB_X43_Y17; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~17 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 4.949 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|WR_MASK\[1\]~14 9 COMB LAB_X43_Y17 17 " "Info: 9: + IC(0.354 ns) + CELL(0.322 ns) = 4.949 ns; Loc. = LAB_X43_Y17; Fanout = 17; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|WR_MASK\[1\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~19 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~14 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 5.625 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|WR_MASK\[1\]~15 10 COMB LAB_X43_Y17 3 " "Info: 10: + IC(0.131 ns) + CELL(0.545 ns) = 5.625 ns; Loc. = LAB_X43_Y17; Fanout = 3; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|WR_MASK\[1\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~14 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~15 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.758 ns) 6.910 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mWR 11 REG LAB_X44_Y17 4 " "Info: 11: + IC(0.527 ns) + CELL(0.758 ns) = 6.910 ns; Loc. = LAB_X44_Y17; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.419 ns ( 49.48 % ) " "Info: Total cell delay = 3.419 ns ( 49.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.491 ns ( 50.52 % ) " "Info: Total interconnect delay = 3.491 ns ( 50.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~12 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~14 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~17 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~19 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~14 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "172 " "Warning: Found 172 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Warning: Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Info: Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "132 " "Warning: Following 132 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] VCC " "Info: Pin HEX0\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Info: Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Info: Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Info: Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Info: Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Info: Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Info: Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] VCC " "Info: Pin HEX1\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Info: Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Info: Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Info: Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Info: Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Info: Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Info: Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] VCC " "Info: Pin HEX2\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] VCC " "Info: Pin HEX2\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Info: Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Info: Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Info: Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Info: Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Info: Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Info: Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Info: Pin HEX3\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Info: Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Info: Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Info: Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UART_TXD } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 87 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 101 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { TDO } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 106 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Info: Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Info: Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Info: Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Info: Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Info: Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Info: Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Info: Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Info: Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Info: Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Info: Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Info: Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Info: Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|OE " "Info: Following pins have the same output enable: Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|OE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 13:03:47 2014 " "Info: Processing ended: Tue Nov 04 13:03:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 13:03:49 2014 " "Info: Processing started: Tue Nov 04 13:03:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 13:03:53 2014 " "Info: Processing ended: Tue Nov 04 13:03:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 13:03:54 2014 " "Info: Processing started: Tue Nov 04 13:03:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[5\] " "Info: Assuming node \"GPIO_1\[5\]\" is an undefined clock" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_Controller:VGA_DISPLAY\|oVGA_HS " "Info: Detected ripple clock \"VGA_Controller:VGA_DISPLAY\|oVGA_HS\" as buffer" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_Controller:VGA_DISPLAY\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\] 2.547 ns " "Info: Slack time is 2.547 ns for clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\]\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.08 MHz 7.869 ns " "Info: Fmax is 127.08 MHz (period= 7.869 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.179 ns + Largest register register " "Info: + Largest register to register requirement is 10.179 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.993 ns " "Info: + Latch edge is 7.993 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Source clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 destination 2.512 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\] 3 REG LCFF_X44_Y16_N25 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 source 2.510 ns - Longest register " "Info: - Longest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to source register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.510 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\] 3 REG LCFF_X38_Y11_N13 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X38_Y11_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.98 % ) " "Info: Total cell delay = 0.602 ns ( 23.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 76.02 % ) " "Info: Total interconnect delay = 1.908 ns ( 76.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.632 ns - Longest register register " "Info: - Longest register to register delay is 7.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\] 1 REG LCFF_X38_Y11_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.495 ns) 2.029 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~9 2 COMB LCCOMB_X39_Y11_N10 1 " "Info: 2: + IC(1.534 ns) + CELL(0.495 ns) = 2.029 ns; Loc. = LCCOMB_X39_Y11_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.109 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~11 3 COMB LCCOMB_X39_Y11_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.109 ns; Loc. = LCCOMB_X39_Y11_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.283 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~13 4 COMB LCCOMB_X39_Y11_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 2.283 ns; Loc. = LCCOMB_X39_Y11_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.363 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~15 5 COMB LCCOMB_X39_Y11_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.363 ns; Loc. = LCCOMB_X39_Y11_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.821 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~16 6 COMB LCCOMB_X39_Y11_N18 4 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.821 ns; Loc. = LCCOMB_X39_Y11_N18; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.319 ns) 4.712 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[22\]~138 7 COMB LCCOMB_X43_Y17_N12 23 " "Info: 7: + IC(1.572 ns) + CELL(0.319 ns) = 4.712 ns; Loc. = LCCOMB_X43_Y17_N12; Fanout = 23; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[22\]~138'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.542 ns) 6.053 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~145 8 COMB LCCOMB_X45_Y17_N30 1 " "Info: 8: + IC(0.799 ns) + CELL(0.542 ns) = 6.053 ns; Loc. = LCCOMB_X45_Y17_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.322 ns) 7.536 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~146 9 COMB LCCOMB_X44_Y16_N24 1 " "Info: 9: + IC(1.161 ns) + CELL(0.322 ns) = 7.536 ns; Loc. = LCCOMB_X44_Y16_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.632 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\] 10 REG LCFF_X44_Y16_N25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.632 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.566 ns ( 33.62 % ) " "Info: Total cell delay = 2.566 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.066 ns ( 66.38 % ) " "Info: Total interconnect delay = 5.066 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 1.534ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.799ns 1.161ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.319ns 0.542ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 1.534ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.799ns 1.161ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.319ns 0.542ns 0.322ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_24\[0\] register VGA_Controller:VGA_DISPLAY\|V_Cont\[7\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\] 12.037 ns " "Info: Slack time is 12.037 ns for clock \"CLOCK_24\[0\]\" between source register \"VGA_Controller:VGA_DISPLAY\|V_Cont\[7\]\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "56.84 MHz 17.592 ns " "Info: Fmax is 56.84 MHz (period= 17.592 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.348 ns + Largest register register " "Info: + Largest register to register requirement is 18.348 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_24\[0\] 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_24\[0\]\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_24\[0\] 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_24\[0\]\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.246 ns + Largest " "Info: + Largest clock skew is -2.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_24\[0\]\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G8 105 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 105; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\] 3 REG LCFF_X30_Y13_N27 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 93 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 5.101 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 5.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 5.101 ns VGA_Controller:VGA_DISPLAY\|V_Cont\[7\] 4 REG LCFF_X34_Y14_N17 4 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 5.101 ns; Loc. = LCFF_X34_Y14_N17; Fanout = 4; REG Node = 'VGA_Controller:VGA_DISPLAY\|V_Cont\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.15 % ) " "Info: Total cell delay = 2.507 ns ( 49.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.594 ns ( 50.85 % ) " "Info: Total interconnect delay = 2.594 ns ( 50.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 93 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.311 ns - Longest register register " "Info: - Longest register to register delay is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:VGA_DISPLAY\|V_Cont\[7\] 1 REG LCFF_X34_Y14_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N17; Fanout = 4; REG Node = 'VGA_Controller:VGA_DISPLAY\|V_Cont\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.455 ns) 0.858 ns VGA_Controller:VGA_DISPLAY\|LessThan3~0 2 COMB LCCOMB_X34_Y14_N0 2 " "Info: 2: + IC(0.403 ns) + CELL(0.455 ns) = 0.858 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 2; COMB Node = 'VGA_Controller:VGA_DISPLAY\|LessThan3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] VGA_Controller:VGA_DISPLAY|LessThan3~0 } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.545 ns) 2.223 ns VGA_Controller:VGA_DISPLAY\|LessThan3~2 3 COMB LCCOMB_X35_Y14_N0 12 " "Info: 3: + IC(0.820 ns) + CELL(0.545 ns) = 2.223 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|LessThan3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { VGA_Controller:VGA_DISPLAY|LessThan3~0 VGA_Controller:VGA_DISPLAY|LessThan3~2 } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.177 ns) 2.709 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_rdreq~1 4 COMB LCCOMB_X35_Y14_N28 4 " "Info: 4: + IC(0.309 ns) + CELL(0.177 ns) = 2.709 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_rdreq~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { VGA_Controller:VGA_DISPLAY|LessThan3~2 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 } "NODE_NAME" } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.178 ns) 4.061 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X30_Y13_N30 4 " "Info: 5: + IC(1.174 ns) + CELL(0.178 ns) = 4.061 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.495 ns) 4.863 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X30_Y13_N4 2 " "Info: 6: + IC(0.307 ns) + CELL(0.495 ns) = 4.863 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.943 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X30_Y13_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.943 ns; Loc. = LCCOMB_X30_Y13_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.023 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X30_Y13_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.023 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.103 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X30_Y13_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.103 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.183 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X30_Y13_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.183 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.357 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X30_Y13_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 5.357 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.437 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X30_Y13_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.437 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.517 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X30_Y13_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.517 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.597 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X30_Y13_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.597 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.677 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X30_Y13_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.677 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.757 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT 16 COMB LCCOMB_X30_Y13_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.757 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.215 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10 17 COMB LCCOMB_X30_Y13_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 6.215 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.311 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\] 18 REG LCFF_X30_Y13_N27 2 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 6.311 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 93 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.298 ns ( 52.26 % ) " "Info: Total cell delay = 3.298 ns ( 52.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.013 ns ( 47.74 % ) " "Info: Total interconnect delay = 3.013 ns ( 47.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] VGA_Controller:VGA_DISPLAY|LessThan3~0 VGA_Controller:VGA_DISPLAY|LessThan3~2 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] {} VGA_Controller:VGA_DISPLAY|LessThan3~0 {} VGA_Controller:VGA_DISPLAY|LessThan3~2 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.403ns 0.820ns 0.309ns 1.174ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.455ns 0.545ns 0.177ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] VGA_Controller:VGA_DISPLAY|LessThan3~0 VGA_Controller:VGA_DISPLAY|LessThan3~2 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] {} VGA_Controller:VGA_DISPLAY|LessThan3~0 {} VGA_Controller:VGA_DISPLAY|LessThan3~2 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.403ns 0.820ns 0.309ns 1.174ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.455ns 0.545ns 0.177ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Reset_Delay:u2\|Cont\[10\] register Reset_Delay:u2\|Cont\[10\] 172.83 MHz 5.786 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 172.83 MHz between source register \"Reset_Delay:u2\|Cont\[10\]\" and destination register \"Reset_Delay:u2\|Cont\[10\]\" (period= 5.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.547 ns + Longest register register " "Info: + Longest register to register delay is 5.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|Cont\[10\] 1 REG LCFF_X20_Y16_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.512 ns) 1.399 ns Reset_Delay:u2\|Equal0~3 2 COMB LCCOMB_X19_Y16_N16 1 " "Info: 2: + IC(0.887 ns) + CELL(0.512 ns) = 1.399 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'Reset_Delay:u2\|Equal0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { Reset_Delay:u2|Cont[10] Reset_Delay:u2|Equal0~3 } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.512 ns) 3.066 ns Reset_Delay:u2\|Equal0~5 3 COMB LCCOMB_X21_Y15_N20 3 " "Info: 3: + IC(1.155 ns) + CELL(0.512 ns) = 3.066 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 3; COMB Node = 'Reset_Delay:u2\|Equal0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Reset_Delay:u2|Equal0~3 Reset_Delay:u2|Equal0~5 } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.544 ns) 3.947 ns Reset_Delay:u2\|Equal0~10 4 COMB LCCOMB_X21_Y15_N18 32 " "Info: 4: + IC(0.337 ns) + CELL(0.544 ns) = 3.947 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 32; COMB Node = 'Reset_Delay:u2\|Equal0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Reset_Delay:u2|Equal0~5 Reset_Delay:u2|Equal0~10 } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.758 ns) 5.547 ns Reset_Delay:u2\|Cont\[10\] 5 REG LCFF_X20_Y16_N21 3 " "Info: 5: + IC(0.842 ns) + CELL(0.758 ns) = 5.547 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Reset_Delay:u2|Equal0~10 Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 41.93 % ) " "Info: Total cell delay = 2.326 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.221 ns ( 58.07 % ) " "Info: Total interconnect delay = 3.221 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { Reset_Delay:u2|Cont[10] Reset_Delay:u2|Equal0~3 Reset_Delay:u2|Equal0~5 Reset_Delay:u2|Equal0~10 Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { Reset_Delay:u2|Cont[10] {} Reset_Delay:u2|Equal0~3 {} Reset_Delay:u2|Equal0~5 {} Reset_Delay:u2|Equal0~10 {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.887ns 1.155ns 0.337ns 0.842ns } { 0.000ns 0.512ns 0.512ns 0.544ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Reset_Delay:u2\|Cont\[10\] 3 REG LCFF_X20_Y16_N21 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Reset_Delay:u2\|Cont\[10\] 3 REG LCFF_X20_Y16_N21 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { Reset_Delay:u2|Cont[10] Reset_Delay:u2|Equal0~3 Reset_Delay:u2|Equal0~5 Reset_Delay:u2|Equal0~10 Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { Reset_Delay:u2|Cont[10] {} Reset_Delay:u2|Equal0~3 {} Reset_Delay:u2|Equal0~5 {} Reset_Delay:u2|Equal0~10 {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.887ns 1.155ns 0.337ns 0.842ns } { 0.000ns 0.512ns 0.512ns 0.544ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[5\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\] 147.93 MHz 6.76 ns Internal " "Info: Clock \"GPIO_1\[5\]\" has Internal fmax of 147.93 MHz between source register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\]\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\]\" (period= 6.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.521 ns + Longest register register " "Info: + Longest register to register delay is 6.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\] 1 REG LCFF_X43_Y24_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N9; Fanout = 9; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.544 ns) 1.805 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~0 2 COMB LCCOMB_X42_Y23_N12 1 " "Info: 2: + IC(1.261 ns) + CELL(0.544 ns) = 1.805 ns; Loc. = LCCOMB_X42_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_636.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 2.667 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~4 3 COMB LCCOMB_X42_Y23_N0 1 " "Info: 3: + IC(0.317 ns) + CELL(0.545 ns) = 2.667 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_636.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.521 ns) 3.715 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_wrreq 4 COMB LCCOMB_X42_Y24_N6 68 " "Info: 4: + IC(0.527 ns) + CELL(0.521 ns) = 3.715 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 68; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.517 ns) 5.073 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|parity~COUT 5 COMB LCCOMB_X43_Y24_N0 2 " "Info: 5: + IC(0.841 ns) + CELL(0.517 ns) = 5.073 ns; Loc. = LCCOMB_X43_Y24_N0; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.153 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera0~COUT 6 COMB LCCOMB_X43_Y24_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.153 ns; Loc. = LCCOMB_X43_Y24_N2; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.233 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera1~COUT 7 COMB LCCOMB_X43_Y24_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.233 ns; Loc. = LCCOMB_X43_Y24_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.313 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera2~COUT 8 COMB LCCOMB_X43_Y24_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.313 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.393 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera3~COUT 9 COMB LCCOMB_X43_Y24_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.393 ns; Loc. = LCCOMB_X43_Y24_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.473 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera4~COUT 10 COMB LCCOMB_X43_Y24_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.473 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.553 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera5~COUT 11 COMB LCCOMB_X43_Y24_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.553 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.727 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera6~COUT 12 COMB LCCOMB_X43_Y24_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.174 ns) = 5.727 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.807 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera7~COUT 13 COMB LCCOMB_X43_Y24_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.807 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.887 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera8~COUT 14 COMB LCCOMB_X43_Y24_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.887 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera8~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.967 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera9~COUT 15 COMB LCCOMB_X43_Y24_N20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.967 ns; Loc. = LCCOMB_X43_Y24_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera9~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.425 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera10 16 COMB LCCOMB_X43_Y24_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 6.425 ns; Loc. = LCCOMB_X43_Y24_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.521 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\] 17 REG LCFF_X43_Y24_N23 4 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 6.521 ns; Loc. = LCFF_X43_Y24_N23; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.575 ns ( 54.82 % ) " "Info: Total cell delay = 3.575 ns ( 54.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.946 ns ( 45.18 % ) " "Info: Total interconnect delay = 2.946 ns ( 45.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 1.261ns 0.317ns 0.527ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.544ns 0.545ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] destination 2.626 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[5\]\" to destination register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.602 ns) 2.626 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\] 3 REG LCFF_X43_Y24_N23 4 " "Info: 3: + IC(1.181 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X43_Y24_N23; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.03 % ) " "Info: Total cell delay = 1.445 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 44.97 % ) " "Info: Total interconnect delay = 1.181 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] source 2.626 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[5\]\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.602 ns) 2.626 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\] 3 REG LCFF_X43_Y24_N9 9 " "Info: 3: + IC(1.181 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X43_Y24_N9; Fanout = 9; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.03 % ) " "Info: Total cell delay = 1.445 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 44.97 % ) " "Info: Total interconnect delay = 1.181 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 1.261ns 0.317ns 0.527ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.544ns 0.545ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 445 ps " "Info: Minimum slack time is 445 ps for clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 1 REG LCFF_X43_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag~3 2 COMB LCCOMB_X43_Y10_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X43_Y10_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 3 REG LCFF_X43_Y10_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.423 ns " "Info: + Latch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Source clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 destination 2.509 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.509 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 3 REG LCFF_X43_Y10_N25 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.99 % ) " "Info: Total cell delay = 0.602 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 76.01 % ) " "Info: Total interconnect delay = 1.907 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 source 2.509 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to source register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.509 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 3 REG LCFF_X43_Y10_N25 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.99 % ) " "Info: Total cell delay = 0.602 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 76.01 % ) " "Info: Total interconnect delay = 1.907 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_24\[0\] register VGA_Controller:VGA_DISPLAY\|oVGA_VS register VGA_Controller:VGA_DISPLAY\|oVGA_VS 445 ps " "Info: Minimum slack time is 445 ps for clock \"CLOCK_24\[0\]\" between source register \"VGA_Controller:VGA_DISPLAY\|oVGA_VS\" and destination register \"VGA_Controller:VGA_DISPLAY\|oVGA_VS\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 1 REG LCFF_X33_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS~2 2 COMB LCCOMB_X33_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 1; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_Controller:VGA_DISPLAY|oVGA_VS~2 } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 3 REG LCFF_X33_Y14_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS~2 VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_Controller:VGA_DISPLAY|oVGA_VS~2 VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_Controller:VGA_DISPLAY|oVGA_VS~2 {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_24\[0\] 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_24\[0\]\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_24\[0\] 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_24\[0\]\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 5.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_24\[0\]\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.100 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 4 REG LCFF_X33_Y14_N1 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.16 % ) " "Info: Total cell delay = 2.507 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.593 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 5.100 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_24\[0\]\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.100 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 4 REG LCFF_X33_Y14_N1 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.16 % ) " "Info: Total cell delay = 2.507 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.593 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_Controller:VGA_DISPLAY|oVGA_VS~2 VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_Controller:VGA_DISPLAY|oVGA_VS~2 {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CCD_Capture:CAMERA_DECODER\|mSTART KEY\[2\] GPIO_1\[5\] 5.306 ns register " "Info: tsu for register \"CCD_Capture:CAMERA_DECODER\|mSTART\" (data pin = \"KEY\[2\]\", clock pin = \"GPIO_1\[5\]\") is 5.306 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.954 ns + Longest pin register " "Info: + Longest pin to register delay is 7.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.439 ns) + CELL(0.545 ns) 7.858 ns CCD_Capture:CAMERA_DECODER\|mSTART~2 2 COMB LCCOMB_X42_Y26_N26 1 " "Info: 2: + IC(6.439 ns) + CELL(0.545 ns) = 7.858 ns; Loc. = LCCOMB_X42_Y26_N26; Fanout = 1; COMB Node = 'CCD_Capture:CAMERA_DECODER\|mSTART~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { KEY[2] CCD_Capture:CAMERA_DECODER|mSTART~2 } "NODE_NAME" } } { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.954 ns CCD_Capture:CAMERA_DECODER\|mSTART 3 REG LCFF_X42_Y26_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.954 ns; Loc. = LCFF_X42_Y26_N27; Fanout = 2; REG Node = 'CCD_Capture:CAMERA_DECODER\|mSTART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { CCD_Capture:CAMERA_DECODER|mSTART~2 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 19.05 % ) " "Info: Total cell delay = 1.515 ns ( 19.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.439 ns ( 80.95 % ) " "Info: Total interconnect delay = 6.439 ns ( 80.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { KEY[2] CCD_Capture:CAMERA_DECODER|mSTART~2 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.954 ns" { KEY[2] {} KEY[2]~combout {} CCD_Capture:CAMERA_DECODER|mSTART~2 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 6.439ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] destination 2.610 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[5\]\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.602 ns) 2.610 ns CCD_Capture:CAMERA_DECODER\|mSTART 3 REG LCFF_X42_Y26_N27 2 " "Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.610 ns; Loc. = LCFF_X42_Y26_N27; Fanout = 2; REG Node = 'CCD_Capture:CAMERA_DECODER\|mSTART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { GPIO_1[5]~8 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.36 % ) " "Info: Total cell delay = 1.445 ns ( 55.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 44.64 % ) " "Info: Total interconnect delay = 1.165 ns ( 44.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { KEY[2] CCD_Capture:CAMERA_DECODER|mSTART~2 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.954 ns" { KEY[2] {} KEY[2]~combout {} CCD_Capture:CAMERA_DECODER|mSTART~2 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 6.439ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_24\[0\] VGA_VS VGA_Controller:VGA_DISPLAY\|oVGA_VS 10.720 ns register " "Info: tco from clock \"CLOCK_24\[0\]\" to destination pin \"VGA_VS\" through register \"VGA_Controller:VGA_DISPLAY\|oVGA_VS\" is 10.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 5.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.100 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 4 REG LCFF_X33_Y14_N1 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.16 % ) " "Info: Total cell delay = 2.507 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.593 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register pin " "Info: + Longest register to pin delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 1 REG LCFF_X33_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(2.976 ns) 5.343 ns VGA_VS 2 PIN PIN_B11 0 " "Info: 2: + IC(2.367 ns) + CELL(2.976 ns) = 5.343 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'VGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_VS } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 55.70 % ) " "Info: Total cell delay = 2.976 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 44.30 % ) " "Info: Total interconnect delay = 2.367 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_VS {} } { 0.000ns 2.367ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_VS {} } { 0.000ns 2.367ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK_24\[0\] GPIO_1\[4\] 5.427 ns Longest " "Info: Longest tpd from source pin \"CLOCK_24\[0\]\" to destination pin \"GPIO_1\[4\]\" is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.976 ns) 5.427 ns GPIO_1\[4\] 2 PIN PIN_E14 0 " "Info: 2: + IC(1.425 ns) + CELL(2.976 ns) = 5.427 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'GPIO_1\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.401 ns" { CLOCK_24[0] GPIO_1[4] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.002 ns ( 73.74 % ) " "Info: Total cell delay = 4.002 ns ( 73.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 26.26 % ) " "Info: Total interconnect delay = 1.425 ns ( 26.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { CLOCK_24[0] GPIO_1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} GPIO_1[4] {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 1.026ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rCCD_DATA1\[1\] GPIO_1\[13\] GPIO_1\[5\] -3.601 ns register " "Info: th for register \"rCCD_DATA1\[1\]\" (data pin = \"GPIO_1\[13\]\", clock pin = \"GPIO_1\[5\]\") is -3.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] destination 2.610 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[5\]\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.602 ns) 2.610 ns rCCD_DATA1\[1\] 3 REG LCFF_X42_Y26_N9 3 " "Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.610 ns; Loc. = LCFF_X42_Y26_N9; Fanout = 3; REG Node = 'rCCD_DATA1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { GPIO_1[5]~8 rCCD_DATA1[1] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.36 % ) " "Info: Total cell delay = 1.445 ns ( 55.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 44.64 % ) " "Info: Total interconnect delay = 1.165 ns ( 44.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.497 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[13\] 1 PIN PIN_D16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D16; Fanout = 1; PIN Node = 'GPIO_1\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[13\]~0 2 COMB IOC_X42_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N0; Fanout = 1; COMB Node = 'GPIO_1\[13\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[13] GPIO_1[13]~0 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.241 ns) + CELL(0.413 ns) 6.497 ns rCCD_DATA1\[1\] 3 REG LCFF_X42_Y26_N9 3 " "Info: 3: + IC(5.241 ns) + CELL(0.413 ns) = 6.497 ns; Loc. = LCFF_X42_Y26_N9; Fanout = 3; REG Node = 'rCCD_DATA1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { GPIO_1[13]~0 rCCD_DATA1[1] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 19.33 % ) " "Info: Total cell delay = 1.256 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.241 ns ( 80.67 % ) " "Info: Total interconnect delay = 5.241 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { GPIO_1[13] GPIO_1[13]~0 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { GPIO_1[13] {} GPIO_1[13]~0 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 5.241ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { GPIO_1[13] GPIO_1[13]~0 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { GPIO_1[13] {} GPIO_1[13]~0 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 5.241ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 13:03:56 2014 " "Info: Processing ended: Tue Nov 04 13:03:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 432 s " "Info: Quartus II Full Compilation was successful. 0 errors, 432 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
