/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL9300
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL9300_REG_DEFINITION_H__
#define __RTL9300_REG_DEFINITION_H__

/*
 * Feature: Chip Information 
 */
#define RTL9300_MODEL_NAME_INFO_ADDR                                                                           (0x4)
  #define RTL9300_MODEL_NAME_INFO_RTL_ID_OFFSET                                                                (16)
  #define RTL9300_MODEL_NAME_INFO_RTL_ID_MASK                                                                  (0xFFFF << RTL9300_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                        (11)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                          (0x1F << RTL9300_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                        (6)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                          (0x1F << RTL9300_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET                                                        (4)
  #define RTL9300_MODEL_NAME_INFO_MODEL_CHAR_3RD_MASK                                                          (0x3 << RTL9300_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET)
  #define RTL9300_MODEL_NAME_INFO_RTL_VID_OFFSET                                                               (0)
  #define RTL9300_MODEL_NAME_INFO_RTL_VID_MASK                                                                 (0xF << RTL9300_MODEL_NAME_INFO_RTL_VID_OFFSET)

#define RTL9300_CHIP_INFO_ADDR                                                                                 (0x8)
  #define RTL9300_CHIP_INFO_RL_VID_OFFSET                                                                      (28)
  #define RTL9300_CHIP_INFO_RL_VID_MASK                                                                        (0xF << RTL9300_CHIP_INFO_RL_VID_OFFSET)
  #define RTL9300_CHIP_INFO_MCID_OFFSET                                                                        (24)
  #define RTL9300_CHIP_INFO_MCID_MASK                                                                          (0xF << RTL9300_CHIP_INFO_MCID_OFFSET)
  #define RTL9300_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                                (16)
  #define RTL9300_CHIP_INFO_CHIP_INFO_EN_MASK                                                                  (0xF << RTL9300_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define RTL9300_CHIP_INFO_RL_ID_OFFSET                                                                       (0)
  #define RTL9300_CHIP_INFO_RL_ID_MASK                                                                         (0xFFFF << RTL9300_CHIP_INFO_RL_ID_OFFSET)

/*
 * Feature: Reset 
 */
#define RTL9300_RST_GLB_CTRL_0_ADDR                                                                            (0xC)
  #define RTL9300_RST_GLB_CTRL_0_CHIP_RST_EN_OFFSET                                                            (8)
  #define RTL9300_RST_GLB_CTRL_0_CHIP_RST_EN_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_CHIP_RST_EN_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_WD_RST_EN_OFFSET                                                              (7)
  #define RTL9300_RST_GLB_CTRL_0_WD_RST_EN_MASK                                                                (0x1 << RTL9300_RST_GLB_CTRL_0_WD_RST_EN_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SDS_REG_RST_OFFSET                                                            (6)
  #define RTL9300_RST_GLB_CTRL_0_SDS_REG_RST_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_SDS_REG_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_PHY_RST_OFFSET                                                             (5)
  #define RTL9300_RST_GLB_CTRL_0_SW_PHY_RST_MASK                                                               (0x1 << RTL9300_RST_GLB_CTRL_0_SW_PHY_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_CPU_MEM_RST_OFFSET                                                            (4)
  #define RTL9300_RST_GLB_CTRL_0_CPU_MEM_RST_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_CPU_MEM_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET                                                          (3)
  #define RTL9300_RST_GLB_CTRL_0_SW_SERDES_RST_MASK                                                            (0x1 << RTL9300_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET                                                             (2)
  #define RTL9300_RST_GLB_CTRL_0_SW_NIC_RST_MASK                                                               (0x1 << RTL9300_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_Q_RST_OFFSET                                                               (1)
  #define RTL9300_RST_GLB_CTRL_0_SW_Q_RST_MASK                                                                 (0x1 << RTL9300_RST_GLB_CTRL_0_SW_Q_RST_OFFSET)
  #define RTL9300_RST_GLB_CTRL_0_SW_CHIP_RST_OFFSET                                                            (0)
  #define RTL9300_RST_GLB_CTRL_0_SW_CHIP_RST_MASK                                                              (0x1 << RTL9300_RST_GLB_CTRL_0_SW_CHIP_RST_OFFSET)

#define RTL9300_RST_GLB_STS_0_ADDR                                                                             (0x10)
  #define RTL9300_RST_GLB_STS_0_CHIP_RST_STA_OFFSET                                                            (0)
  #define RTL9300_RST_GLB_STS_0_CHIP_RST_STA_MASK                                                              (0xFFFFFFFF << RTL9300_RST_GLB_STS_0_CHIP_RST_STA_OFFSET)

#define RTL9300_RST_GLB_STS_1_ADDR                                                                             (0x14)
  #define RTL9300_RST_GLB_STS_1_WDOG_RST_STA_OFFSET                                                            (0)
  #define RTL9300_RST_GLB_STS_1_WDOG_RST_STA_MASK                                                              (0xFFFFFFFF << RTL9300_RST_GLB_STS_1_WDOG_RST_STA_OFFSET)

#define RTL9300_RST_GLB_STS_2_ADDR                                                                             (0x18)
  #define RTL9300_RST_GLB_STS_2_EN_RST_DEG_OFFSET                                                              (3)
  #define RTL9300_RST_GLB_STS_2_EN_RST_DEG_MASK                                                                (0x1 << RTL9300_RST_GLB_STS_2_EN_RST_DEG_OFFSET)
  #define RTL9300_RST_GLB_STS_2_EN_AFERST_OFFSET                                                               (2)
  #define RTL9300_RST_GLB_STS_2_EN_AFERST_MASK                                                                 (0x1 << RTL9300_RST_GLB_STS_2_EN_AFERST_OFFSET)

#define RTL9300_RST_GLB_STS_3_ADDR                                                                             (0x1C)
  #define RTL9300_RST_GLB_STS_3_MAC_STA_OFFSET                                                                 (0)
  #define RTL9300_RST_GLB_STS_3_MAC_STA_MASK                                                                   (0xFFFFFFFF << RTL9300_RST_GLB_STS_3_MAC_STA_OFFSET)

#define RTL9300_MAC_RST_DUR_ADDR                                                                               (0x20)
  #define RTL9300_MAC_RST_DUR_MAC_RST_DUR_OFFSET                                                               (0)
  #define RTL9300_MAC_RST_DUR_MAC_RST_DUR_MASK                                                                 (0x1 << RTL9300_MAC_RST_DUR_MAC_RST_DUR_OFFSET)

/*
 * Feature: PLL & Bias 
 */
#define RTL9300_PLL_GLB_CTRL_ADDR                                                                              (0xD900)
  #define RTL9300_PLL_GLB_CTRL_RE_EN_PLL_MON_OFFSET                                                            (14)
  #define RTL9300_PLL_GLB_CTRL_RE_EN_PLL_MON_MASK                                                              (0x7 << RTL9300_PLL_GLB_CTRL_RE_EN_PLL_MON_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_CPU_CLK_SEL_OFFSET                                                              (13)
  #define RTL9300_PLL_GLB_CTRL_CPU_CLK_SEL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL_CPU_CLK_SEL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_NOR_CLK_SEL_OFFSET                                                              (12)
  #define RTL9300_PLL_GLB_CTRL_NOR_CLK_SEL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL_NOR_CLK_SEL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_LXB_CLK_SEL_OFFSET                                                              (11)
  #define RTL9300_PLL_GLB_CTRL_LXB_CLK_SEL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL_LXB_CLK_SEL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_SW_PLL_READY_OFFSET                                                             (10)
  #define RTL9300_PLL_GLB_CTRL_SW_PLL_READY_MASK                                                               (0x1 << RTL9300_PLL_GLB_CTRL_SW_PLL_READY_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_CPU_PLL_READY_OFFSET                                                            (9)
  #define RTL9300_PLL_GLB_CTRL_CPU_PLL_READY_MASK                                                              (0x1 << RTL9300_PLL_GLB_CTRL_CPU_PLL_READY_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_ALE_PLL_OFFSET                                                           (8)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_ALE_PLL_MASK                                                             (0x1 << RTL9300_PLL_GLB_CTRL_BYPASS_ALE_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_NOR_PLL_OFFSET                                                           (7)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_NOR_PLL_MASK                                                             (0x1 << RTL9300_PLL_GLB_CTRL_BYPASS_NOR_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET                                                           (6)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_LXB_PLL_MASK                                                             (0x1 << RTL9300_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_CPU_PLL_OFFSET                                                           (5)
  #define RTL9300_PLL_GLB_CTRL_BYPASS_CPU_PLL_MASK                                                             (0x1 << RTL9300_PLL_GLB_CTRL_BYPASS_CPU_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_EN_NOR_PLL_OFFSET                                                               (4)
  #define RTL9300_PLL_GLB_CTRL_EN_NOR_PLL_MASK                                                                 (0x1 << RTL9300_PLL_GLB_CTRL_EN_NOR_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_EN_NAND_PLL_OFFSET                                                              (3)
  #define RTL9300_PLL_GLB_CTRL_EN_NAND_PLL_MASK                                                                (0x1 << RTL9300_PLL_GLB_CTRL_EN_NAND_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_EN_USB_PLL_OFFSET                                                               (2)
  #define RTL9300_PLL_GLB_CTRL_EN_USB_PLL_MASK                                                                 (0x1 << RTL9300_PLL_GLB_CTRL_EN_USB_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_EN_LXB_PLL_OFFSET                                                               (1)
  #define RTL9300_PLL_GLB_CTRL_EN_LXB_PLL_MASK                                                                 (0x1 << RTL9300_PLL_GLB_CTRL_EN_LXB_PLL_OFFSET)
  #define RTL9300_PLL_GLB_CTRL_EN_CPU_PLL_OFFSET                                                               (0)
  #define RTL9300_PLL_GLB_CTRL_EN_CPU_PLL_MASK                                                                 (0x1 << RTL9300_PLL_GLB_CTRL_EN_CPU_PLL_OFFSET)

#define RTL9300_PLL_CPU_CTRL0_ADDR                                                                             (0xD904)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET                                                        (12)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_MASK                                                          (0x1FFF << RTL9300_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_MASK                                                          (0xFF << RTL9300_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL9300_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_OFFSET                                                        (2)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_MASK                                                          (0x1 << RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_OFFSET)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL9300_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET)

#define RTL9300_PLL_CPU_CTRL1_ADDR                                                                             (0xD908)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_OFFSET                                                          (31)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_MASK                                                            (0x1 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_OFFSET                                                         (18)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_MASK                                                           (0x1FFF << RTL9300_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_OFFSET                                                        (6)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_MASK                                                          (0xFFF << RTL9300_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_SSC_ORDER_OFFSET                                                       (5)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_SSC_ORDER_MASK                                                         (0x1 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_SSC_ORDER_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_OFFSET                                                 (3)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_MASK                                                   (0x3 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_OFFSET                                                        (0)
  #define RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_MASK                                                          (0x7 << RTL9300_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_OFFSET)

#define RTL9300_PLL_CPU_MISC_CTRL_ADDR                                                                         (0xD90C)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET                                                      (28)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_MASK                                                        (0x3 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET                                                    (27)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET                                                      (24)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_MASK                                                        (0x7 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET                                                (23)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_OFFSET                                                       (22)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_MASK                                                         (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET                                                    (20)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_MASK                                                      (0x3 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET                                                    (16)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_MASK                                                      (0xF << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET                                                     (15)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_MASK                                                       (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET                                                     (12)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_MASK                                                       (0x7 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET                                                      (11)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET                                                   (10)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET                                                      (9)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET                                                      (8)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET                                                   (7)
  #define RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL9300_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_CPU_OFFSET                                                   (4)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_CPU_MASK                                                     (0x7 << RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_CPU_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_DLL_OFFSET                                                   (1)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_DLL_MASK                                                     (0x7 << RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_DIVN2_DLL_OFFSET)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_EN_DLL_OFFSET                                                      (0)
  #define RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_EN_DLL_MASK                                                        (0x1 << RTL9300_PLL_CPU_MISC_CTRL_REG_CMU_EN_DLL_OFFSET)

#define RTL9300_PLL_SW_CTRL0_ADDR                                                                              (0xD910)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET                                                          (12)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_FCODE_IN_MASK                                                            (0x1FFF << RTL9300_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET                                                          (4)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_NCODE_IN_MASK                                                            (0xFF << RTL9300_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_OFFSET                                                         (3)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_MASK                                                           (0x1 << RTL9300_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_OFFSET                                                          (2)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_MASK                                                            (0x1 << RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_OFFSET)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET                                                        (0)
  #define RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_MASK                                                          (0x3 << RTL9300_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET)

#define RTL9300_PLL_SW_CTRL1_ADDR                                                                              (0xD914)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_EN_SSC_OFFSET                                                            (25)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_EN_SSC_MASK                                                              (0x1 << RTL9300_PLL_SW_CTRL1_SW_CMU_EN_SSC_OFFSET)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_STEP_IN_OFFSET                                                           (12)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_STEP_IN_MASK                                                             (0x1FFF << RTL9300_PLL_SW_CTRL1_SW_CMU_STEP_IN_OFFSET)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_TBASE_IN_OFFSET                                                          (0)
  #define RTL9300_PLL_SW_CTRL1_SW_CMU_TBASE_IN_MASK                                                            (0xFFF << RTL9300_PLL_SW_CTRL1_SW_CMU_TBASE_IN_OFFSET)

#define RTL9300_PLL_SW_MISC_CTRL_ADDR                                                                          (0xD918)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_OFFSET                                                     (28)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_MASK                                                       (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET                                               (26)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_MASK                                                 (0x3 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET                                                      (23)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_MASK                                                        (0x7 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET                                                        (21)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_MASK                                                          (0x3 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET                                                      (20)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_MASK                                                        (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET                                                        (17)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_MASK                                                          (0x7 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET                                                  (16)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_MASK                                                    (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_OFFSET                                                         (15)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_MASK                                                           (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET                                                      (13)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_MASK                                                        (0x3 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET                                                      (9)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_MASK                                                        (0xF << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET                                                       (8)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_MASK                                                         (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET                                                       (5)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_MASK                                                         (0x7 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET                                                        (4)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_MASK                                                          (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET                                                     (3)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_MASK                                                       (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_OFFSET                                                        (2)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_MASK                                                          (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET                                                        (1)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_MASK                                                          (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET                                                     (0)
  #define RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_MASK                                                       (0x1 << RTL9300_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET)

#define RTL9300_PLL_SW_DIV_CTRL_ADDR                                                                           (0xD91C)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SPI_NOR_OFFSET                                                 (13)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SPI_NOR_MASK                                                   (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SPI_NOR_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_LXB_NAND_USB_OFFSET                                            (9)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_LXB_NAND_USB_MASK                                              (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_LXB_NAND_USB_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SWCore_OFFSET                                                  (5)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SWCore_MASK                                                    (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_SWCore_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_GPHYDBG_OFFSET                                                 (1)
  #define RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_GPHYDBG_MASK                                                   (0xF << RTL9300_PLL_SW_DIV_CTRL_REG_CMU_DIVN2_GPHYDBG_OFFSET)
  #define RTL9300_PLL_SW_DIV_CTRL_EN_GPHY_DBG_PLL_OFFSET                                                       (0)
  #define RTL9300_PLL_SW_DIV_CTRL_EN_GPHY_DBG_PLL_MASK                                                         (0x1 << RTL9300_PLL_SW_DIV_CTRL_EN_GPHY_DBG_PLL_OFFSET)

#define RTL9300_PLL_BANDGAP_CTRL_ADDR                                                                          (0xD920)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_SEL_IBLPF_XTALPLL_OFFSET                                                (3)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_SEL_IBLPF_XTALPLL_MASK                                                  (0x1 << RTL9300_PLL_BANDGAP_CTRL_REG_SEL_IBLPF_XTALPLL_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_POW_OFFSET                                                           (2)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_POW_MASK                                                             (0x1 << RTL9300_PLL_BANDGAP_CTRL_REG_BG_POW_OFFSET)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_OFFSET                                                               (0)
  #define RTL9300_PLL_BANDGAP_CTRL_REG_BG_MASK                                                                 (0x3 << RTL9300_PLL_BANDGAP_CTRL_REG_BG_OFFSET)

#define RTL9300_PLL_CML_CTRL_ADDR                                                                              (0xD924)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_S0S1_OFFSET                                                  (4)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_S0S1_MASK                                                    (0x7 << RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_S0S1_OFFSET)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_S0S0_OFFSET                                                  (1)
  #define RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_S0S0_MASK                                                    (0x7 << RTL9300_PLL_CML_CTRL_REG_CKREFBUF_CML_I_S0S0_OFFSET)
  #define RTL9300_PLL_CML_CTRL_REG_CKREF_BUF_EN_OFFSET                                                         (0)
  #define RTL9300_PLL_CML_CTRL_REG_CKREF_BUF_EN_MASK                                                           (0x1 << RTL9300_PLL_CML_CTRL_REG_CKREF_BUF_EN_OFFSET)

/*
 * Feature: BIST & BISR 
 */
#define RTL9300_MAC_BIST_MODE_ADDR                                                                             (0x3A00)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF1_OFFSET                                                         (17)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF1_MASK                                                           (0x1 << RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF1_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF1_OFFSET                                                         (16)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF1_MASK                                                           (0x1 << RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF1_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGTXF_X4_0_OFFSET                                                    (11)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGTXF_X4_0_MASK                                                      (0x1F << RTL9300_MAC_BIST_MODE_BIST_MODE_TGTXF_X4_0_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGRXF_X4_0_OFFSET                                                    (6)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_TGRXF_X4_0_MASK                                                      (0x1F << RTL9300_MAC_BIST_MODE_BIST_MODE_TGRXF_X4_0_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF0_X2_0_OFFSET                                                    (3)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF0_X2_0_MASK                                                      (0x7 << RTL9300_MAC_BIST_MODE_BIST_MODE_GTXF0_X2_0_OFFSET)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF0_X2_0_OFFSET                                                    (0)
  #define RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF0_X2_0_MASK                                                      (0x7 << RTL9300_MAC_BIST_MODE_BIST_MODE_GRXF0_X2_0_OFFSET)

#define RTL9300_MAC_DRF_BIST_MODE_ADDR                                                                         (0x3A04)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF1_OFFSET                                                 (17)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF1_MASK                                                   (0x1 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF1_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF1_OFFSET                                                 (16)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF1_MASK                                                   (0x1 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF1_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGTXF_X4_0_OFFSET                                            (11)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGTXF_X4_0_MASK                                              (0x1F << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGTXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGRXF_X4_0_OFFSET                                            (6)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGRXF_X4_0_MASK                                              (0x1F << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TGRXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF0_X2_0_OFFSET                                            (3)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF0_X2_0_MASK                                              (0x7 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GTXF0_X2_0_OFFSET)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF0_X2_0_OFFSET                                            (0)
  #define RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF0_X2_0_MASK                                              (0x7 << RTL9300_MAC_DRF_BIST_MODE_DRF_BIST_MODE_GRXF0_X2_0_OFFSET)

#define RTL9300_MAC_BIST_RSTN_ADDR                                                                             (0x3A08)
  #define RTL9300_MAC_BIST_RSTN_BIST_RSTN_OFFSET                                                               (0)
  #define RTL9300_MAC_BIST_RSTN_BIST_RSTN_MASK                                                                 (0x1 << RTL9300_MAC_BIST_RSTN_BIST_RSTN_OFFSET)

#define RTL9300_MAC_DRF_TEST_RESUME_ADDR                                                                       (0x3A0C)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF1_OFFSET                                             (17)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF1_MASK                                               (0x1 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF1_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF1_OFFSET                                             (16)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF1_MASK                                               (0x1 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF1_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGTXF_X4_0_OFFSET                                        (11)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGTXF_X4_0_MASK                                          (0x1F << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGTXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGRXF_X4_0_OFFSET                                        (6)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGRXF_X4_0_MASK                                          (0x1F << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TGRXF_X4_0_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF0_X2_0_OFFSET                                        (3)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF0_X2_0_MASK                                          (0x7 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GTXF0_X2_0_OFFSET)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF0_X2_0_OFFSET                                        (0)
  #define RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF0_X2_0_MASK                                          (0x7 << RTL9300_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_GRXF0_X2_0_OFFSET)

#define RTL9300_MAC_GRXF0_RESULT_ADDR(index)                                                                   (0x3A10 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_RESULT_CFG_BIST_DIS_GRXF0_OFFSET                                                   (31)
  #define RTL9300_MAC_GRXF0_RESULT_CFG_BIST_DIS_GRXF0_MASK                                                     (0x1 << RTL9300_MAC_GRXF0_RESULT_CFG_BIST_DIS_GRXF0_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DONE_MASK                                                             (0x1 << RTL9300_MAC_GRXF0_RESULT_GRXF0_DONE_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_FAIL_7_0_OFFSET                                                       (14)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_FAIL_7_0_MASK                                                         (0xFF << RTL9300_MAC_GRXF0_RESULT_GRXF0_FAIL_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_FAIL_7_0_OFFSET                                                   (0)
  #define RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_FAIL_7_0_MASK                                                     (0xFF << RTL9300_MAC_GRXF0_RESULT_GRXF0_DRF_FAIL_7_0_OFFSET)

#define RTL9300_MAC_GTXF0_RESULT_ADDR(index)                                                                   (0x3A1C + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GTXF0_RESULT_CFG_BIST_DIS_GTXF0_OFFSET                                                   (31)
  #define RTL9300_MAC_GTXF0_RESULT_CFG_BIST_DIS_GTXF0_MASK                                                     (0x1 << RTL9300_MAC_GTXF0_RESULT_CFG_BIST_DIS_GTXF0_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DONE_MASK                                                             (0x1 << RTL9300_MAC_GTXF0_RESULT_GTXF0_DONE_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_FAIL_7_0_OFFSET                                                       (14)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_FAIL_7_0_MASK                                                         (0xFF << RTL9300_MAC_GTXF0_RESULT_GTXF0_FAIL_7_0_OFFSET)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_FAIL_7_0_OFFSET                                                   (0)
  #define RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_FAIL_7_0_MASK                                                     (0xFF << RTL9300_MAC_GTXF0_RESULT_GTXF0_DRF_FAIL_7_0_OFFSET)

#define RTL9300_MAC_TGRXF_RESULT_ADDR(index)                                                                   (0x3A28 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_RESULT_CFG_BIST_DIS_TGRXF_OFFSET                                                   (31)
  #define RTL9300_MAC_TGRXF_RESULT_CFG_BIST_DIS_TGRXF_MASK                                                     (0x1 << RTL9300_MAC_TGRXF_RESULT_CFG_BIST_DIS_TGRXF_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DONE_MASK                                                             (0x1 << RTL9300_MAC_TGRXF_RESULT_TGRXF_DONE_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_DONE_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_FAIL_5_0_OFFSET                                                       (14)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_FAIL_5_0_MASK                                                         (0x3F << RTL9300_MAC_TGRXF_RESULT_TGRXF_FAIL_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_FAIL_5_0_OFFSET                                                   (0)
  #define RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_FAIL_5_0_MASK                                                     (0x3F << RTL9300_MAC_TGRXF_RESULT_TGRXF_DRF_FAIL_5_0_OFFSET)

#define RTL9300_MAC_TGTXF_RESULT_ADDR(index)                                                                   (0x3A3C + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGTXF_RESULT_CFG_BIST_DIS_TGTXF_OFFSET                                                   (31)
  #define RTL9300_MAC_TGTXF_RESULT_CFG_BIST_DIS_TGTXF_MASK                                                     (0x1 << RTL9300_MAC_TGTXF_RESULT_CFG_BIST_DIS_TGTXF_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DONE_OFFSET                                                           (30)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DONE_MASK                                                             (0x1 << RTL9300_MAC_TGTXF_RESULT_TGTXF_DONE_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_DONE_OFFSET                                                       (29)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_DONE_MASK                                                         (0x1 << RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_DONE_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_FAIL_5_0_OFFSET                                                       (14)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_FAIL_5_0_MASK                                                         (0x3F << RTL9300_MAC_TGTXF_RESULT_TGTXF_FAIL_5_0_OFFSET)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_FAIL_5_0_OFFSET                                                   (0)
  #define RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_FAIL_5_0_MASK                                                     (0x3F << RTL9300_MAC_TGTXF_RESULT_TGTXF_DRF_FAIL_5_0_OFFSET)

#define RTL9300_MAC_GRXF1_RESULT0_ADDR                                                                         (0x3A50)
  #define RTL9300_MAC_GRXF1_RESULT0_CFG_BIST_DIS_GRXF1_OFFSET                                                  (31)
  #define RTL9300_MAC_GRXF1_RESULT0_CFG_BIST_DIS_GRXF1_MASK                                                    (0x1 << RTL9300_MAC_GRXF1_RESULT0_CFG_BIST_DIS_GRXF1_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DONE_OFFSET                                                          (30)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DONE_MASK                                                            (0x1 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_DONE_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_DONE_OFFSET                                                      (29)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_DONE_MASK                                                        (0x1 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_FAIL_OFFSET                                                          (14)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_FAIL_MASK                                                            (0x1 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_FAIL_OFFSET)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_FAIL_OFFSET                                                      (0)
  #define RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_FAIL_MASK                                                        (0x1 << RTL9300_MAC_GRXF1_RESULT0_GRXF1_DRF_FAIL_OFFSET)

#define RTL9300_MAC_GTXF1_RESULT0_ADDR                                                                         (0x3A54)
  #define RTL9300_MAC_GTXF1_RESULT0_CFG_BIST_DIS_GTXF1_OFFSET                                                  (31)
  #define RTL9300_MAC_GTXF1_RESULT0_CFG_BIST_DIS_GTXF1_MASK                                                    (0x1 << RTL9300_MAC_GTXF1_RESULT0_CFG_BIST_DIS_GTXF1_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DONE_OFFSET                                                          (30)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DONE_MASK                                                            (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_DONE_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_DONE_OFFSET                                                      (29)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_DONE_MASK                                                        (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_DONE_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_FAIL_OFFSET                                                          (14)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_FAIL_MASK                                                            (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_FAIL_OFFSET)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_FAIL_OFFSET                                                      (0)
  #define RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_FAIL_MASK                                                        (0x1 << RTL9300_MAC_GTXF1_RESULT0_GTXF1_DRF_FAIL_OFFSET)

#define RTL9300_MAC_DRF_PAUSE_ADDR                                                                             (0x3A58)
  #define RTL9300_MAC_DRF_PAUSE_GTXF1_DRF_PAUSE_PG08_OFFSET                                                    (17)
  #define RTL9300_MAC_DRF_PAUSE_GTXF1_DRF_PAUSE_PG08_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_GTXF1_DRF_PAUSE_PG08_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GRXF1_DRF_PAUSE_PG08_OFFSET                                                    (16)
  #define RTL9300_MAC_DRF_PAUSE_GRXF1_DRF_PAUSE_PG08_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_GRXF1_DRF_PAUSE_PG08_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG07_04_OFFSET                                                 (12)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG07_04_MASK                                                   (0xF << RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG07_04_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG02_OFFSET                                                    (11)
  #define RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG02_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_TGTXF_DRF_PAUSE_PG02_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG07_04_OFFSET                                                 (7)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG07_04_MASK                                                   (0xF << RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG07_04_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG02_OFFSET                                                    (6)
  #define RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG02_MASK                                                      (0x1 << RTL9300_MAC_DRF_PAUSE_TGRXF_DRF_PAUSE_PG02_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GTXF0_DRF_PAUSE_PG02_00_OFFSET                                                 (3)
  #define RTL9300_MAC_DRF_PAUSE_GTXF0_DRF_PAUSE_PG02_00_MASK                                                   (0x7 << RTL9300_MAC_DRF_PAUSE_GTXF0_DRF_PAUSE_PG02_00_OFFSET)
  #define RTL9300_MAC_DRF_PAUSE_GRXF_DRF_PAUSE0_PG02_00_OFFSET                                                 (0)
  #define RTL9300_MAC_DRF_PAUSE_GRXF_DRF_PAUSE0_PG02_00_MASK                                                   (0x7 << RTL9300_MAC_DRF_PAUSE_GRXF_DRF_PAUSE0_PG02_00_OFFSET)

#define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_ADDR(index)                                                         (0x3A5C + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GTXF0_LS_OFFSET                                               (16)
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GTXF0_LS_MASK                                                 (0xFF << RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GTXF0_LS_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GRXF0_LS_OFFSET                                               (0)
  #define RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GRXF0_LS_MASK                                                 (0xFF << RTL9300_MAC_GRXF0_GTXF0_SRAM_LS_EN_CFG_GRXF0_LS_OFFSET)

#define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_ADDR(index)                                                      (0x3A68 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEB_7_0_OFFSET                                      (24)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEB_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEB_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEA_7_0_OFFSET                                      (16)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEA_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GTXF0_RMEA_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEB_7_0_OFFSET                                      (8)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEB_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEB_7_0_OFFSET)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEA_7_0_OFFSET                                      (0)
  #define RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEA_7_0_MASK                                        (0xFF << RTL9300_MAC_GRXF0_GTXF0_TIMING_CFG_EN_CFG_GRXF0_RMEA_7_0_OFFSET)

#define RTL9300_MAC_GRXF0_RMA_ADDR(index)                                                                      (0x3A74 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_7_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_7_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_6_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_6_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_5_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_5_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_4_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_4_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_3_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_3_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_2_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_2_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_1_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_1_OFFSET)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_0_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMA_CFG_GRXF0_RMA_0_OFFSET)

#define RTL9300_MAC_GRXF0_RMB_ADDR(index)                                                                      (0x3A80 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_7_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_7_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_6_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_6_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_5_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_5_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_4_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_4_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_3_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_3_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_2_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_2_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_1_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_1_OFFSET)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_0_MASK                                                           (0xF << RTL9300_MAC_GRXF0_RMB_CFG_GRXF0_RMB_0_OFFSET)

#define RTL9300_MAC_GTXF0_RMA_ADDR(index)                                                                      (0x3A8C + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_7_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_7_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_6_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_6_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_5_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_5_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_4_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_4_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_3_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_3_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_2_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_2_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_1_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_1_OFFSET)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_0_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMA_CFG_GTXF0_RMA_0_OFFSET)

#define RTL9300_MAC_GTXF0_RMB_ADDR(index)                                                                      (0x3A98 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_7_OFFSET                                                         (28)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_7_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_7_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_6_OFFSET                                                         (24)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_6_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_6_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_5_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_5_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_4_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_4_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_3_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_3_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_2_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_2_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_1_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_1_OFFSET)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_0_MASK                                                           (0xF << RTL9300_MAC_GTXF0_RMB_CFG_GTXF0_RMB_0_OFFSET)

#define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_ADDR(index)                                                         (0x3AA4 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGTXF_LS_OFFSET                                               (16)
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGTXF_LS_MASK                                                 (0x3F << RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGTXF_LS_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGRXF_LS_OFFSET                                               (0)
  #define RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGRXF_LS_MASK                                                 (0x3F << RTL9300_MAC_TGRXF_TGTXF_SRAM_LS_EN_CFG_TGRXF_LS_OFFSET)

#define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_ADDR(index)                                                      (0x3AB8 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEB_5_0_OFFSET                                      (24)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEB_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEB_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEA_5_0_OFFSET                                      (16)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEA_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGTXF_RMEA_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEB_5_0_OFFSET                                      (8)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEB_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEB_5_0_OFFSET)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEA_5_0_OFFSET                                      (0)
  #define RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEA_5_0_MASK                                        (0x3F << RTL9300_MAC_TGRXF_TGTXF_TIMING_CFG_EN_CFG_TGRXF_RMEA_5_0_OFFSET)

#define RTL9300_MAC_TGRXF_RMA_ADDR(index)                                                                      (0x3ACC + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_5_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_5_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_4_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_4_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_3_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_3_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_2_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_2_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_1_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_1_OFFSET)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_0_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMA_CFG_TGRXF_RMA_0_OFFSET)

#define RTL9300_MAC_TGRXF_RMB_ADDR(index)                                                                      (0x3AE0 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_5_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_5_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_4_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_4_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_3_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_3_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_2_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_2_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_1_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_1_OFFSET)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_0_MASK                                                           (0xF << RTL9300_MAC_TGRXF_RMB_CFG_TGRXF_RMB_0_OFFSET)

#define RTL9300_MAC_TGTXF_RMA_ADDR(index)                                                                      (0x3AF4 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_5_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_5_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_4_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_4_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_3_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_3_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_2_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_2_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_1_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_1_OFFSET)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_0_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMA_CFG_TGTXF_RMA_0_OFFSET)

#define RTL9300_MAC_TGTXF_RMB_ADDR(index)                                                                      (0x3B08 + (((index) << 2))) /* index: 0-4 */
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_5_OFFSET                                                         (20)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_5_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_5_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_4_OFFSET                                                         (16)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_4_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_4_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_3_OFFSET                                                         (12)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_3_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_3_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_2_OFFSET                                                         (8)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_2_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_2_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_1_OFFSET                                                         (4)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_1_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_1_OFFSET)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_0_OFFSET                                                         (0)
  #define RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_0_MASK                                                           (0xF << RTL9300_MAC_TGTXF_RMB_CFG_TGTXF_RMB_0_OFFSET)

#define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_ADDR                                                                (0x3B1C)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GTXF1_LS_OFFSET                                               (16)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GTXF1_LS_MASK                                                 (0x1 << RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GTXF1_LS_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GRXF1_LS_OFFSET                                               (0)
  #define RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GRXF1_LS_MASK                                                 (0x1 << RTL9300_MAC_GRXF1_GTXF1_SRAM_LS_EN_CFG_GRXF1_LS_OFFSET)

#define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_ADDR                                                             (0x3B20)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEB_OFFSET                                          (24)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEB_MASK                                            (0x1 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEB_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEA_OFFSET                                          (16)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEA_MASK                                            (0x1 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GTXF1_RMEA_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEB_OFFSET                                          (8)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEB_MASK                                            (0x1 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEB_OFFSET)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEA_OFFSET                                          (0)
  #define RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEA_MASK                                            (0x1 << RTL9300_MAC_GRXF1_GTXF1_TIMING_CFG_EN_CFG_GRXF1_RMEA_OFFSET)

#define RTL9300_MAC_GRXF1_RMA_ADDR                                                                             (0x3B24)
  #define RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_OFFSET                                                           (0)
  #define RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_MASK                                                             (0xF << RTL9300_MAC_GRXF1_RMA_CFG_GRXF1_RMA_OFFSET)

#define RTL9300_MAC_GRXF1_RMB_ADDR                                                                             (0x3B28)
  #define RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_OFFSET                                                           (0)
  #define RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_MASK                                                             (0xF << RTL9300_MAC_GRXF1_RMB_CFG_GRXF1_RMB_OFFSET)

#define RTL9300_MAC_GTXF1_RMA_ADDR                                                                             (0x3B2C)
  #define RTL9300_MAC_GTXF1_RMA_CFG_GTXF1_RMA_OFFSET                                                           (0)
  #define RTL9300_MAC_GTXF1_RMA_CFG_GTXF1_RMA_MASK                                                             (0xF << RTL9300_MAC_GTXF1_RMA_CFG_GTXF1_RMA_OFFSET)

#define RTL9300_MAC_GTXF1_RMB_ADDR                                                                             (0x3B30)
  #define RTL9300_MAC_GTXF1_RMB_CFG_GTXF1_RMB_OFFSET                                                           (0)
  #define RTL9300_MAC_GTXF1_RMB_CFG_GTXF1_RMB_MASK                                                             (0xF << RTL9300_MAC_GTXF1_RMB_CFG_GTXF1_RMB_OFFSET)

#define RTL9300_ALE_BIST_MODE_ADDR                                                                             (0xA200)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_REPQLL_OFFSET                                                        (23)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_REPQLL_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_REPQLL_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_REPQ_OFFSET                                                          (22)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_REPQ_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_REPQ_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_OILMEM_OFFSET                                                        (21)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_OILMEM_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_OILMEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_OTGMEM_OFFSET                                                        (20)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_OTGMEM_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_OTGMEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_NXHMEM_OFFSET                                                        (19)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_NXHMEM_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_NXHMEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_MACTCAM_OFFSET                                                       (18)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_MACTCAM_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_MACTCAM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_CAMACT_OFFSET                                                        (17)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_CAMACT_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_CAMACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_L3TCAM_OFFSET                                                        (16)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_L3TCAM_MASK                                                          (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_L3TCAM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_L3MEM_OFFSET                                                         (15)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_L3MEM_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_L3MEM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_BCAM_OFFSET                                                          (14)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_BCAM_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_BCAM_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_MST_OFFSET                                                           (13)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_MST_MASK                                                             (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_MST_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_MCTAB_OFFSET                                                         (12)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_MCTAB_MASK                                                           (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_MCTAB_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_LUT_OFFSET                                                           (11)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_LUT_MASK                                                             (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_LUT_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_HSB_OFFSET                                                           (10)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_HSB_MASK                                                             (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_HSB_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_VLAN_OFFSET                                                          (9)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_VLAN_MASK                                                            (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_VLAN_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_IVC_ACT_OFFSET                                                       (8)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_IVC_ACT_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_IVC_ACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_IVC_OFFSET                                                           (7)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_IVC_MASK                                                             (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_IVC_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_ACT_OFFSET                                                       (6)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_ACT_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_ACT_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_MET_OFFSET                                                       (5)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_MET_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_MET_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_LOG_OFFSET                                                       (4)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_LOG_MASK                                                         (0x1 << RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_LOG_OFFSET)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_TCAM_X3_0_OFFSET                                                 (0)
  #define RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_TCAM_X3_0_MASK                                                   (0xF << RTL9300_ALE_BIST_MODE_BIST_MODE_ACL_TCAM_X3_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_MODE_ADDR                                                                         (0xA204)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_REPQLL_OFFSET                                                (23)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_REPQLL_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_REPQLL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_REPQ_OFFSET                                                  (22)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_REPQ_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_REPQ_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_OILMEM_OFFSET                                                (21)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_OILMEM_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_OILMEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_OTGMEM_OFFSET                                                (20)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_OTGMEM_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_OTGMEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_NXHMEM_OFFSET                                                (19)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_NXHMEM_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_NXHMEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MACTCAM_OFFSET                                               (18)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MACTCAM_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MACTCAM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_CAMACT_OFFSET                                                (17)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_CAMACT_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_CAMACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_L3TCAM_OFFSET                                                (16)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_L3TCAM_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_L3TCAM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_L3MEM_OFFSET                                                 (15)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_L3MEM_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_L3MEM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_BCAM_OFFSET                                                  (14)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_BCAM_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_BCAM_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MST_OFFSET                                                   (13)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MST_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MST_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MCTAB_OFFSET                                                 (12)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MCTAB_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_MCTAB_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_LUT_OFFSET                                                   (11)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_LUT_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_LUT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_HSB_OFFSET                                                   (10)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_HSB_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_HSB_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_VLAN_OFFSET                                                  (9)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_VLAN_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_VLAN_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_IVC_ACT_OFFSET                                               (8)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_IVC_ACT_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_IVC_ACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_IVC_OFFSET                                                   (7)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_IVC_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_IVC_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_ACT_OFFSET                                               (6)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_ACT_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_ACT_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_MET_OFFSET                                               (5)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_MET_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_MET_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_LOG_OFFSET                                               (4)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_LOG_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_LOG_OFFSET)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_TCAM_X3_0_OFFSET                                         (0)
  #define RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_TCAM_X3_0_MASK                                           (0xF << RTL9300_ALE_DRF_BIST_MODE_DRF_BIST_MODE_ACL_TCAM_X3_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_RESUME_ADDR                                                                       (0xA208)
  #define RTL9300_ALE_DRF_BIST_RESUME_REPQLL_DRF_BIST_RESUME_OFFSET                                            (23)
  #define RTL9300_ALE_DRF_BIST_RESUME_REPQLL_DRF_BIST_RESUME_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_RESUME_REPQLL_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_REPQ_DRF_BIST_RESUME_OFFSET                                              (22)
  #define RTL9300_ALE_DRF_BIST_RESUME_REPQ_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME_REPQ_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_OIL_DRF_BIST_RESUME_OFFSET                                               (21)
  #define RTL9300_ALE_DRF_BIST_RESUME_OIL_DRF_BIST_RESUME_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_RESUME_OIL_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_OTG_DRF_BIST_RESUME_OFFSET                                               (20)
  #define RTL9300_ALE_DRF_BIST_RESUME_OTG_DRF_BIST_RESUME_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_RESUME_OTG_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_NXH_DRF_BIST_RESUME_OFFSET                                               (19)
  #define RTL9300_ALE_DRF_BIST_RESUME_NXH_DRF_BIST_RESUME_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_RESUME_NXH_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_MACTCAM_DRF_BIST_RESUME_OFFSET                                           (18)
  #define RTL9300_ALE_DRF_BIST_RESUME_MACTCAM_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME_MACTCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_CAMACT_DRF_BIST_RESUME_OFFSET                                            (17)
  #define RTL9300_ALE_DRF_BIST_RESUME_CAMACT_DRF_BIST_RESUME_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_RESUME_CAMACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_L3TCAM_DRF_BIST_RESUME_OFFSET                                            (16)
  #define RTL9300_ALE_DRF_BIST_RESUME_L3TCAM_DRF_BIST_RESUME_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_RESUME_L3TCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_L3MEM_DRF_BIST_RESUME_OFFSET                                             (15)
  #define RTL9300_ALE_DRF_BIST_RESUME_L3MEM_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME_L3MEM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_BCAM_DRF_BIST_RESUME_OFFSET                                              (14)
  #define RTL9300_ALE_DRF_BIST_RESUME_BCAM_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME_BCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_MST_DRF_BIST_RESUME_OFFSET                                               (13)
  #define RTL9300_ALE_DRF_BIST_RESUME_MST_DRF_BIST_RESUME_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_RESUME_MST_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_MCTAB_DRF_BIST_RESUME_OFFSET                                             (12)
  #define RTL9300_ALE_DRF_BIST_RESUME_MCTAB_DRF_BIST_RESUME_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_RESUME_MCTAB_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_LUT_DRF_BIST_RESUME_OFFSET                                               (11)
  #define RTL9300_ALE_DRF_BIST_RESUME_LUT_DRF_BIST_RESUME_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_RESUME_LUT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_HSB_DRF_BIST_RESUME_OFFSET                                               (10)
  #define RTL9300_ALE_DRF_BIST_RESUME_HSB_DRF_BIST_RESUME_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_RESUME_HSB_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_VLAN_DRF_BIST_RESUME_OFFSET                                              (9)
  #define RTL9300_ALE_DRF_BIST_RESUME_VLAN_DRF_BIST_RESUME_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_RESUME_VLAN_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_IVC_ACT_DRF_BIST_RESUME_OFFSET                                           (8)
  #define RTL9300_ALE_DRF_BIST_RESUME_IVC_ACT_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME_IVC_ACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_IVC_TCAM_DRF_BIST_RESUME_OFFSET                                          (7)
  #define RTL9300_ALE_DRF_BIST_RESUME_IVC_TCAM_DRF_BIST_RESUME_MASK                                            (0x1 << RTL9300_ALE_DRF_BIST_RESUME_IVC_TCAM_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_ACT_DRF_BIST_RESUME_OFFSET                                           (6)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_ACT_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME_ACL_ACT_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_MET_DRF_BIST_RESUME_OFFSET                                           (5)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_MET_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME_ACL_MET_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_LOG_DRF_BIST_RESUME_OFFSET                                           (4)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_LOG_DRF_BIST_RESUME_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_RESUME_ACL_LOG_DRF_BIST_RESUME_OFFSET)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_TCAM_DRF_BIST_RESUME_X3_0_OFFSET                                     (0)
  #define RTL9300_ALE_DRF_BIST_RESUME_ACL_TCAM_DRF_BIST_RESUME_X3_0_MASK                                       (0xF << RTL9300_ALE_DRF_BIST_RESUME_ACL_TCAM_DRF_BIST_RESUME_X3_0_OFFSET)

#define RTL9300_ALE_TIMING_CFG0_ADDR                                                                           (0xA20C)
  #define RTL9300_ALE_TIMING_CFG0_CFG_HSB_RME_X3_0_OFFSET                                                      (28)
  #define RTL9300_ALE_TIMING_CFG0_CFG_HSB_RME_X3_0_MASK                                                        (0xF << RTL9300_ALE_TIMING_CFG0_CFG_HSB_RME_X3_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG0_CFG_IVC_ACT_RME_OFFSET                                                       (27)
  #define RTL9300_ALE_TIMING_CFG0_CFG_IVC_ACT_RME_MASK                                                         (0x1 << RTL9300_ALE_TIMING_CFG0_CFG_IVC_ACT_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG0_CFG_ACL_ACT_RME_X26_0_OFFSET                                                 (0)
  #define RTL9300_ALE_TIMING_CFG0_CFG_ACL_ACT_RME_X26_0_MASK                                                   (0x7FFFFFF << RTL9300_ALE_TIMING_CFG0_CFG_ACL_ACT_RME_X26_0_OFFSET)

#define RTL9300_ALE_TIMING_CFG1_ADDR                                                                           (0xA210)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_MET_RME_X15_0_OFFSET                                                 (16)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_MET_RME_X15_0_MASK                                                   (0xFFFF << RTL9300_ALE_TIMING_CFG1_CFG_ACL_MET_RME_X15_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_LOG_RME_X15_0_OFFSET                                                 (0)
  #define RTL9300_ALE_TIMING_CFG1_CFG_ACL_LOG_RME_X15_0_MASK                                                   (0xFFFF << RTL9300_ALE_TIMING_CFG1_CFG_ACL_LOG_RME_X15_0_OFFSET)

#define RTL9300_ALE_TIMING_CFG2_ADDR                                                                           (0xA214)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTB_RME_X7_0_OFFSET                                                     (12)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTB_RME_X7_0_MASK                                                       (0xFF << RTL9300_ALE_TIMING_CFG2_CFG_LUTB_RME_X7_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTA_RME_X7_0_OFFSET                                                     (4)
  #define RTL9300_ALE_TIMING_CFG2_CFG_LUTA_RME_X7_0_MASK                                                       (0xFF << RTL9300_ALE_TIMING_CFG2_CFG_LUTA_RME_X7_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCB_RME_OFFSET                                                           (3)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCB_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_MCB_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCA_RME_OFFSET                                                           (2)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MCA_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_MCA_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MST_RME_OFFSET                                                           (1)
  #define RTL9300_ALE_TIMING_CFG2_CFG_MST_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_MST_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG2_CFG_VLAN_RME_OFFSET                                                          (0)
  #define RTL9300_ALE_TIMING_CFG2_CFG_VLAN_RME_MASK                                                            (0x1 << RTL9300_ALE_TIMING_CFG2_CFG_VLAN_RME_OFFSET)

#define RTL9300_ALE_TIMING_CFG3_ADDR                                                                           (0xA218)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEB_OFFSET                                                       (31)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEB_MASK                                                         (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEB_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEA_OFFSET                                                       (30)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEA_MASK                                                         (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_REPQLL_RMEA_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQ_RME_X5_0_OFFSET                                                     (24)
  #define RTL9300_ALE_TIMING_CFG3_CFG_REPQ_RME_X5_0_MASK                                                       (0x3F << RTL9300_ALE_TIMING_CFG3_CFG_REPQ_RME_X5_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OIL_RME_OFFSET                                                           (23)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OIL_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_OIL_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OTG_RME_OFFSET                                                           (21)
  #define RTL9300_ALE_TIMING_CFG3_CFG_OTG_RME_MASK                                                             (0x3 << RTL9300_ALE_TIMING_CFG3_CFG_OTG_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_NXH_RME_OFFSET                                                           (20)
  #define RTL9300_ALE_TIMING_CFG3_CFG_NXH_RME_MASK                                                             (0x1 << RTL9300_ALE_TIMING_CFG3_CFG_NXH_RME_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_CAMACT_RME_X7_0_OFFSET                                                   (12)
  #define RTL9300_ALE_TIMING_CFG3_CFG_CAMACT_RME_X7_0_MASK                                                     (0xFF << RTL9300_ALE_TIMING_CFG3_CFG_CAMACT_RME_X7_0_OFFSET)
  #define RTL9300_ALE_TIMING_CFG3_CFG_L3MEM_RME_X11_0_OFFSET                                                   (0)
  #define RTL9300_ALE_TIMING_CFG3_CFG_L3MEM_RME_X11_0_MASK                                                     (0xFFF << RTL9300_ALE_TIMING_CFG3_CFG_L3MEM_RME_X11_0_OFFSET)

#define RTL9300_ALE_RM_0_ADDR                                                                                  (0xA21C)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_7_OFFSET                                                             (28)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_7_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_7_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_6_OFFSET                                                             (24)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_6_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_6_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_5_OFFSET                                                             (20)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_5_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_5_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_4_OFFSET                                                             (16)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_4_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_4_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_3_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_3_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_3_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_2_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_2_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_2_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_1_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_1_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_1_OFFSET)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_0_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_0_MASK                                                               (0xF << RTL9300_ALE_RM_0_CFG_ACL_ACT_RM_0_OFFSET)

#define RTL9300_ALE_RM_1_ADDR                                                                                  (0xA220)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_15_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_15_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_15_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_14_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_14_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_14_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_13_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_13_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_13_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_12_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_12_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_12_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_11_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_11_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_11_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_10_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_10_MASK                                                              (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_10_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_9_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_9_MASK                                                               (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_9_OFFSET)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_8_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_8_MASK                                                               (0xF << RTL9300_ALE_RM_1_CFG_ACL_ACT_RM_8_OFFSET)

#define RTL9300_ALE_RM_2_ADDR                                                                                  (0xA224)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_23_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_23_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_23_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_22_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_22_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_22_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_21_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_21_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_21_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_20_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_20_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_20_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_19_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_19_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_19_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_18_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_18_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_18_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_17_OFFSET                                                            (4)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_17_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_17_OFFSET)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_16_OFFSET                                                            (0)
  #define RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_16_MASK                                                              (0xF << RTL9300_ALE_RM_2_CFG_ACL_ACT_RM_16_OFFSET)

#define RTL9300_ALE_RM_3_ADDR                                                                                  (0xA228)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_3_OFFSET                                                                 (28)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_3_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_3_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_2_OFFSET                                                                 (24)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_2_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_2_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_1_OFFSET                                                                 (20)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_1_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_1_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_0_OFFSET                                                                 (16)
  #define RTL9300_ALE_RM_3_CFG_HSB_RM_0_MASK                                                                   (0xF << RTL9300_ALE_RM_3_CFG_HSB_RM_0_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_IVC_ACT_RM_OFFSET                                                               (12)
  #define RTL9300_ALE_RM_3_CFG_IVC_ACT_RM_MASK                                                                 (0xF << RTL9300_ALE_RM_3_CFG_IVC_ACT_RM_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_26_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_26_MASK                                                              (0xF << RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_26_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_25_OFFSET                                                            (4)
  #define RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_25_MASK                                                              (0xF << RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_25_OFFSET)
  #define RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_24_OFFSET                                                            (0)
  #define RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_24_MASK                                                              (0xF << RTL9300_ALE_RM_3_CFG_ACL_ACT_RM_24_OFFSET)

#define RTL9300_ALE_RM_4_ADDR                                                                                  (0xA22C)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_7_OFFSET                                                             (28)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_7_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_7_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_6_OFFSET                                                             (24)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_6_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_6_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_5_OFFSET                                                             (20)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_5_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_5_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_4_OFFSET                                                             (16)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_4_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_4_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_3_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_3_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_3_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_2_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_2_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_2_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_1_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_1_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_1_OFFSET)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_0_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_4_CFG_ACL_MET_RM_0_MASK                                                               (0xF << RTL9300_ALE_RM_4_CFG_ACL_MET_RM_0_OFFSET)

#define RTL9300_ALE_RM_5_ADDR                                                                                  (0xA230)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_15_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_15_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_15_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_14_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_14_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_14_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_13_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_13_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_13_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_12_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_12_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_12_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_11_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_11_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_11_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_10_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_10_MASK                                                              (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_10_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_9_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_9_MASK                                                               (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_9_OFFSET)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_8_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_5_CFG_ACL_MET_RM_8_MASK                                                               (0xF << RTL9300_ALE_RM_5_CFG_ACL_MET_RM_8_OFFSET)

#define RTL9300_ALE_RM_6_ADDR                                                                                  (0xA234)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_7_OFFSET                                                             (28)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_7_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_7_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_6_OFFSET                                                             (24)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_6_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_6_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_5_OFFSET                                                             (20)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_5_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_5_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_4_OFFSET                                                             (16)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_4_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_4_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_3_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_3_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_3_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_2_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_2_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_2_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_1_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_1_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_1_OFFSET)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_0_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_0_MASK                                                               (0xF << RTL9300_ALE_RM_6_CFG_ACL_LOG_RM_0_OFFSET)

#define RTL9300_ALE_RM_7_ADDR                                                                                  (0xA238)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_15_OFFSET                                                            (28)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_15_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_15_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_14_OFFSET                                                            (24)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_14_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_14_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_13_OFFSET                                                            (20)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_13_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_13_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_12_OFFSET                                                            (16)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_12_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_12_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_11_OFFSET                                                            (12)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_11_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_11_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_10_OFFSET                                                            (8)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_10_MASK                                                              (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_10_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_9_OFFSET                                                             (4)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_9_MASK                                                               (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_9_OFFSET)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_8_OFFSET                                                             (0)
  #define RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_8_MASK                                                               (0xF << RTL9300_ALE_RM_7_CFG_ACL_LOG_RM_8_OFFSET)

#define RTL9300_ALE_RM_8_ADDR                                                                                  (0xA23C)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_7_OFFSET                                                                (28)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_7_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_7_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_6_OFFSET                                                                (24)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_6_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_6_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_5_OFFSET                                                                (20)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_5_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_5_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_4_OFFSET                                                                (16)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_4_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_4_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_3_OFFSET                                                                (12)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_3_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_3_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_2_OFFSET                                                                (8)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_2_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_2_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_1_OFFSET                                                                (4)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_1_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_1_OFFSET)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_0_OFFSET                                                                (0)
  #define RTL9300_ALE_RM_8_CFG_LUTA_RM_0_MASK                                                                  (0xF << RTL9300_ALE_RM_8_CFG_LUTA_RM_0_OFFSET)

#define RTL9300_ALE_RM_9_ADDR                                                                                  (0xA240)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_7_OFFSET                                                                (28)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_7_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_7_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_6_OFFSET                                                                (24)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_6_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_6_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_5_OFFSET                                                                (20)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_5_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_5_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_4_OFFSET                                                                (16)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_4_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_4_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_3_OFFSET                                                                (12)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_3_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_3_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_2_OFFSET                                                                (8)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_2_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_2_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_1_OFFSET                                                                (4)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_1_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_1_OFFSET)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_0_OFFSET                                                                (0)
  #define RTL9300_ALE_RM_9_CFG_LUTB_RM_0_MASK                                                                  (0xF << RTL9300_ALE_RM_9_CFG_LUTB_RM_0_OFFSET)

#define RTL9300_ALE_RM_10_ADDR                                                                                 (0xA244)
  #define RTL9300_ALE_RM_10_CFG_MCTABA_RM_OFFSET                                                               (12)
  #define RTL9300_ALE_RM_10_CFG_MCTABA_RM_MASK                                                                 (0xF << RTL9300_ALE_RM_10_CFG_MCTABA_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_MCTABB_RM_OFFSET                                                               (8)
  #define RTL9300_ALE_RM_10_CFG_MCTABB_RM_MASK                                                                 (0xF << RTL9300_ALE_RM_10_CFG_MCTABB_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_MST_RM_OFFSET                                                                  (4)
  #define RTL9300_ALE_RM_10_CFG_MST_RM_MASK                                                                    (0xF << RTL9300_ALE_RM_10_CFG_MST_RM_OFFSET)
  #define RTL9300_ALE_RM_10_CFG_VLAN_RM_OFFSET                                                                 (0)
  #define RTL9300_ALE_RM_10_CFG_VLAN_RM_MASK                                                                   (0xF << RTL9300_ALE_RM_10_CFG_VLAN_RM_OFFSET)

#define RTL9300_ALE_RM_11_ADDR                                                                                 (0xA248)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_7_OFFSET                                                              (28)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_7_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_7_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_6_OFFSET                                                              (24)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_6_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_6_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_5_OFFSET                                                              (20)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_5_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_5_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_4_OFFSET                                                              (16)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_4_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_4_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_3_OFFSET                                                              (12)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_3_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_3_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_2_OFFSET                                                              (8)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_2_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_2_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_1_OFFSET                                                              (4)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_1_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_1_OFFSET)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_0_OFFSET                                                              (0)
  #define RTL9300_ALE_RM_11_CFG_L3MEM_RM_0_MASK                                                                (0xF << RTL9300_ALE_RM_11_CFG_L3MEM_RM_0_OFFSET)

#define RTL9300_ALE_RM_12_ADDR                                                                                 (0xA24C)
  #define RTL9300_ALE_RM_12_CFG_OIL_RM_OFFSET                                                                  (28)
  #define RTL9300_ALE_RM_12_CFG_OIL_RM_MASK                                                                    (0xF << RTL9300_ALE_RM_12_CFG_OIL_RM_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_OTG_RM_OFFSET                                                                  (20)
  #define RTL9300_ALE_RM_12_CFG_OTG_RM_MASK                                                                    (0xFF << RTL9300_ALE_RM_12_CFG_OTG_RM_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_NXH_RM_OFFSET                                                                  (16)
  #define RTL9300_ALE_RM_12_CFG_NXH_RM_MASK                                                                    (0xF << RTL9300_ALE_RM_12_CFG_NXH_RM_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_11_OFFSET                                                             (12)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_11_MASK                                                               (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_11_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_10_OFFSET                                                             (8)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_10_MASK                                                               (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_10_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_9_OFFSET                                                              (4)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_9_MASK                                                                (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_9_OFFSET)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_8_OFFSET                                                              (0)
  #define RTL9300_ALE_RM_12_CFG_L3MEM_RM_8_MASK                                                                (0xF << RTL9300_ALE_RM_12_CFG_L3MEM_RM_8_OFFSET)

#define RTL9300_ALE_RM_13_ADDR                                                                                 (0xA250)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_7_OFFSET                                                           (28)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_7_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_7_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_6_OFFSET                                                           (24)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_6_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_6_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_5_OFFSET                                                           (20)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_5_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_5_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_4_OFFSET                                                           (16)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_4_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_4_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_3_OFFSET                                                           (12)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_3_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_3_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_2_OFFSET                                                           (8)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_2_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_2_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_1_OFFSET                                                           (4)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_1_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_1_OFFSET)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_0_OFFSET                                                           (0)
  #define RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_0_MASK                                                             (0xF << RTL9300_ALE_RM_13_CFG_L3CAMACT_RM_0_OFFSET)

#define RTL9300_ALE_RM_14_ADDR                                                                                 (0xA254)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMB_OFFSET                                                              (28)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMB_MASK                                                                (0xF << RTL9300_ALE_RM_14_CFG_REPQLL_RMB_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMA_OFFSET                                                              (24)
  #define RTL9300_ALE_RM_14_CFG_REPQLL_RMA_MASK                                                                (0xF << RTL9300_ALE_RM_14_CFG_REPQLL_RMA_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_5_OFFSET                                                               (20)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_5_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_5_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_4_OFFSET                                                               (16)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_4_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_4_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_3_OFFSET                                                               (12)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_3_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_3_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_2_OFFSET                                                               (8)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_2_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_2_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_1_OFFSET                                                               (4)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_1_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_1_OFFSET)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_0_OFFSET                                                               (0)
  #define RTL9300_ALE_RM_14_CFG_REPQ_RM_0_MASK                                                                 (0xF << RTL9300_ALE_RM_14_CFG_REPQ_RM_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_0_ADDR                                                                      (0xA258)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_1_OFFSET                                                   (16)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_1_MASK                                                     (0xFFFF << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_1_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_0_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_0_MASK                                                     (0xFFFF << RTL9300_ALE_CAM_TIMING_MDS_0_CFG_TCAM_MDS_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_1_ADDR                                                                      (0xA25C)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_3_OFFSET                                                   (16)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_3_MASK                                                     (0xFFFF << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_3_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_2_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_2_MASK                                                     (0xFFFF << RTL9300_ALE_CAM_TIMING_MDS_1_CFG_TCAM_MDS_2_OFFSET)

#define RTL9300_ALE_CAM_TIMING_MDS_2_ADDR                                                                      (0xA260)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_L3TCAM_MDS_OFFSET                                                   (12)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_L3TCAM_MDS_MASK                                                     (0xFFFF << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_L3TCAM_MDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_MACTCAM_MDS_OFFSET                                                  (10)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_MACTCAM_MDS_MASK                                                    (0x3 << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_MACTCAM_MDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_BCAM_MDS_OFFSET                                                     (8)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_BCAM_MDS_MASK                                                       (0x3 << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_BCAM_MDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_IVC_TCAM_MDS_OFFSET                                                 (0)
  #define RTL9300_ALE_CAM_TIMING_MDS_2_CFG_IVC_TCAM_MDS_MASK                                                   (0xFF << RTL9300_ALE_CAM_TIMING_MDS_2_CFG_IVC_TCAM_MDS_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_0_ADDR                                                                      (0xA264)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_0_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_0_MASK                                                     (0xFFFFFFFF << RTL9300_ALE_CAM_TIMING_RDS_0_CFG_TCAM_RDS_0_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_1_ADDR                                                                      (0xA268)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_1_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_1_MASK                                                     (0xFFFFFFFF << RTL9300_ALE_CAM_TIMING_RDS_1_CFG_TCAM_RDS_1_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_2_ADDR                                                                      (0xA26C)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_2_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_2_MASK                                                     (0xFFFFFFFF << RTL9300_ALE_CAM_TIMING_RDS_2_CFG_TCAM_RDS_2_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_3_ADDR                                                                      (0xA270)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_3_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_3_MASK                                                     (0xFFFFFFFF << RTL9300_ALE_CAM_TIMING_RDS_3_CFG_TCAM_RDS_3_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_4_ADDR                                                                      (0xA274)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_MACTCAM_RDS_OFFSET                                                  (20)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_MACTCAM_RDS_MASK                                                    (0xF << RTL9300_ALE_CAM_TIMING_RDS_4_CFG_MACTCAM_RDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_BCAM_RDS_OFFSET                                                     (16)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_BCAM_RDS_MASK                                                       (0xF << RTL9300_ALE_CAM_TIMING_RDS_4_CFG_BCAM_RDS_OFFSET)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_IVC_TCAM_RDS_OFFSET                                                 (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_4_CFG_IVC_TCAM_RDS_MASK                                                   (0xFFFF << RTL9300_ALE_CAM_TIMING_RDS_4_CFG_IVC_TCAM_RDS_OFFSET)

#define RTL9300_ALE_CAM_TIMING_RDS_5_ADDR                                                                      (0xA278)
  #define RTL9300_ALE_CAM_TIMING_RDS_5_CFG_L3TCAM_RDS_OFFSET                                                   (0)
  #define RTL9300_ALE_CAM_TIMING_RDS_5_CFG_L3TCAM_RDS_MASK                                                     (0xFFFFFFFF << RTL9300_ALE_CAM_TIMING_RDS_5_CFG_L3TCAM_RDS_OFFSET)

#define RTL9300_ALE_BIST_DONE_ADDR                                                                             (0xA27C)
  #define RTL9300_ALE_BIST_DONE_REPQLL_BIST_DONE_OFFSET                                                        (23)
  #define RTL9300_ALE_BIST_DONE_REPQLL_BIST_DONE_MASK                                                          (0x1 << RTL9300_ALE_BIST_DONE_REPQLL_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_REPQ_BIST_DONE_OFFSET                                                          (22)
  #define RTL9300_ALE_BIST_DONE_REPQ_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE_REPQ_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_OIL_BIST_DONE_OFFSET                                                           (21)
  #define RTL9300_ALE_BIST_DONE_OIL_BIST_DONE_MASK                                                             (0x1 << RTL9300_ALE_BIST_DONE_OIL_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_OTG_BIST_DONE_OFFSET                                                           (20)
  #define RTL9300_ALE_BIST_DONE_OTG_BIST_DONE_MASK                                                             (0x1 << RTL9300_ALE_BIST_DONE_OTG_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_NXH_BIST_DONE_OFFSET                                                           (19)
  #define RTL9300_ALE_BIST_DONE_NXH_BIST_DONE_MASK                                                             (0x1 << RTL9300_ALE_BIST_DONE_NXH_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_MACTCAM_BIST_DONE_OFFSET                                                       (18)
  #define RTL9300_ALE_BIST_DONE_MACTCAM_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE_MACTCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_CAMACT_BIST_DONE_OFFSET                                                        (17)
  #define RTL9300_ALE_BIST_DONE_CAMACT_BIST_DONE_MASK                                                          (0x1 << RTL9300_ALE_BIST_DONE_CAMACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_L3TCAM_BIST_DONE_OFFSET                                                        (16)
  #define RTL9300_ALE_BIST_DONE_L3TCAM_BIST_DONE_MASK                                                          (0x1 << RTL9300_ALE_BIST_DONE_L3TCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_L3MEM_BIST_DONE_OFFSET                                                         (15)
  #define RTL9300_ALE_BIST_DONE_L3MEM_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE_L3MEM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_BCAM_BIST_DONE_OFFSET                                                          (14)
  #define RTL9300_ALE_BIST_DONE_BCAM_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE_BCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_MST_BIST_DONE_OFFSET                                                           (13)
  #define RTL9300_ALE_BIST_DONE_MST_BIST_DONE_MASK                                                             (0x1 << RTL9300_ALE_BIST_DONE_MST_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_MCTAB_BIST_DONE_OFFSET                                                         (12)
  #define RTL9300_ALE_BIST_DONE_MCTAB_BIST_DONE_MASK                                                           (0x1 << RTL9300_ALE_BIST_DONE_MCTAB_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_LUT_BIST_DONE_OFFSET                                                           (11)
  #define RTL9300_ALE_BIST_DONE_LUT_BIST_DONE_MASK                                                             (0x1 << RTL9300_ALE_BIST_DONE_LUT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_HSB_BIST_DONE_OFFSET                                                           (10)
  #define RTL9300_ALE_BIST_DONE_HSB_BIST_DONE_MASK                                                             (0x1 << RTL9300_ALE_BIST_DONE_HSB_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_VLAN_BIST_DONE_OFFSET                                                          (9)
  #define RTL9300_ALE_BIST_DONE_VLAN_BIST_DONE_MASK                                                            (0x1 << RTL9300_ALE_BIST_DONE_VLAN_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_IVC_ACT_BIST_DONE_OFFSET                                                       (8)
  #define RTL9300_ALE_BIST_DONE_IVC_ACT_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE_IVC_ACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_IVC_TCAM_BIST_DONE_OFFSET                                                      (7)
  #define RTL9300_ALE_BIST_DONE_IVC_TCAM_BIST_DONE_MASK                                                        (0x1 << RTL9300_ALE_BIST_DONE_IVC_TCAM_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_ACT_BIST_DONE_OFFSET                                                       (6)
  #define RTL9300_ALE_BIST_DONE_ACL_ACT_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE_ACL_ACT_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_MET_BIST_DONE_OFFSET                                                       (5)
  #define RTL9300_ALE_BIST_DONE_ACL_MET_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE_ACL_MET_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_LOG_BIST_DONE_OFFSET                                                       (4)
  #define RTL9300_ALE_BIST_DONE_ACL_LOG_BIST_DONE_MASK                                                         (0x1 << RTL9300_ALE_BIST_DONE_ACL_LOG_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM3_BIST_DONE_OFFSET                                                     (3)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM3_BIST_DONE_MASK                                                       (0x1 << RTL9300_ALE_BIST_DONE_ACL_TCAM3_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM2_BIST_DONE_OFFSET                                                     (2)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM2_BIST_DONE_MASK                                                       (0x1 << RTL9300_ALE_BIST_DONE_ACL_TCAM2_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM1_BIST_DONE_OFFSET                                                     (1)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM1_BIST_DONE_MASK                                                       (0x1 << RTL9300_ALE_BIST_DONE_ACL_TCAM1_BIST_DONE_OFFSET)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM0_BIST_DONE_OFFSET                                                     (0)
  #define RTL9300_ALE_BIST_DONE_ACL_TCAM0_BIST_DONE_MASK                                                       (0x1 << RTL9300_ALE_BIST_DONE_ACL_TCAM0_BIST_DONE_OFFSET)

#define RTL9300_ALE_DRF_BIST_PAUSE_ADDR                                                                        (0xA280)
  #define RTL9300_ALE_DRF_BIST_PAUSE_REPQLL_DRF_BIST_PAUSE_OFFSET                                              (23)
  #define RTL9300_ALE_DRF_BIST_PAUSE_REPQLL_DRF_BIST_PAUSE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_REPQLL_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_REPQ_DRF_BIST_PAUSE_OFFSET                                                (22)
  #define RTL9300_ALE_DRF_BIST_PAUSE_REPQ_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_REPQ_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_OIL_DRF_BIST_PAUSE_OFFSET                                                 (21)
  #define RTL9300_ALE_DRF_BIST_PAUSE_OIL_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_OIL_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_OTG_DRF_BIST_PAUSE_OFFSET                                                 (20)
  #define RTL9300_ALE_DRF_BIST_PAUSE_OTG_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_OTG_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_NXH_DRF_BIST_PAUSE_OFFSET                                                 (19)
  #define RTL9300_ALE_DRF_BIST_PAUSE_NXH_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_NXH_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_MACTCAM_DRF_BIST_PAUSE_OFFSET                                             (18)
  #define RTL9300_ALE_DRF_BIST_PAUSE_MACTCAM_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_MACTCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_CAMACT_DRF_BIST_PAUSE_OFFSET                                              (17)
  #define RTL9300_ALE_DRF_BIST_PAUSE_CAMACT_DRF_BIST_PAUSE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_CAMACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_L3TCAM_DRF_BIST_PAUSE_OFFSET                                              (16)
  #define RTL9300_ALE_DRF_BIST_PAUSE_L3TCAM_DRF_BIST_PAUSE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_L3TCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_L3MEM_DRF_BIST_PAUSE_OFFSET                                               (15)
  #define RTL9300_ALE_DRF_BIST_PAUSE_L3MEM_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_L3MEM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_BCAM_DRF_BIST_PAUSE_OFFSET                                                (14)
  #define RTL9300_ALE_DRF_BIST_PAUSE_BCAM_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_BCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_MST_DRF_BIST_PAUSE_OFFSET                                                 (13)
  #define RTL9300_ALE_DRF_BIST_PAUSE_MST_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_MST_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_MCTAB_DRF_BIST_PAUSE_OFFSET                                               (12)
  #define RTL9300_ALE_DRF_BIST_PAUSE_MCTAB_DRF_BIST_PAUSE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_MCTAB_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_LUT_DRF_BIST_PAUSE_OFFSET                                                 (11)
  #define RTL9300_ALE_DRF_BIST_PAUSE_LUT_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_LUT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_HSB_DRF_BIST_PAUSE_OFFSET                                                 (10)
  #define RTL9300_ALE_DRF_BIST_PAUSE_HSB_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_HSB_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_VLAN_DRF_BIST_PAUSE_OFFSET                                                (9)
  #define RTL9300_ALE_DRF_BIST_PAUSE_VLAN_DRF_BIST_PAUSE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_VLAN_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_IVC_ACT_DRF_BIST_PAUSE_OFFSET                                             (8)
  #define RTL9300_ALE_DRF_BIST_PAUSE_IVC_ACT_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_IVC_ACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_IVC_TCAM_DRF_BIST_PAUSE_OFFSET                                            (7)
  #define RTL9300_ALE_DRF_BIST_PAUSE_IVC_TCAM_DRF_BIST_PAUSE_MASK                                              (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_IVC_TCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_ACT_DRF_BIST_PAUSE_OFFSET                                             (6)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_ACT_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_ACT_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_MET_DRF_BIST_PAUSE_OFFSET                                             (5)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_MET_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_MET_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_LOG_DRF_BIST_PAUSE_OFFSET                                             (4)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_LOG_DRF_BIST_PAUSE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_LOG_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM3_DRF_BIST_PAUSE_OFFSET                                           (3)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM3_DRF_BIST_PAUSE_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM3_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM2_DRF_BIST_PAUSE_OFFSET                                           (2)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM2_DRF_BIST_PAUSE_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM2_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM1_DRF_BIST_PAUSE_OFFSET                                           (1)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM1_DRF_BIST_PAUSE_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM1_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM0_DRF_BIST_PAUSE_OFFSET                                           (0)
  #define RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM0_DRF_BIST_PAUSE_MASK                                             (0x1 << RTL9300_ALE_DRF_BIST_PAUSE_ACL_TCAM0_DRF_BIST_PAUSE_OFFSET)

#define RTL9300_ALE_BIST_FAIL0_ADDR                                                                            (0xA284)
  #define RTL9300_ALE_BIST_FAIL0_IVC_TCAM_BIST_FAIL_X_3_0_OFFSET                                               (28)
  #define RTL9300_ALE_BIST_FAIL0_IVC_TCAM_BIST_FAIL_X_3_0_MASK                                                 (0xF << RTL9300_ALE_BIST_FAIL0_IVC_TCAM_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL0_IVC_ACT_BIST_FAIL_OFFSET                                                      (27)
  #define RTL9300_ALE_BIST_FAIL0_IVC_ACT_BIST_FAIL_MASK                                                        (0x1 << RTL9300_ALE_BIST_FAIL0_IVC_ACT_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL0_ACL_ACT_BIST_FAIL_X_26_0_OFFSET                                               (0)
  #define RTL9300_ALE_BIST_FAIL0_ACL_ACT_BIST_FAIL_X_26_0_MASK                                                 (0x7FFFFFF << RTL9300_ALE_BIST_FAIL0_ACL_ACT_BIST_FAIL_X_26_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL1_ADDR                                                                            (0xA288)
  #define RTL9300_ALE_BIST_FAIL1_ACL_LOG_BIST_FAIL_X_15_0_OFFSET                                               (16)
  #define RTL9300_ALE_BIST_FAIL1_ACL_LOG_BIST_FAIL_X_15_0_MASK                                                 (0xFFFF << RTL9300_ALE_BIST_FAIL1_ACL_LOG_BIST_FAIL_X_15_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL1_ACL_MET_BIST_FAIL_X_15_0_OFFSET                                               (0)
  #define RTL9300_ALE_BIST_FAIL1_ACL_MET_BIST_FAIL_X_15_0_MASK                                                 (0xFFFF << RTL9300_ALE_BIST_FAIL1_ACL_MET_BIST_FAIL_X_15_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL2_ADDR                                                                            (0xA28C)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM3_BIST_FAIL_X_7_0_OFFSET                                              (24)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM3_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM3_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM2_BIST_FAIL_X_7_0_OFFSET                                              (16)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM2_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM2_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM1_BIST_FAIL_X_7_0_OFFSET                                              (8)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM1_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM1_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM0_BIST_FAIL_X_7_0_OFFSET                                              (0)
  #define RTL9300_ALE_BIST_FAIL2_ACL_TCAM0_BIST_FAIL_X_7_0_MASK                                                (0xFF << RTL9300_ALE_BIST_FAIL2_ACL_TCAM0_BIST_FAIL_X_7_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL3_ADDR                                                                            (0xA290)
  #define RTL9300_ALE_BIST_FAIL3_BCAM_BIST_FAIL_OFFSET                                                         (15)
  #define RTL9300_ALE_BIST_FAIL3_BCAM_BIST_FAIL_MASK                                                           (0x1 << RTL9300_ALE_BIST_FAIL3_BCAM_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_MCTAB_BIST_FAIL_OFFSET                                                        (14)
  #define RTL9300_ALE_BIST_FAIL3_MCTAB_BIST_FAIL_MASK                                                          (0x1 << RTL9300_ALE_BIST_FAIL3_MCTAB_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_LUT_BIST_FAIL_X_7_0_OFFSET                                                    (6)
  #define RTL9300_ALE_BIST_FAIL3_LUT_BIST_FAIL_X_7_0_MASK                                                      (0xFF << RTL9300_ALE_BIST_FAIL3_LUT_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_HSB_BIST_FAIL_X_3_0_OFFSET                                                    (2)
  #define RTL9300_ALE_BIST_FAIL3_HSB_BIST_FAIL_X_3_0_MASK                                                      (0xF << RTL9300_ALE_BIST_FAIL3_HSB_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_MST_BIST_FAIL_OFFSET                                                          (1)
  #define RTL9300_ALE_BIST_FAIL3_MST_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL3_MST_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL3_VLAN_BIST_FAIL_OFFSET                                                         (0)
  #define RTL9300_ALE_BIST_FAIL3_VLAN_BIST_FAIL_MASK                                                           (0x1 << RTL9300_ALE_BIST_FAIL3_VLAN_BIST_FAIL_OFFSET)

#define RTL9300_ALE_BIST_FAIL4_ADDR                                                                            (0xA294)
  #define RTL9300_ALE_BIST_FAIL4_OIL_BIST_FAIL_OFFSET                                                          (31)
  #define RTL9300_ALE_BIST_FAIL4_OIL_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL4_OIL_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_OTG_BIST_FAIL_OFFSET                                                          (30)
  #define RTL9300_ALE_BIST_FAIL4_OTG_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL4_OTG_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_NXH_BIST_FAIL_OFFSET                                                          (29)
  #define RTL9300_ALE_BIST_FAIL4_NXH_BIST_FAIL_MASK                                                            (0x1 << RTL9300_ALE_BIST_FAIL4_NXH_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_MACTCAM_BIST_FAIL_OFFSET                                                      (28)
  #define RTL9300_ALE_BIST_FAIL4_MACTCAM_BIST_FAIL_MASK                                                        (0x1 << RTL9300_ALE_BIST_FAIL4_MACTCAM_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_CAMACT_BIST_FAIL_X7_0_OFFSET                                                  (20)
  #define RTL9300_ALE_BIST_FAIL4_CAMACT_BIST_FAIL_X7_0_MASK                                                    (0xFF << RTL9300_ALE_BIST_FAIL4_CAMACT_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_L3TCAM_BIST_FAIL_X7_0_OFFSET                                                  (12)
  #define RTL9300_ALE_BIST_FAIL4_L3TCAM_BIST_FAIL_X7_0_MASK                                                    (0xFF << RTL9300_ALE_BIST_FAIL4_L3TCAM_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_BIST_FAIL4_L3MEM_BIST_FAIL_X11_0_OFFSET                                                  (0)
  #define RTL9300_ALE_BIST_FAIL4_L3MEM_BIST_FAIL_X11_0_MASK                                                    (0xFFF << RTL9300_ALE_BIST_FAIL4_L3MEM_BIST_FAIL_X11_0_OFFSET)

#define RTL9300_ALE_BIST_FAIL5_ADDR                                                                            (0xA298)
  #define RTL9300_ALE_BIST_FAIL5_REPQLL_BIST_FAIL_OFFSET                                                       (6)
  #define RTL9300_ALE_BIST_FAIL5_REPQLL_BIST_FAIL_MASK                                                         (0x1 << RTL9300_ALE_BIST_FAIL5_REPQLL_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_BIST_FAIL5_REPQ_BIST_FAIL_X5_0_OFFSET                                                    (0)
  #define RTL9300_ALE_BIST_FAIL5_REPQ_BIST_FAIL_X5_0_MASK                                                      (0x3F << RTL9300_ALE_BIST_FAIL5_REPQ_BIST_FAIL_X5_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_DONE_ADDR                                                                         (0xA29C)
  #define RTL9300_ALE_DRF_BIST_DONE_REPQLL_DRF_BIST_DONE_OFFSET                                                (23)
  #define RTL9300_ALE_DRF_BIST_DONE_REPQLL_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_DONE_REPQLL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_REPQ_DRF_BIST_DONE_OFFSET                                                  (22)
  #define RTL9300_ALE_DRF_BIST_DONE_REPQ_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE_REPQ_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_OIL_DRF_BIST_DONE_OFFSET                                                   (21)
  #define RTL9300_ALE_DRF_BIST_DONE_OIL_DRF_BIST_DONE_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_DONE_OIL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_OTG_DRF_BIST_DONE_OFFSET                                                   (20)
  #define RTL9300_ALE_DRF_BIST_DONE_OTG_DRF_BIST_DONE_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_DONE_OTG_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_NXH_DRF_BIST_DONE_OFFSET                                                   (19)
  #define RTL9300_ALE_DRF_BIST_DONE_NXH_DRF_BIST_DONE_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_DONE_NXH_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_MACTCAM_DRF_BIST_DONE_OFFSET                                               (18)
  #define RTL9300_ALE_DRF_BIST_DONE_MACTCAM_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE_MACTCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_CAMACT_DRF_BIST_DONE_OFFSET                                                (17)
  #define RTL9300_ALE_DRF_BIST_DONE_CAMACT_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_DONE_CAMACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_L3TCAM_DRF_BIST_DONE_OFFSET                                                (16)
  #define RTL9300_ALE_DRF_BIST_DONE_L3TCAM_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_DONE_L3TCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_L3MEM_DRF_BIST_DONE_OFFSET                                                 (15)
  #define RTL9300_ALE_DRF_BIST_DONE_L3MEM_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE_L3MEM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_BCAM_DRF_BIST_DONE_OFFSET                                                  (14)
  #define RTL9300_ALE_DRF_BIST_DONE_BCAM_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE_BCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_MST_DRF_BIST_DONE_OFFSET                                                   (13)
  #define RTL9300_ALE_DRF_BIST_DONE_MST_DRF_BIST_DONE_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_DONE_MST_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_MCTAB_DRF_BIST_DONE_OFFSET                                                 (12)
  #define RTL9300_ALE_DRF_BIST_DONE_MCTAB_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_DONE_MCTAB_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_LUT_DRF_BIST_DONE_OFFSET                                                   (11)
  #define RTL9300_ALE_DRF_BIST_DONE_LUT_DRF_BIST_DONE_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_DONE_LUT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_HSB_DRF_BIST_DONE_OFFSET                                                   (10)
  #define RTL9300_ALE_DRF_BIST_DONE_HSB_DRF_BIST_DONE_MASK                                                     (0x1 << RTL9300_ALE_DRF_BIST_DONE_HSB_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_VLAN_DRF_BIST_DONE_OFFSET                                                  (9)
  #define RTL9300_ALE_DRF_BIST_DONE_VLAN_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_DONE_VLAN_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_IVC_ACT_DRF_BIST_DONE_OFFSET                                               (8)
  #define RTL9300_ALE_DRF_BIST_DONE_IVC_ACT_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE_IVC_ACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_IVC_TCAM_DRF_BIST_DONE_OFFSET                                              (7)
  #define RTL9300_ALE_DRF_BIST_DONE_IVC_TCAM_DRF_BIST_DONE_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_DONE_IVC_TCAM_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_ACT_DRF_BIST_DONE_OFFSET                                               (6)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_ACT_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_ACT_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_MET_DRF_BIST_DONE_OFFSET                                               (5)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_MET_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_MET_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_LOG_DRF_BIST_DONE_OFFSET                                               (4)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_LOG_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_LOG_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM3_DRF_BIST_DONE_OFFSET                                             (3)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM3_DRF_BIST_DONE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM3_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM2_DRF_BIST_DONE_OFFSET                                             (2)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM2_DRF_BIST_DONE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM2_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM1_DRF_BIST_DONE_OFFSET                                             (1)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM1_DRF_BIST_DONE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM1_DRF_BIST_DONE_OFFSET)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM0_DRF_BIST_DONE_OFFSET                                             (0)
  #define RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM0_DRF_BIST_DONE_MASK                                               (0x1 << RTL9300_ALE_DRF_BIST_DONE_ACL_TCAM0_DRF_BIST_DONE_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL0_ADDR                                                                        (0xA2A0)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_TCAM_DRF_BIST_FAIL_X_3_0_OFFSET                                       (28)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_TCAM_DRF_BIST_FAIL_X_3_0_MASK                                         (0xF << RTL9300_ALE_DRF_BIST_FAIL0_IVC_TCAM_DRF_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_ACT_DRF_BIST_FAIL_OFFSET                                              (27)
  #define RTL9300_ALE_DRF_BIST_FAIL0_IVC_ACT_DRF_BIST_FAIL_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_FAIL0_IVC_ACT_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL0_ACL_ACT_DRF_BIST_FAIL_X_26_0_OFFSET                                       (0)
  #define RTL9300_ALE_DRF_BIST_FAIL0_ACL_ACT_DRF_BIST_FAIL_X_26_0_MASK                                         (0x7FFFFFF << RTL9300_ALE_DRF_BIST_FAIL0_ACL_ACT_DRF_BIST_FAIL_X_26_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL1_ADDR                                                                        (0xA2A4)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_LOG_DRF_BIST_FAIL_X_15_0_OFFSET                                       (16)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_LOG_DRF_BIST_FAIL_X_15_0_MASK                                         (0xFFFF << RTL9300_ALE_DRF_BIST_FAIL1_ACL_LOG_DRF_BIST_FAIL_X_15_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_MET_DRF_BIST_FAIL_X_15_0_OFFSET                                       (0)
  #define RTL9300_ALE_DRF_BIST_FAIL1_ACL_MET_DRF_BIST_FAIL_X_15_0_MASK                                         (0xFFFF << RTL9300_ALE_DRF_BIST_FAIL1_ACL_MET_DRF_BIST_FAIL_X_15_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL2_ADDR                                                                        (0xA2A8)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM3_DRF_BIST_FAIL_X_7_0_OFFSET                                      (24)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM3_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM3_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM2_DRF_BIST_FAIL_X_7_0_OFFSET                                      (16)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM2_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM2_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM1_DRF_BIST_FAIL_X_7_0_OFFSET                                      (8)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM1_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM1_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM0_DRF_BIST_FAIL_X_7_0_OFFSET                                      (0)
  #define RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM0_DRF_BIST_FAIL_X_7_0_MASK                                        (0xFF << RTL9300_ALE_DRF_BIST_FAIL2_ACL_TCAM0_DRF_BIST_FAIL_X_7_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL3_ADDR                                                                        (0xA2AC)
  #define RTL9300_ALE_DRF_BIST_FAIL3_BCAM_DRF_BIST_FAIL_OFFSET                                                 (15)
  #define RTL9300_ALE_DRF_BIST_FAIL3_BCAM_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_BCAM_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MCTAB_DRF_BIST_FAIL_OFFSET                                                (14)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MCTAB_DRF_BIST_FAIL_MASK                                                  (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_MCTAB_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_LUT_DRF_BIST_FAIL_X_7_0_OFFSET                                            (6)
  #define RTL9300_ALE_DRF_BIST_FAIL3_LUT_DRF_BIST_FAIL_X_7_0_MASK                                              (0xFF << RTL9300_ALE_DRF_BIST_FAIL3_LUT_DRF_BIST_FAIL_X_7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_HSB_DRF_BIST_FAIL_X_3_0_OFFSET                                            (2)
  #define RTL9300_ALE_DRF_BIST_FAIL3_HSB_DRF_BIST_FAIL_X_3_0_MASK                                              (0xF << RTL9300_ALE_DRF_BIST_FAIL3_HSB_DRF_BIST_FAIL_X_3_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MST_DRF_BIST_FAIL_OFFSET                                                  (1)
  #define RTL9300_ALE_DRF_BIST_FAIL3_MST_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_MST_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL3_VLAN_DRF_BIST_FAIL_OFFSET                                                 (0)
  #define RTL9300_ALE_DRF_BIST_FAIL3_VLAN_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_ALE_DRF_BIST_FAIL3_VLAN_DRF_BIST_FAIL_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL4_ADDR                                                                        (0xA2B0)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OIL_DRF_BIST_FAIL_OFFSET                                                  (31)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OIL_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_OIL_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OTG_DRF_BIST_FAIL_OFFSET                                                  (30)
  #define RTL9300_ALE_DRF_BIST_FAIL4_OTG_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_OTG_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_NXH_DRF_BIST_FAIL_OFFSET                                                  (29)
  #define RTL9300_ALE_DRF_BIST_FAIL4_NXH_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_NXH_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_MACTCAM_DRF_BIST_FAIL_OFFSET                                              (28)
  #define RTL9300_ALE_DRF_BIST_FAIL4_MACTCAM_DRF_BIST_FAIL_MASK                                                (0x1 << RTL9300_ALE_DRF_BIST_FAIL4_MACTCAM_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_CAMACT_DRF_BIST_FAIL_X7_0_OFFSET                                          (20)
  #define RTL9300_ALE_DRF_BIST_FAIL4_CAMACT_DRF_BIST_FAIL_X7_0_MASK                                            (0xFF << RTL9300_ALE_DRF_BIST_FAIL4_CAMACT_DRF_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3TCAM_DRF_BIST_FAIL_X7_0_OFFSET                                          (12)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3TCAM_DRF_BIST_FAIL_X7_0_MASK                                            (0xFF << RTL9300_ALE_DRF_BIST_FAIL4_L3TCAM_DRF_BIST_FAIL_X7_0_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3MEM_DRF_BIST_FAIL_X11_0_OFFSET                                          (0)
  #define RTL9300_ALE_DRF_BIST_FAIL4_L3MEM_DRF_BIST_FAIL_X11_0_MASK                                            (0xFFF << RTL9300_ALE_DRF_BIST_FAIL4_L3MEM_DRF_BIST_FAIL_X11_0_OFFSET)

#define RTL9300_ALE_DRF_BIST_FAIL5_ADDR                                                                        (0xA2B4)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQLL_DRF_BIST_FAIL_OFFSET                                               (6)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQLL_DRF_BIST_FAIL_MASK                                                 (0x1 << RTL9300_ALE_DRF_BIST_FAIL5_REPQLL_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQ_DRF_BIST_FAIL_X5_0_OFFSET                                            (0)
  #define RTL9300_ALE_DRF_BIST_FAIL5_REPQ_DRF_BIST_FAIL_X5_0_MASK                                              (0x3F << RTL9300_ALE_DRF_BIST_FAIL5_REPQ_DRF_BIST_FAIL_X5_0_OFFSET)

#define RTL9300_ALE_BIST_LS_MODE_ADDR                                                                          (0xA2B8)
  #define RTL9300_ALE_BIST_LS_MODE_BIST_ALE_LS_MODE_OFFSET                                                     (0)
  #define RTL9300_ALE_BIST_LS_MODE_BIST_ALE_LS_MODE_MASK                                                       (0x1 << RTL9300_ALE_BIST_LS_MODE_BIST_ALE_LS_MODE_OFFSET)

#define RTL9300_CHIP_BIST_MODE_ADDR                                                                            (0xD800)
  #define RTL9300_CHIP_BIST_MODE_CFG_BISR_MODE_OFFSET                                                          (31)
  #define RTL9300_CHIP_BIST_MODE_CFG_BISR_MODE_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_CFG_BISR_MODE_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MSG_OFFSET                                                        (8)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MSG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MSG_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_MIB_OFFSET                                                          (7)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_MIB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_MIB_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_SPI_OFFSET                                                          (6)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_SPI_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_SPI_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVCACT_OFFSET                                                       (5)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVCACT_MASK                                                         (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_EVCACT_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_UNTAG_OFFSET                                                        (4)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_UNTAG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_UNTAG_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MAC_OFFSET                                                        (3)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MAC_MASK                                                          (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_L2MAC_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_DSC_OFFSET                                                          (2)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_DSC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_DSC_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_HSB_OFFSET                                                          (1)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_HSB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_HSB_OFFSET)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVC_OFFSET                                                          (0)
  #define RTL9300_CHIP_BIST_MODE_BIST_MODE_EVC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_MODE_BIST_MODE_EVC_OFFSET)

#define RTL9300_CHIP_DRF_BIST_MODE_ADDR                                                                        (0xD804)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MSG_OFFSET                                                (8)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MSG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_MIB_OFFSET                                                  (7)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_MIB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_SPI_OFFSET                                                  (6)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_SPI_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVCACT_OFFSET                                               (5)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVCACT_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_UNTAG_OFFSET                                                (4)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_UNTAG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MAC_OFFSET                                                (3)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MAC_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_DSC_OFFSET                                                  (2)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_DSC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_HSB_OFFSET                                                  (1)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_HSB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVC_OFFSET                                                  (0)
  #define RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_MODE_DRF_BIST_MODE_EVC_OFFSET)

#define RTL9300_CHIP_BIST_RSTN_ADDR                                                                            (0xD808)
  #define RTL9300_CHIP_BIST_RSTN_BIST_RSTN_OFFSET                                                              (0)
  #define RTL9300_CHIP_BIST_RSTN_BIST_RSTN_MASK                                                                (0x1 << RTL9300_CHIP_BIST_RSTN_BIST_RSTN_OFFSET)

#define RTL9300_CHIP_DRF_TEST_RESUME_ADDR                                                                      (0xD80C)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MSG_OFFSET                                            (8)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MSG_MASK                                              (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_MIB_OFFSET                                              (7)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_MIB_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_SPI_OFFSET                                              (6)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_SPI_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVCACT_OFFSET                                           (5)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVCACT_MASK                                             (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_UNTAG_OFFSET                                            (4)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_UNTAG_MASK                                              (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MAC_OFFSET                                            (3)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MAC_MASK                                              (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_DSC_OFFSET                                              (2)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_DSC_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_HSB_OFFSET                                              (1)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_HSB_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVC_OFFSET                                              (0)
  #define RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVC_MASK                                                (0x1 << RTL9300_CHIP_DRF_TEST_RESUME_DRF_TEST_RESUME_EVC_OFFSET)

#define RTL9300_CHIP_BIST_DONE_ADDR                                                                            (0xD810)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MSG_OFFSET                                                        (8)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MSG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MSG_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_MIB_OFFSET                                                          (7)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_MIB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_MIB_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_SPI_OFFSET                                                          (6)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_SPI_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_SPI_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVCACT_OFFSET                                                       (5)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVCACT_MASK                                                         (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_EVCACT_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_UNTAG_OFFSET                                                        (4)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_UNTAG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_UNTAG_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MAC_OFFSET                                                        (3)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MAC_MASK                                                          (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_L2MAC_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_DSC_OFFSET                                                          (2)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_DSC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_DSC_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_HSB_OFFSET                                                          (1)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_HSB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_HSB_OFFSET)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVC_OFFSET                                                          (0)
  #define RTL9300_CHIP_BIST_DONE_BIST_DONE_EVC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_DONE_BIST_DONE_EVC_OFFSET)

#define RTL9300_CHIP_DRF_BIST_DONE_ADDR                                                                        (0xD814)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MSG_OFFSET                                                (8)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MSG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_MIB_OFFSET                                                  (7)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_MIB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_SPI_OFFSET                                                  (6)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_SPI_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVCACT_OFFSET                                               (5)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVCACT_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_UNTAG_OFFSET                                                (4)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_UNTAG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MAC_OFFSET                                                (3)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MAC_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_DSC_OFFSET                                                  (2)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_DSC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_HSB_OFFSET                                                  (1)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_HSB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVC_OFFSET                                                  (0)
  #define RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_DONE_DRF_BIST_DONE_EVC_OFFSET)

#define RTL9300_CHIP_BIST_FAIL_ADDR                                                                            (0xD818)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MSG_OFFSET                                                        (14)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MSG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MSG_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_MIB_OFFSET                                                          (13)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_MIB_MASK                                                            (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_MIB_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_SPI_OFFSET                                                          (12)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_SPI_MASK                                                            (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_SPI_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVCACT_OFFSET                                                       (11)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVCACT_MASK                                                         (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVCACT_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_UNTAG_OFFSET                                                        (10)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_UNTAG_MASK                                                          (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_UNTAG_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MAC_OFFSET                                                        (9)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MAC_MASK                                                          (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_L2MAC_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_DSC_OFFSET                                                          (8)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_DSC_MASK                                                            (0x1 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_DSC_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_HSB_OFFSET                                                          (2)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_HSB_MASK                                                            (0x3F << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_HSB_OFFSET)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVC_OFFSET                                                          (0)
  #define RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVC_MASK                                                            (0x3 << RTL9300_CHIP_BIST_FAIL_BIST_FAIL_EVC_OFFSET)

#define RTL9300_CHIP_DRF_BIST_FAIL_ADDR                                                                        (0xD81C)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MSG_OFFSET                                                (14)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MSG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_MIB_OFFSET                                                  (13)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_MIB_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_SPI_OFFSET                                                  (12)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_SPI_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVCACT_OFFSET                                               (11)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVCACT_MASK                                                 (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_UNTAG_OFFSET                                                (10)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_UNTAG_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MAC_OFFSET                                                (9)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MAC_MASK                                                  (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_DSC_OFFSET                                                  (8)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_DSC_MASK                                                    (0x1 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_HSB_OFFSET                                                  (2)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_HSB_MASK                                                    (0x3F << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVC_OFFSET                                                  (0)
  #define RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVC_MASK                                                    (0x3 << RTL9300_CHIP_DRF_BIST_FAIL_DRF_BIST_FAIL_EVC_OFFSET)

#define RTL9300_CHIP_DRF_START_PAUSE_ADDR                                                                      (0xD820)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MSG_OFFSET                                            (8)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MSG_MASK                                              (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MSG_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_MIB_OFFSET                                              (7)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_MIB_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_MIB_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_SPI_OFFSET                                              (6)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_SPI_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_SPI_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVCACT_OFFSET                                           (5)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVCACT_MASK                                             (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVCACT_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_UNTAG_OFFSET                                            (4)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_UNTAG_MASK                                              (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_UNTAG_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MAC_OFFSET                                            (3)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MAC_MASK                                              (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_L2MAC_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_DSC_OFFSET                                              (2)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_DSC_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_DSC_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_HSB_OFFSET                                              (1)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_HSB_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_HSB_OFFSET)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVC_OFFSET                                              (0)
  #define RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVC_MASK                                                (0x1 << RTL9300_CHIP_DRF_START_PAUSE_DRF_START_PAUSE_EVC_OFFSET)

#define RTL9300_CHIP_ALL_RESULT_ADDR                                                                           (0xD824)
  #define RTL9300_CHIP_ALL_RESULT_ALL_BIST_DONE_OFFSET                                                         (11)
  #define RTL9300_CHIP_ALL_RESULT_ALL_BIST_DONE_MASK                                                           (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_OFFSET                                                     (10)
  #define RTL9300_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_BIST_FAIL_OFFSET                                                         (9)
  #define RTL9300_CHIP_ALL_RESULT_ANY_BIST_FAIL_MASK                                                           (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_OFFSET                                                     (8)
  #define RTL9300_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_BIST_DONE_OFFSET                                                    (7)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_BIST_DONE_MASK                                                      (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_CHIP_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_DRF_BIST_DONE_OFFSET                                                (6)
  #define RTL9300_CHIP_ALL_RESULT_ALL_CHIP_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_CHIP_DRF_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_BIST_FAIL_OFFSET                                                    (5)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_BIST_FAIL_MASK                                                      (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_CHIP_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_DRF_BIST_FAIL_OFFSET                                                (4)
  #define RTL9300_CHIP_ALL_RESULT_ANY_CHIP_DRF_BIST_FAIL_MASK                                                  (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_CHIP_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_BIST_DONE_OFFSET                                                     (3)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_BIST_DONE_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_SOC_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_DRF_BIST_DONE_OFFSET                                                 (2)
  #define RTL9300_CHIP_ALL_RESULT_ALL_SOC_DRF_BIST_DONE_MASK                                                   (0x1 << RTL9300_CHIP_ALL_RESULT_ALL_SOC_DRF_BIST_DONE_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_BIST_FAIL_OFFSET                                                     (1)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_BIST_FAIL_MASK                                                       (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_SOC_BIST_FAIL_OFFSET)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_DRF_BIST_FAIL_OFFSET                                                 (0)
  #define RTL9300_CHIP_ALL_RESULT_ANY_SOC_DRF_BIST_FAIL_MASK                                                   (0x1 << RTL9300_CHIP_ALL_RESULT_ANY_SOC_DRF_BIST_FAIL_OFFSET)

#define RTL9300_CHIP_SRAM_LS_ADDR                                                                              (0xD828)
  #define RTL9300_CHIP_SRAM_LS_CFG_BISR_SERIAL_OFFSET                                                          (1)
  #define RTL9300_CHIP_SRAM_LS_CFG_BISR_SERIAL_MASK                                                            (0x1 << RTL9300_CHIP_SRAM_LS_CFG_BISR_SERIAL_OFFSET)
  #define RTL9300_CHIP_SRAM_LS_SRAM_LS_OFFSET                                                                  (0)
  #define RTL9300_CHIP_SRAM_LS_SRAM_LS_MASK                                                                    (0x1 << RTL9300_CHIP_SRAM_LS_SRAM_LS_OFFSET)

#define RTL9300_INGR_BIST_CTRL0_ADDR                                                                           (0xD400)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_RSTB_3_0_OFFSET                                                     (20)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_RSTB_3_0_MASK                                                       (0xF << RTL9300_INGR_BIST_CTRL0_PKB_BIST_RSTB_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_PKB_DRF_BIST_MODE_3_0_OFFSET                                                 (16)
  #define RTL9300_INGR_BIST_CTRL0_PKB_DRF_BIST_MODE_3_0_MASK                                                   (0xF << RTL9300_INGR_BIST_CTRL0_PKB_DRF_BIST_MODE_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_MODE_3_0_OFFSET                                                     (12)
  #define RTL9300_INGR_BIST_CTRL0_PKB_BIST_MODE_3_0_MASK                                                       (0xF << RTL9300_INGR_BIST_CTRL0_PKB_BIST_MODE_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_RSTB_OFFSET                                                          (11)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_RSTB_MASK                                                            (0x1 << RTL9300_INGR_BIST_CTRL0_LL_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_LL_DRF_BIST_MODE_OFFSET                                                      (10)
  #define RTL9300_INGR_BIST_CTRL0_LL_DRF_BIST_MODE_MASK                                                        (0x1 << RTL9300_INGR_BIST_CTRL0_LL_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_MODE_OFFSET                                                          (9)
  #define RTL9300_INGR_BIST_CTRL0_LL_BIST_MODE_MASK                                                            (0x1 << RTL9300_INGR_BIST_CTRL0_LL_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_RSTB_OFFSET                                                   (8)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_RSTB_MASK                                                     (0x1 << RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_DRF_BIST_MODE_OFFSET                                               (7)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_DRF_BIST_MODE_MASK                                                 (0x1 << RTL9300_INGR_BIST_CTRL0_DROP_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_MODE_OFFSET                                                   (6)
  #define RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_MODE_MASK                                                     (0x1 << RTL9300_INGR_BIST_CTRL0_DROP_FIFO_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_RSTB_OFFSET                                                    (5)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_RSTB_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_DRF_BIST_MODE_OFFSET                                                (4)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_DRF_BIST_MODE_MASK                                                  (0x1 << RTL9300_INGR_BIST_CTRL0_RSC_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_MODE_OFFSET                                                    (3)
  #define RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_MODE_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL0_RSC_FIFO_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_RSTB_OFFSET                                                        (2)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_RSTB_MASK                                                          (0x1 << RTL9300_INGR_BIST_CTRL0_CBUF_BIST_RSTB_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_DRF_BIST_MODE_OFFSET                                                    (1)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_DRF_BIST_MODE_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL0_CBUF_DRF_BIST_MODE_OFFSET)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_MODE_OFFSET                                                        (0)
  #define RTL9300_INGR_BIST_CTRL0_CBUF_BIST_MODE_MASK                                                          (0x1 << RTL9300_INGR_BIST_CTRL0_CBUF_BIST_MODE_OFFSET)

#define RTL9300_INGR_BIST_CTRL1_ADDR                                                                           (0xD404)
  #define RTL9300_INGR_BIST_CTRL1_PKB_DRF_TEST_RESUME_3_0_OFFSET                                               (4)
  #define RTL9300_INGR_BIST_CTRL1_PKB_DRF_TEST_RESUME_3_0_MASK                                                 (0xF << RTL9300_INGR_BIST_CTRL1_PKB_DRF_TEST_RESUME_3_0_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_LL_DRF_TEST_RESUME_OFFSET                                                    (3)
  #define RTL9300_INGR_BIST_CTRL1_LL_DRF_TEST_RESUME_MASK                                                      (0x1 << RTL9300_INGR_BIST_CTRL1_LL_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_DROP_FIFO_DRF_TEST_RESUME_OFFSET                                             (2)
  #define RTL9300_INGR_BIST_CTRL1_DROP_FIFO_DRF_TEST_RESUME_MASK                                               (0x1 << RTL9300_INGR_BIST_CTRL1_DROP_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_RSC_FIFO_DRF_TEST_RESUME_OFFSET                                              (1)
  #define RTL9300_INGR_BIST_CTRL1_RSC_FIFO_DRF_TEST_RESUME_MASK                                                (0x1 << RTL9300_INGR_BIST_CTRL1_RSC_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_INGR_BIST_CTRL1_CBUF_DRF_TEST_RESUME_OFFSET                                                  (0)
  #define RTL9300_INGR_BIST_CTRL1_CBUF_DRF_TEST_RESUME_MASK                                                    (0x1 << RTL9300_INGR_BIST_CTRL1_CBUF_DRF_TEST_RESUME_OFFSET)

#define RTL9300_INGR_BIST_RSLT0_ADDR                                                                           (0xD408)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_FAIL_1_0_OFFSET                                                      (17)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_FAIL_1_0_MASK                                                        (0x3 << RTL9300_INGR_BIST_RSLT0_LL_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_DONE_OFFSET                                                          (16)
  #define RTL9300_INGR_BIST_RSLT0_LL_BIST_DONE_MASK                                                            (0x1 << RTL9300_INGR_BIST_RSLT0_LL_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_FAIL_OFFSET                                                   (15)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_FAIL_MASK                                                     (0x1 << RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_DONE_OFFSET                                                   (14)
  #define RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_DONE_MASK                                                     (0x1 << RTL9300_INGR_BIST_RSLT0_DROP_FIFO_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_FAIL_1_0_OFFSET                                                (12)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_FAIL_1_0_MASK                                                  (0x3 << RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_DONE_OFFSET                                                    (11)
  #define RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_DONE_MASK                                                      (0x1 << RTL9300_INGR_BIST_RSLT0_RSC_FIFO_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_FAIL_9_0_OFFSET                                                    (1)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_FAIL_9_0_MASK                                                      (0x3FF << RTL9300_INGR_BIST_RSLT0_CBUF_BIST_FAIL_9_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_DONE_OFFSET                                                        (0)
  #define RTL9300_INGR_BIST_RSLT0_CBUF_BIST_DONE_MASK                                                          (0x1 << RTL9300_INGR_BIST_RSLT0_CBUF_BIST_DONE_OFFSET)

#define RTL9300_INGR_BIST_RSLT1_ADDR                                                                           (0xD40C)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_FAIL_OFFSET                                                         (29)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_FAIL_MASK                                                           (0x1 << RTL9300_INGR_BIST_RSLT1_PKB_BISR_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_DONE_OFFSET                                                         (28)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BISR_DONE_MASK                                                           (0x1 << RTL9300_INGR_BIST_RSLT1_PKB_BISR_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_FAIL_23_0_OFFSET                                                    (4)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_FAIL_23_0_MASK                                                      (0xFFFFFF << RTL9300_INGR_BIST_RSLT1_PKB_BIST_FAIL_23_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_DONE_3_0_OFFSET                                                     (0)
  #define RTL9300_INGR_BIST_RSLT1_PKB_BIST_DONE_3_0_MASK                                                       (0xF << RTL9300_INGR_BIST_RSLT1_PKB_BIST_DONE_3_0_OFFSET)

#define RTL9300_INGR_BIST_RSLT2_ADDR                                                                           (0xD410)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_FAIL_1_0_OFFSET                                                  (17)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_FAIL_1_0_MASK                                                    (0x3 << RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_OFFSET                                                      (16)
  #define RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_MASK                                                        (0x1 << RTL9300_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_FAIL_OFFSET                                               (15)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_FAIL_MASK                                                 (0x1 << RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_OFFSET                                               (14)
  #define RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_MASK                                                 (0x1 << RTL9300_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_FAIL_1_0_OFFSET                                            (12)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_FAIL_1_0_MASK                                              (0x3 << RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_FAIL_1_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_OFFSET                                                (11)
  #define RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_MASK                                                  (0x1 << RTL9300_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_FAIL_9_0_OFFSET                                                (1)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_FAIL_9_0_MASK                                                  (0x3FF << RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_FAIL_9_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_OFFSET                                                    (0)
  #define RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_MASK                                                      (0x1 << RTL9300_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_OFFSET)

#define RTL9300_INGR_BIST_RSLT3_ADDR                                                                           (0xD414)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_FAIL_OFFSET                                                     (29)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_FAIL_MASK                                                       (0x1 << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_FAIL_OFFSET)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_DONE_OFFSET                                                     (28)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_DONE_MASK                                                       (0x1 << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BISR_DONE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_FAIL_23_0_OFFSET                                                (4)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_FAIL_23_0_MASK                                                  (0xFFFFFF << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_FAIL_23_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_DONE_3_0_OFFSET                                                 (0)
  #define RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_DONE_3_0_MASK                                                   (0xF << RTL9300_INGR_BIST_RSLT3_PKB_DRF_BIST_DONE_3_0_OFFSET)

#define RTL9300_INGR_BIST_RSLT4_ADDR                                                                           (0xD418)
  #define RTL9300_INGR_BIST_RSLT4_PKB_DRF_START_PAUSE_3_0_OFFSET                                               (4)
  #define RTL9300_INGR_BIST_RSLT4_PKB_DRF_START_PAUSE_3_0_MASK                                                 (0xF << RTL9300_INGR_BIST_RSLT4_PKB_DRF_START_PAUSE_3_0_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_LL_DRF_START_PAUSE_OFFSET                                                    (3)
  #define RTL9300_INGR_BIST_RSLT4_LL_DRF_START_PAUSE_MASK                                                      (0x1 << RTL9300_INGR_BIST_RSLT4_LL_DRF_START_PAUSE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_DROP_FIFO_DRF_START_PAUSE_OFFSET                                             (2)
  #define RTL9300_INGR_BIST_RSLT4_DROP_FIFO_DRF_START_PAUSE_MASK                                               (0x1 << RTL9300_INGR_BIST_RSLT4_DROP_FIFO_DRF_START_PAUSE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_RSC_FIFO_DRF_START_PAUSE_OFFSET                                              (1)
  #define RTL9300_INGR_BIST_RSLT4_RSC_FIFO_DRF_START_PAUSE_MASK                                                (0x1 << RTL9300_INGR_BIST_RSLT4_RSC_FIFO_DRF_START_PAUSE_OFFSET)
  #define RTL9300_INGR_BIST_RSLT4_CBUF_DRF_START_PAUSE_OFFSET                                                  (0)
  #define RTL9300_INGR_BIST_RSLT4_CBUF_DRF_START_PAUSE_MASK                                                    (0x1 << RTL9300_INGR_BIST_RSLT4_CBUF_DRF_START_PAUSE_OFFSET)

#define RTL9300_INGR_SRAM_CTRL_ADDR                                                                            (0xD41C)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RME_OFFSET                                                           (24)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RME_MASK                                                             (0x1 << RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RM_3_0_OFFSET                                                        (20)
  #define RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RM_3_0_MASK                                                          (0xF << RTL9300_INGR_SRAM_CTRL_PKB_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RME_OFFSET                                                            (19)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RME_MASK                                                              (0x1 << RTL9300_INGR_SRAM_CTRL_LL_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RM_3_0_OFFSET                                                         (15)
  #define RTL9300_INGR_SRAM_CTRL_LL_SRAM_RM_3_0_MASK                                                           (0xF << RTL9300_INGR_SRAM_CTRL_LL_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RME_OFFSET                                                     (14)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RME_MASK                                                       (0x1 << RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RM_3_0_OFFSET                                                  (10)
  #define RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RM_3_0_MASK                                                    (0xF << RTL9300_INGR_SRAM_CTRL_DROP_FIFO_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RME_OFFSET                                                      (9)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RME_MASK                                                        (0x1 << RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RM_3_0_OFFSET                                                   (5)
  #define RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RM_3_0_MASK                                                     (0xF << RTL9300_INGR_SRAM_CTRL_RSC_FIFO_SRAM_RM_3_0_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RME_OFFSET                                                          (4)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RME_MASK                                                            (0x1 << RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RME_OFFSET)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RM_3_0_OFFSET                                                       (0)
  #define RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RM_3_0_MASK                                                         (0xF << RTL9300_INGR_SRAM_CTRL_CBUF_SRAM_RM_3_0_OFFSET)

#define RTL9300_INGR_BISR_CTRL_ADDR                                                                            (0xD420)
  #define RTL9300_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_OFFSET                                                      (1)
  #define RTL9300_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_MASK                                                        (0x1 << RTL9300_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_OFFSET)
  #define RTL9300_INGR_BISR_CTRL_PKB_HOLD_REMAP_OFFSET                                                         (0)
  #define RTL9300_INGR_BISR_CTRL_PKB_HOLD_REMAP_MASK                                                           (0x1 << RTL9300_INGR_BISR_CTRL_PKB_HOLD_REMAP_OFFSET)

#define RTL9300_INGR_BISR_RSLT0_ADDR                                                                           (0xD424)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_VLD_3_0_OFFSET                                                     (24)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_VLD_3_0_MASK                                                       (0xF << RTL9300_INGR_BISR_RSLT0_BYPASS_PG_VLD_3_0_OFFSET)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_OFFSET                                                    (12)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_OFFSET)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_OFFSET                                                    (0)
  #define RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_OFFSET)

#define RTL9300_INGR_BISR_RSLT1_ADDR                                                                           (0xD428)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD3_11_0_OFFSET                                                    (12)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD3_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD3_11_0_OFFSET)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_OFFSET                                                    (0)
  #define RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_MASK                                                      (0xFFF << RTL9300_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_OFFSET)

#define RTL9300_EGR_BIST_CTRL0_ADDR                                                                            (0x7800)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_RSTB_OFFSET                                                         (23)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_RSTB_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_BHSA_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_DRF_BIST_MODE_OFFSET                                                     (22)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_DRF_BIST_MODE_MASK                                                       (0x1 << RTL9300_EGR_BIST_CTRL0_BHSA_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_MODE_OFFSET                                                         (21)
  #define RTL9300_EGR_BIST_CTRL0_BHSA_BIST_MODE_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_BHSA_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_RSTB_OFFSET                                                         (20)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_RSTB_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_DRF_BIST_MODE_OFFSET                                                     (19)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_DRF_BIST_MODE_MASK                                                       (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_MODE_OFFSET                                                         (18)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_BIST_MODE_MASK                                                           (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_RSTB_OFFSET                                                      (17)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_RSTB_MASK                                                        (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_DRF_BIST_MODE_OFFSET                                                  (16)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_DRF_BIST_MODE_MASK                                                    (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_LL_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_MODE_OFFSET                                                      (15)
  #define RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_MODE_MASK                                                        (0x1 << RTL9300_EGR_BIST_CTRL0_EHSA_LL_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_RSTB_OFFSET                                                           (14)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_RSTB_MASK                                                             (0x1 << RTL9300_EGR_BIST_CTRL0_CP_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_CP_DRF_BIST_MODE_OFFSET                                                       (13)
  #define RTL9300_EGR_BIST_CTRL0_CP_DRF_BIST_MODE_MASK                                                         (0x1 << RTL9300_EGR_BIST_CTRL0_CP_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_MODE_OFFSET                                                           (12)
  #define RTL9300_EGR_BIST_CTRL0_CP_BIST_MODE_MASK                                                             (0x1 << RTL9300_EGR_BIST_CTRL0_CP_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_RSTB_OFFSET                                                          (11)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_RSTB_MASK                                                            (0x1 << RTL9300_EGR_BIST_CTRL0_DPC_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_DPC_DRF_BIST_MODE_OFFSET                                                      (10)
  #define RTL9300_EGR_BIST_CTRL0_DPC_DRF_BIST_MODE_MASK                                                        (0x1 << RTL9300_EGR_BIST_CTRL0_DPC_DRF_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_MODE_OFFSET                                                          (9)
  #define RTL9300_EGR_BIST_CTRL0_DPC_BIST_MODE_MASK                                                            (0x1 << RTL9300_EGR_BIST_CTRL0_DPC_BIST_MODE_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_RSTB_OFFSET                                                          (8)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_RSTB_MASK                                                            (0x1 << RTL9300_EGR_BIST_CTRL0_TXQ_BIST_RSTB_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_DRF_BIST_MODE_3_0_OFFSET                                                  (4)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_DRF_BIST_MODE_3_0_MASK                                                    (0xF << RTL9300_EGR_BIST_CTRL0_TXQ_DRF_BIST_MODE_3_0_OFFSET)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_MODE_3_0_OFFSET                                                      (0)
  #define RTL9300_EGR_BIST_CTRL0_TXQ_BIST_MODE_3_0_MASK                                                        (0xF << RTL9300_EGR_BIST_CTRL0_TXQ_BIST_MODE_3_0_OFFSET)

#define RTL9300_EGR_BIST_CTRL1_ADDR                                                                            (0x7804)
  #define RTL9300_EGR_BIST_CTRL1_BHSA_TEST_RESUME_OFFSET                                                       (8)
  #define RTL9300_EGR_BIST_CTRL1_BHSA_TEST_RESUME_MASK                                                         (0x1 << RTL9300_EGR_BIST_CTRL1_BHSA_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_TEST_RESUME_OFFSET                                                       (7)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_TEST_RESUME_MASK                                                         (0x1 << RTL9300_EGR_BIST_CTRL1_EHSA_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_LL_DRF_TEST_RESUME_OFFSET                                                (6)
  #define RTL9300_EGR_BIST_CTRL1_EHSA_LL_DRF_TEST_RESUME_MASK                                                  (0x1 << RTL9300_EGR_BIST_CTRL1_EHSA_LL_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_CP_DRF_TEST_RESUME_OFFSET                                                     (5)
  #define RTL9300_EGR_BIST_CTRL1_CP_DRF_TEST_RESUME_MASK                                                       (0x1 << RTL9300_EGR_BIST_CTRL1_CP_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_DPC_DRF_TEST_RESUME_OFFSET                                                    (4)
  #define RTL9300_EGR_BIST_CTRL1_DPC_DRF_TEST_RESUME_MASK                                                      (0x1 << RTL9300_EGR_BIST_CTRL1_DPC_DRF_TEST_RESUME_OFFSET)
  #define RTL9300_EGR_BIST_CTRL1_TXQ_DRF_TEST_RESUME_3_0_OFFSET                                                (0)
  #define RTL9300_EGR_BIST_CTRL1_TXQ_DRF_TEST_RESUME_3_0_MASK                                                  (0xF << RTL9300_EGR_BIST_CTRL1_TXQ_DRF_TEST_RESUME_3_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT0_ADDR                                                                            (0x7808)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_FAIL_OFFSET                                                         (15)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_FAIL_MASK                                                           (0xF << RTL9300_EGR_BIST_RSLT0_BHSA_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_DONE_OFFSET                                                         (14)
  #define RTL9300_EGR_BIST_RSLT0_BHSA_BIST_DONE_MASK                                                           (0x1 << RTL9300_EGR_BIST_RSLT0_BHSA_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_FAIL_OFFSET                                                         (12)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_FAIL_MASK                                                           (0x3 << RTL9300_EGR_BIST_RSLT0_EHSA_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_DONE_OFFSET                                                         (11)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_BIST_DONE_MASK                                                           (0x1 << RTL9300_EGR_BIST_RSLT0_EHSA_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_FAIL_OFFSET                                                      (10)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_FAIL_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_DONE_OFFSET                                                      (9)
  #define RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_DONE_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT0_EHSA_LL_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_FAIL_OFFSET                                                           (7)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_FAIL_MASK                                                             (0x3 << RTL9300_EGR_BIST_RSLT0_CP_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_DONE_OFFSET                                                           (6)
  #define RTL9300_EGR_BIST_RSLT0_CP_BIST_DONE_MASK                                                             (0x1 << RTL9300_EGR_BIST_RSLT0_CP_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_FAIL_OFFSET                                                          (5)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_FAIL_MASK                                                            (0x1 << RTL9300_EGR_BIST_RSLT0_DPC_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_DONE_OFFSET                                                          (4)
  #define RTL9300_EGR_BIST_RSLT0_DPC_BIST_DONE_MASK                                                            (0x1 << RTL9300_EGR_BIST_RSLT0_DPC_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT0_TXQ_BIST_DONE_3_0_OFFSET                                                      (0)
  #define RTL9300_EGR_BIST_RSLT0_TXQ_BIST_DONE_3_0_MASK                                                        (0xF << RTL9300_EGR_BIST_RSLT0_TXQ_BIST_DONE_3_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT1_ADDR                                                                            (0x780C)
  #define RTL9300_EGR_BIST_RSLT1_TXQ_BIST_FAIL_28_0_OFFSET                                                     (0)
  #define RTL9300_EGR_BIST_RSLT1_TXQ_BIST_FAIL_28_0_MASK                                                       (0x1FFFFFFF << RTL9300_EGR_BIST_RSLT1_TXQ_BIST_FAIL_28_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT2_ADDR                                                                            (0x7810)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_FAIL_OFFSET                                                     (15)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_FAIL_MASK                                                       (0xF << RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_DONE_OFFSET                                                     (14)
  #define RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_EGR_BIST_RSLT2_BHSA_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_FAIL_OFFSET                                                     (12)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_FAIL_MASK                                                       (0x3 << RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_DONE_OFFSET                                                     (11)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_DONE_MASK                                                       (0x1 << RTL9300_EGR_BIST_RSLT2_EHSA_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_FAIL_OFFSET                                                  (10)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_FAIL_MASK                                                    (0x1 << RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_DONE_OFFSET                                                  (9)
  #define RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_DONE_MASK                                                    (0x1 << RTL9300_EGR_BIST_RSLT2_EHSA_LL_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_FAIL_OFFSET                                                       (7)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_FAIL_MASK                                                         (0x3 << RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_DONE_OFFSET                                                       (6)
  #define RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_DONE_MASK                                                         (0x1 << RTL9300_EGR_BIST_RSLT2_CP_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_FAIL_OFFSET                                                      (5)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_FAIL_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_DONE_OFFSET                                                      (4)
  #define RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_DONE_MASK                                                        (0x1 << RTL9300_EGR_BIST_RSLT2_DPC_DRF_BIST_DONE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT2_TXQ_DRF_BIST_DONE_3_0_OFFSET                                                  (0)
  #define RTL9300_EGR_BIST_RSLT2_TXQ_DRF_BIST_DONE_3_0_MASK                                                    (0xF << RTL9300_EGR_BIST_RSLT2_TXQ_DRF_BIST_DONE_3_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT3_ADDR                                                                            (0x7814)
  #define RTL9300_EGR_BIST_RSLT3_TXQ_DRF_BIST_FAIL_28_0_OFFSET                                                 (0)
  #define RTL9300_EGR_BIST_RSLT3_TXQ_DRF_BIST_FAIL_28_0_MASK                                                   (0x1FFFFFFF << RTL9300_EGR_BIST_RSLT3_TXQ_DRF_BIST_FAIL_28_0_OFFSET)

#define RTL9300_EGR_BIST_RSLT4_ADDR                                                                            (0x7818)
  #define RTL9300_EGR_BIST_RSLT4_BHSA_DRF_START_PAUSE_OFFSET                                                   (8)
  #define RTL9300_EGR_BIST_RSLT4_BHSA_DRF_START_PAUSE_MASK                                                     (0x1 << RTL9300_EGR_BIST_RSLT4_BHSA_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_DRF_START_PAUSE_OFFSET                                                   (7)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_DRF_START_PAUSE_MASK                                                     (0x1 << RTL9300_EGR_BIST_RSLT4_EHSA_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_LL_DRF_START_PAUSE_OFFSET                                                (6)
  #define RTL9300_EGR_BIST_RSLT4_EHSA_LL_DRF_START_PAUSE_MASK                                                  (0x1 << RTL9300_EGR_BIST_RSLT4_EHSA_LL_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_CP_DRF_START_PAUSE_OFFSET                                                     (5)
  #define RTL9300_EGR_BIST_RSLT4_CP_DRF_START_PAUSE_MASK                                                       (0x1 << RTL9300_EGR_BIST_RSLT4_CP_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_DPC_DRF_START_PAUSE_OFFSET                                                    (4)
  #define RTL9300_EGR_BIST_RSLT4_DPC_DRF_START_PAUSE_MASK                                                      (0x1 << RTL9300_EGR_BIST_RSLT4_DPC_DRF_START_PAUSE_OFFSET)
  #define RTL9300_EGR_BIST_RSLT4_TXQ_DRF_START_PAUSE_3_0_OFFSET                                                (0)
  #define RTL9300_EGR_BIST_RSLT4_TXQ_DRF_START_PAUSE_3_0_MASK                                                  (0xF << RTL9300_EGR_BIST_RSLT4_TXQ_DRF_START_PAUSE_3_0_OFFSET)

#define RTL9300_EGR_SRAM_CTRL_ADDR                                                                             (0x781C)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RME_OFFSET                                                           (29)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RME_MASK                                                             (0x1 << RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RM_3_0_OFFSET                                                        (25)
  #define RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RM_3_0_MASK                                                          (0xF << RTL9300_EGR_SRAM_CTRL_BHSA_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RME_OFFSET                                                           (24)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RME_MASK                                                             (0x1 << RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RM_3_0_OFFSET                                                        (20)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RM_3_0_MASK                                                          (0xF << RTL9300_EGR_SRAM_CTRL_EHSA_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RME_OFFSET                                                        (19)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RME_MASK                                                          (0x1 << RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RM_3_0_OFFSET                                                     (15)
  #define RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RM_3_0_MASK                                                       (0xF << RTL9300_EGR_SRAM_CTRL_EHSA_LL_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RME_OFFSET                                                             (14)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RME_MASK                                                               (0x1 << RTL9300_EGR_SRAM_CTRL_CP_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RM_3_0_OFFSET                                                          (10)
  #define RTL9300_EGR_SRAM_CTRL_CP_SRAM_RM_3_0_MASK                                                            (0xF << RTL9300_EGR_SRAM_CTRL_CP_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RME_OFFSET                                                            (9)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RME_MASK                                                              (0x1 << RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RM_3_0_OFFSET                                                         (5)
  #define RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RM_3_0_MASK                                                           (0xF << RTL9300_EGR_SRAM_CTRL_DPC_SRAM_RM_3_0_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RME_OFFSET                                                            (4)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RME_MASK                                                              (0x1 << RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RME_OFFSET)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RM_3_0_OFFSET                                                         (0)
  #define RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RM_3_0_MASK                                                           (0xF << RTL9300_EGR_SRAM_CTRL_TXQ_SRAM_RM_3_0_OFFSET)

#define RTL9300_SOC_BIST_ADDR                                                                                  (0x10000)
  #define RTL9300_SOC_BIST_SOC_RME_OFFSET                                                                      (5)
  #define RTL9300_SOC_BIST_SOC_RME_MASK                                                                        (0x1 << RTL9300_SOC_BIST_SOC_RME_OFFSET)
  #define RTL9300_SOC_BIST_SOC_RM_3_0_OFFSET                                                                   (1)
  #define RTL9300_SOC_BIST_SOC_RM_3_0_MASK                                                                     (0xF << RTL9300_SOC_BIST_SOC_RM_3_0_OFFSET)
  #define RTL9300_SOC_BIST_SOC_LS_OFFSET                                                                       (0)
  #define RTL9300_SOC_BIST_SOC_LS_MASK                                                                         (0x1 << RTL9300_SOC_BIST_SOC_LS_OFFSET)

/*
 * Feature: Interface 
 */
#define RTL9300_MAC_IF_CTRL_ADDR                                                                               (0x300)
  #define RTL9300_MAC_IF_CTRL_REG_IF_SEL_OFFSET                                                                (0)
  #define RTL9300_MAC_IF_CTRL_REG_IF_SEL_MASK                                                                  (0x1 << RTL9300_MAC_IF_CTRL_REG_IF_SEL_OFFSET)

#define RTL9300_MAC_SLV_TIMEOUT_ADDR                                                                           (0x304)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET                                                       (16)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_MASK                                                         (0x3FFF << RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET                                                      (15)
  #define RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_MASK                                                        (0x1 << RTL9300_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_OFFSET                                                       (1)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_MASK                                                         (0x3FFF << RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_OFFSET)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_OFFSET                                                      (0)
  #define RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_MASK                                                        (0x1 << RTL9300_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_OFFSET)

#define RTL9300_I2C_MST1_CTRL1_ADDR                                                                            (0x308)
  #define RTL9300_I2C_MST1_CTRL1_MEM_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST1_CTRL1_MEM_ADDR_MASK                                                                 (0xFFFFFF << RTL9300_I2C_MST1_CTRL1_MEM_ADDR_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_SDA_OUT_SEL_OFFSET                                                            (5)
  #define RTL9300_I2C_MST1_CTRL1_SDA_OUT_SEL_MASK                                                              (0x7 << RTL9300_I2C_MST1_CTRL1_SDA_OUT_SEL_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_GPIO8_SCL_SEL_OFFSET                                                          (3)
  #define RTL9300_I2C_MST1_CTRL1_GPIO8_SCL_SEL_MASK                                                            (0x1 << RTL9300_I2C_MST1_CTRL1_GPIO8_SCL_SEL_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_RWOP_OFFSET                                                                   (2)
  #define RTL9300_I2C_MST1_CTRL1_RWOP_MASK                                                                     (0x1 << RTL9300_I2C_MST1_CTRL1_RWOP_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_I2C_FAIL_OFFSET                                                               (1)
  #define RTL9300_I2C_MST1_CTRL1_I2C_FAIL_MASK                                                                 (0x1 << RTL9300_I2C_MST1_CTRL1_I2C_FAIL_OFFSET)
  #define RTL9300_I2C_MST1_CTRL1_I2C_TRIG_OFFSET                                                               (0)
  #define RTL9300_I2C_MST1_CTRL1_I2C_TRIG_MASK                                                                 (0x1 << RTL9300_I2C_MST1_CTRL1_I2C_TRIG_OFFSET)

#define RTL9300_I2C_MST1_CTRL2_ADDR                                                                            (0x30C)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RESET_OFFSET                                                              (24)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RESET_MASK                                                                (0x1 << RTL9300_I2C_MST1_CTRL2_I2C_RESET_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_DRIVE_ACK_DELAY_OFFSET                                                        (20)
  #define RTL9300_I2C_MST1_CTRL2_DRIVE_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST1_CTRL2_DRIVE_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_CHECK_ACK_DELAY_OFFSET                                                        (16)
  #define RTL9300_I2C_MST1_CTRL2_CHECK_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST1_CTRL2_CHECK_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RD_MODE_OFFSET                                                            (15)
  #define RTL9300_I2C_MST1_CTRL2_I2C_RD_MODE_MASK                                                              (0x1 << RTL9300_I2C_MST1_CTRL2_I2C_RD_MODE_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_DEV_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST1_CTRL2_DEV_ADDR_MASK                                                                 (0x7F << RTL9300_I2C_MST1_CTRL2_DEV_ADDR_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_DATA_WIDTH_OFFSET                                                             (4)
  #define RTL9300_I2C_MST1_CTRL2_DATA_WIDTH_MASK                                                               (0xF << RTL9300_I2C_MST1_CTRL2_DATA_WIDTH_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_MEM_ADDR_WIDTH_OFFSET                                                         (2)
  #define RTL9300_I2C_MST1_CTRL2_MEM_ADDR_WIDTH_MASK                                                           (0x3 << RTL9300_I2C_MST1_CTRL2_MEM_ADDR_WIDTH_OFFSET)
  #define RTL9300_I2C_MST1_CTRL2_SCL_FREQ_OFFSET                                                               (0)
  #define RTL9300_I2C_MST1_CTRL2_SCL_FREQ_MASK                                                                 (0x3 << RTL9300_I2C_MST1_CTRL2_SCL_FREQ_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD0_ADDR                                                                       (0x310)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA3_OFFSET                                                             (24)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA3_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA3_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA2_OFFSET                                                             (16)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA2_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA2_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA1_OFFSET                                                             (8)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA1_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA1_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA0_OFFSET                                                             (0)
  #define RTL9300_I2C_MST1_DATA_WORD0_DATA0_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD0_DATA0_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD1_ADDR                                                                       (0x314)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA7_OFFSET                                                             (24)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA7_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA7_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA6_OFFSET                                                             (16)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA6_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA6_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA5_OFFSET                                                             (8)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA5_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA5_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA4_OFFSET                                                             (0)
  #define RTL9300_I2C_MST1_DATA_WORD1_DATA4_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD1_DATA4_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD2_ADDR                                                                       (0x318)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA11_OFFSET                                                            (24)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA11_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA11_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA10_OFFSET                                                            (16)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA10_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA10_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA9_OFFSET                                                             (8)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA9_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA9_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA8_OFFSET                                                             (0)
  #define RTL9300_I2C_MST1_DATA_WORD2_DATA8_MASK                                                               (0xFF << RTL9300_I2C_MST1_DATA_WORD2_DATA8_OFFSET)

#define RTL9300_I2C_MST1_DATA_WORD3_ADDR                                                                       (0x31C)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA15_OFFSET                                                            (24)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA15_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA15_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA14_OFFSET                                                            (16)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA14_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA14_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA13_OFFSET                                                            (8)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA13_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA13_OFFSET)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA12_OFFSET                                                            (0)
  #define RTL9300_I2C_MST1_DATA_WORD3_DATA12_MASK                                                              (0xFF << RTL9300_I2C_MST1_DATA_WORD3_DATA12_OFFSET)

#define RTL9300_I2C_GPIO_SDA_SEL_ADDR                                                                          (0x320)
  #define RTL9300_I2C_GPIO_SDA_SEL_PTP_EXT_EN_OFFSET                                                           (10)
  #define RTL9300_I2C_GPIO_SDA_SEL_PTP_EXT_EN_MASK                                                             (0x1 << RTL9300_I2C_GPIO_SDA_SEL_PTP_EXT_EN_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO16_SDA7_1588OUT_SEL_OFFSET                                              (8)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO16_SDA7_1588OUT_SEL_MASK                                                (0x3 << RTL9300_I2C_GPIO_SDA_SEL_GPIO16_SDA7_1588OUT_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO15_SDA6_LEDSync_SEL_OFFSET                                              (6)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO15_SDA6_LEDSync_SEL_MASK                                                (0x3 << RTL9300_I2C_GPIO_SDA_SEL_GPIO15_SDA6_LEDSync_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO14_SDA5_SEL_OFFSET                                                      (5)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO14_SDA5_SEL_MASK                                                        (0x1 << RTL9300_I2C_GPIO_SDA_SEL_GPIO14_SDA5_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO13_SDA4_SEL_OFFSET                                                      (4)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO13_SDA4_SEL_MASK                                                        (0x1 << RTL9300_I2C_GPIO_SDA_SEL_GPIO13_SDA4_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO12_SDA3_SEL_OFFSET                                                      (3)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO12_SDA3_SEL_MASK                                                        (0x1 << RTL9300_I2C_GPIO_SDA_SEL_GPIO12_SDA3_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO11_SDA2_SEL_OFFSET                                                      (2)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO11_SDA2_SEL_MASK                                                        (0x1 << RTL9300_I2C_GPIO_SDA_SEL_GPIO11_SDA2_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO10_SDA1_SEL_OFFSET                                                      (1)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO10_SDA1_SEL_MASK                                                        (0x1 << RTL9300_I2C_GPIO_SDA_SEL_GPIO10_SDA1_SEL_OFFSET)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO9_SDA0_SEL_OFFSET                                                       (0)
  #define RTL9300_I2C_GPIO_SDA_SEL_GPIO9_SDA0_SEL_MASK                                                         (0x1 << RTL9300_I2C_GPIO_SDA_SEL_GPIO9_SDA0_SEL_OFFSET)

#define RTL9300_I2C_MST2_CTRL1_ADDR                                                                            (0x324)
  #define RTL9300_I2C_MST2_CTRL1_MEM_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST2_CTRL1_MEM_ADDR_MASK                                                                 (0xFFFFFF << RTL9300_I2C_MST2_CTRL1_MEM_ADDR_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_SDA_OUT_SEL_OFFSET                                                            (5)
  #define RTL9300_I2C_MST2_CTRL1_SDA_OUT_SEL_MASK                                                              (0x7 << RTL9300_I2C_MST2_CTRL1_SDA_OUT_SEL_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_GPIO17_SCL_LEDSync_SEL_OFFSET                                                 (3)
  #define RTL9300_I2C_MST2_CTRL1_GPIO17_SCL_LEDSync_SEL_MASK                                                   (0x3 << RTL9300_I2C_MST2_CTRL1_GPIO17_SCL_LEDSync_SEL_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_RWOP_OFFSET                                                                   (2)
  #define RTL9300_I2C_MST2_CTRL1_RWOP_MASK                                                                     (0x1 << RTL9300_I2C_MST2_CTRL1_RWOP_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_I2C_FAIL_OFFSET                                                               (1)
  #define RTL9300_I2C_MST2_CTRL1_I2C_FAIL_MASK                                                                 (0x1 << RTL9300_I2C_MST2_CTRL1_I2C_FAIL_OFFSET)
  #define RTL9300_I2C_MST2_CTRL1_I2C_TRIG_OFFSET                                                               (0)
  #define RTL9300_I2C_MST2_CTRL1_I2C_TRIG_MASK                                                                 (0x1 << RTL9300_I2C_MST2_CTRL1_I2C_TRIG_OFFSET)

#define RTL9300_I2C_MST2_CTRL2_ADDR                                                                            (0x328)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RESET_OFFSET                                                              (24)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RESET_MASK                                                                (0x1 << RTL9300_I2C_MST2_CTRL2_I2C_RESET_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_DRIVE_ACK_DELAY_OFFSET                                                        (20)
  #define RTL9300_I2C_MST2_CTRL2_DRIVE_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST2_CTRL2_DRIVE_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_CHECK_ACK_DELAY_OFFSET                                                        (16)
  #define RTL9300_I2C_MST2_CTRL2_CHECK_ACK_DELAY_MASK                                                          (0xF << RTL9300_I2C_MST2_CTRL2_CHECK_ACK_DELAY_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RD_MODE_OFFSET                                                            (15)
  #define RTL9300_I2C_MST2_CTRL2_I2C_RD_MODE_MASK                                                              (0x1 << RTL9300_I2C_MST2_CTRL2_I2C_RD_MODE_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_DEV_ADDR_OFFSET                                                               (8)
  #define RTL9300_I2C_MST2_CTRL2_DEV_ADDR_MASK                                                                 (0x7F << RTL9300_I2C_MST2_CTRL2_DEV_ADDR_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_DATA_WIDTH_OFFSET                                                             (4)
  #define RTL9300_I2C_MST2_CTRL2_DATA_WIDTH_MASK                                                               (0xF << RTL9300_I2C_MST2_CTRL2_DATA_WIDTH_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_MEM_ADDR_WIDTH_OFFSET                                                         (2)
  #define RTL9300_I2C_MST2_CTRL2_MEM_ADDR_WIDTH_MASK                                                           (0x3 << RTL9300_I2C_MST2_CTRL2_MEM_ADDR_WIDTH_OFFSET)
  #define RTL9300_I2C_MST2_CTRL2_SCL_FREQ_OFFSET                                                               (0)
  #define RTL9300_I2C_MST2_CTRL2_SCL_FREQ_MASK                                                                 (0x3 << RTL9300_I2C_MST2_CTRL2_SCL_FREQ_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD0_ADDR                                                                       (0x32C)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA3_OFFSET                                                             (24)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA3_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA3_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA2_OFFSET                                                             (16)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA2_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA2_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA1_OFFSET                                                             (8)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA1_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA1_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA0_OFFSET                                                             (0)
  #define RTL9300_I2C_MST2_DATA_WORD0_DATA0_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD0_DATA0_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD1_ADDR                                                                       (0x330)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA7_OFFSET                                                             (24)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA7_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA7_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA6_OFFSET                                                             (16)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA6_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA6_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA5_OFFSET                                                             (8)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA5_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA5_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA4_OFFSET                                                             (0)
  #define RTL9300_I2C_MST2_DATA_WORD1_DATA4_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD1_DATA4_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD2_ADDR                                                                       (0x334)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA11_OFFSET                                                            (24)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA11_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA11_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA10_OFFSET                                                            (16)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA10_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA10_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA9_OFFSET                                                             (8)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA9_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA9_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA8_OFFSET                                                             (0)
  #define RTL9300_I2C_MST2_DATA_WORD2_DATA8_MASK                                                               (0xFF << RTL9300_I2C_MST2_DATA_WORD2_DATA8_OFFSET)

#define RTL9300_I2C_MST2_DATA_WORD3_ADDR                                                                       (0x338)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA15_OFFSET                                                            (24)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA15_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA15_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA14_OFFSET                                                            (16)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA14_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA14_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA13_OFFSET                                                            (8)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA13_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA13_OFFSET)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA12_OFFSET                                                            (0)
  #define RTL9300_I2C_MST2_DATA_WORD3_DATA12_MASK                                                              (0xFF << RTL9300_I2C_MST2_DATA_WORD3_DATA12_OFFSET)

#define RTL9300_SPI_CTRL1_ADDR                                                                                 (0x33C)
  #define RTL9300_SPI_CTRL1_DATA_WIDTH_OFFSET                                                                  (19)
  #define RTL9300_SPI_CTRL1_DATA_WIDTH_MASK                                                                    (0x1FF << RTL9300_SPI_CTRL1_DATA_WIDTH_OFFSET)
  #define RTL9300_SPI_CTRL1_ADDR_WIDTH_OFFSET                                                                  (17)
  #define RTL9300_SPI_CTRL1_ADDR_WIDTH_MASK                                                                    (0x3 << RTL9300_SPI_CTRL1_ADDR_WIDTH_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_CLK_DIV_OFFSET                                                                 (14)
  #define RTL9300_SPI_CTRL1_SPI_CLK_DIV_MASK                                                                   (0x7 << RTL9300_SPI_CTRL1_SPI_CLK_DIV_OFFSET)
  #define RTL9300_SPI_CTRL1_GPIO_SPI_SEL_OFFSET                                                                (13)
  #define RTL9300_SPI_CTRL1_GPIO_SPI_SEL_MASK                                                                  (0x1 << RTL9300_SPI_CTRL1_GPIO_SPI_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_CSB_OUT_SEL_OFFSET                                                                 (12)
  #define RTL9300_SPI_CTRL1_CSB_OUT_SEL_MASK                                                                   (0x1 << RTL9300_SPI_CTRL1_CSB_OUT_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_GPIO6_CSB1_SEL_OFFSET                                                              (11)
  #define RTL9300_SPI_CTRL1_GPIO6_CSB1_SEL_MASK                                                                (0x1 << RTL9300_SPI_CTRL1_GPIO6_CSB1_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_GPIO7_CSB0_SEL_OFFSET                                                              (10)
  #define RTL9300_SPI_CTRL1_GPIO7_CSB0_SEL_MASK                                                                (0x1 << RTL9300_SPI_CTRL1_GPIO7_CSB0_SEL_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_CMD_OFFSET                                                                     (2)
  #define RTL9300_SPI_CTRL1_SPI_CMD_MASK                                                                       (0xFF << RTL9300_SPI_CTRL1_SPI_CMD_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_CMD_TYPE_OFFSET                                                                (1)
  #define RTL9300_SPI_CTRL1_SPI_CMD_TYPE_MASK                                                                  (0x1 << RTL9300_SPI_CTRL1_SPI_CMD_TYPE_OFFSET)
  #define RTL9300_SPI_CTRL1_SPI_TRIG_OFFSET                                                                    (0)
  #define RTL9300_SPI_CTRL1_SPI_TRIG_MASK                                                                      (0x1 << RTL9300_SPI_CTRL1_SPI_TRIG_OFFSET)

#define RTL9300_SPI_CTRL2_ADDR                                                                                 (0x340)
  #define RTL9300_SPI_CTRL2_SPI_CPHA_OFFSET                                                                    (7)
  #define RTL9300_SPI_CTRL2_SPI_CPHA_MASK                                                                      (0x1 << RTL9300_SPI_CTRL2_SPI_CPHA_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_CPOL_OFFSET                                                                    (6)
  #define RTL9300_SPI_CTRL2_SPI_CPOL_MASK                                                                      (0x1 << RTL9300_SPI_CTRL2_SPI_CPOL_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_TSLCH_OFFSET                                                                   (3)
  #define RTL9300_SPI_CTRL2_SPI_TSLCH_MASK                                                                     (0x7 << RTL9300_SPI_CTRL2_SPI_TSLCH_OFFSET)
  #define RTL9300_SPI_CTRL2_SPI_TCHSH_OFFSET                                                                   (0)
  #define RTL9300_SPI_CTRL2_SPI_TCHSH_MASK                                                                     (0x7 << RTL9300_SPI_CTRL2_SPI_TCHSH_OFFSET)

#define RTL9300_SPI_ADDR_ADDR                                                                                  (0x344)
  #define RTL9300_SPI_ADDR_SPI_ADDR_OFFSET                                                                     (0)
  #define RTL9300_SPI_ADDR_SPI_ADDR_MASK                                                                       (0xFFFFFFFF << RTL9300_SPI_ADDR_SPI_ADDR_OFFSET)

#define RTL9300_SPI_DATA_ADDR(index)                                                                           (0x400 + (((index) << 2))) /* index: 0-127 */
  #define RTL9300_SPI_DATA_DATA_OFFSET                                                                         (0)
  #define RTL9300_SPI_DATA_DATA_MASK                                                                           (0xFFFFFFFF << RTL9300_SPI_DATA_DATA_OFFSET)

#define RTL9300_P0_INTF_CTRL_ADDR(port)                                                                        (0x24 + (((port / 5) << 2))) /* port: 0-27 */
  #define RTL9300_P0_INTF_CTRL_P0_INTF_OFFSET(port)                                                            ((port % 0x5) * 6)
  #define RTL9300_P0_INTF_CTRL_P0_INTF_MASK(port)                                                              (0x3F << RTL9300_P0_INTF_CTRL_P0_INTF_OFFSET(port))

/*
 * Feature: LED 
 */
#define RTL9300_LED_GLB_CTRL_ADDR                                                                              (0xC400)
  #define RTL9300_LED_GLB_CTRL_LED_ACTIVE_OFFSET                                                               (22)
  #define RTL9300_LED_GLB_CTRL_LED_ACTIVE_MASK                                                                 (0x1 << RTL9300_LED_GLB_CTRL_LED_ACTIVE_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_SIGNAL_INVERT_OFFSET                                                        (21)
  #define RTL9300_LED_GLB_CTRL_LED_SIGNAL_INVERT_MASK                                                          (0x1 << RTL9300_LED_GLB_CTRL_LED_SIGNAL_INVERT_OFFSET)
  #define RTL9300_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET                                                           (18)
  #define RTL9300_LED_GLB_CTRL_BLINK_TIME_SEL_MASK                                                             (0x7 << RTL9300_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_CLK_SEL_OFFSET                                                              (16)
  #define RTL9300_LED_GLB_CTRL_LED_CLK_SEL_MASK                                                                (0x3 << RTL9300_LED_GLB_CTRL_LED_CLK_SEL_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_LOAD_EN_OFFSET                                                              (15)
  #define RTL9300_LED_GLB_CTRL_LED_LOAD_EN_MASK                                                                (0x1 << RTL9300_LED_GLB_CTRL_LED_LOAD_EN_OFFSET)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_MODE_OFFSET                                                             (13)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_MODE_MASK                                                               (0x3 << RTL9300_LED_GLB_CTRL_SYS_LED_MODE_OFFSET)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_EN_OFFSET                                                               (12)
  #define RTL9300_LED_GLB_CTRL_SYS_LED_EN_MASK                                                                 (0x1 << RTL9300_LED_GLB_CTRL_SYS_LED_EN_OFFSET)
  #define RTL9300_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET                                                          (8)
  #define RTL9300_LED_GLB_CTRL_STP2_PWR_ON_LED_MASK                                                            (0xF << RTL9300_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET)
  #define RTL9300_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET                                                          (4)
  #define RTL9300_LED_GLB_CTRL_STP1_PWR_ON_LED_MASK                                                            (0xF << RTL9300_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET)
  #define RTL9300_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET                                                         (2)
  #define RTL9300_LED_GLB_CTRL_PWR_ON_BLINK_SEL_MASK                                                           (0x3 << RTL9300_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET)
  #define RTL9300_LED_GLB_CTRL_LED_MOD_OFFSET                                                                  (0)
  #define RTL9300_LED_GLB_CTRL_LED_MOD_MASK                                                                    (0x3 << RTL9300_LED_GLB_CTRL_LED_MOD_OFFSET)

#define RTL9300_LED_PORT_NUM_CTRL_ADDR(port)                                                                   (0xC404 + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_NUM_CTRL_LED_NUM_SEL_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL9300_LED_PORT_NUM_CTRL_LED_NUM_SEL_MASK(port)                                                     (0x3 << RTL9300_LED_PORT_NUM_CTRL_LED_NUM_SEL_OFFSET(port))

#define RTL9300_LED_SET_3_CTRL_ADDR                                                                            (0xC40C)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED3_SEL_OFFSET                                                          (15)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED3_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_3_CTRL_SET3_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED2_SEL_OFFSET                                                          (10)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED2_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_3_CTRL_SET3_LED2_SEL_OFFSET)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED1_SEL_OFFSET                                                          (5)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED1_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_3_CTRL_SET3_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED0_SEL_OFFSET                                                          (0)
  #define RTL9300_LED_SET_3_CTRL_SET3_LED0_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_3_CTRL_SET3_LED0_SEL_OFFSET)

#define RTL9300_LED_SET_2_CTRL_ADDR                                                                            (0xC410)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED3_SEL_OFFSET                                                          (15)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED3_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_2_CTRL_SET2_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED2_SEL_OFFSET                                                          (10)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED2_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_2_CTRL_SET2_LED2_SEL_OFFSET)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED1_SEL_OFFSET                                                          (5)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED1_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_2_CTRL_SET2_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED0_SEL_OFFSET                                                          (0)
  #define RTL9300_LED_SET_2_CTRL_SET2_LED0_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_2_CTRL_SET2_LED0_SEL_OFFSET)

#define RTL9300_LED_SET_1_CTRL_ADDR                                                                            (0xC414)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED3_SEL_OFFSET                                                          (15)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED3_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_1_CTRL_SET1_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED2_SEL_OFFSET                                                          (10)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED2_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_1_CTRL_SET1_LED2_SEL_OFFSET)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED1_SEL_OFFSET                                                          (5)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED1_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_1_CTRL_SET1_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED0_SEL_OFFSET                                                          (0)
  #define RTL9300_LED_SET_1_CTRL_SET1_LED0_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_1_CTRL_SET1_LED0_SEL_OFFSET)

#define RTL9300_LED_SET_0_CTRL_ADDR                                                                            (0xC418)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED3_SEL_OFFSET                                                          (15)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED3_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_0_CTRL_SET0_LED3_SEL_OFFSET)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED2_SEL_OFFSET                                                          (10)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED2_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_0_CTRL_SET0_LED2_SEL_OFFSET)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED1_SEL_OFFSET                                                          (5)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED1_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_0_CTRL_SET0_LED1_SEL_OFFSET)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED0_SEL_OFFSET                                                          (0)
  #define RTL9300_LED_SET_0_CTRL_SET0_LED0_SEL_MASK                                                            (0x1F << RTL9300_LED_SET_0_CTRL_SET0_LED0_SEL_OFFSET)

#define RTL9300_LED_PORT_COPR_SET_SEL_CTRL_ADDR(port)                                                          (0xC41C + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port)                                    ((port & 0xF) << 1)
  #define RTL9300_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_MASK(port)                                      (0x3 << RTL9300_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port))

#define RTL9300_LED_PORT_FIB_SET_SEL_CTRL_ADDR(port)                                                           (0xC424 + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port)                                      ((port & 0xF) << 1)
  #define RTL9300_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_MASK(port)                                        (0x3 << RTL9300_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port))

#define RTL9300_LED_PORT_COPR_MASK_CTRL_ADDR(port)                                                             (0xC42C + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_OFFSET(port)                                          (port % 0x1C)
  #define RTL9300_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_MASK(port)                                            (0x1 << RTL9300_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_OFFSET(port))

#define RTL9300_LED_PORT_FIB_MASK_CTRL_ADDR(port)                                                              (0xC430 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_OFFSET(port)                                            (port % 0x1C)
  #define RTL9300_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_MASK(port)                                              (0x1 << RTL9300_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_OFFSET(port))

#define RTL9300_LED_PORT_COMBO_MASK_CTRL_ADDR(port)                                                            (0xC434 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_OFFSET(port)                                        (port % 0x1C)
  #define RTL9300_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_MASK(port)                                          (0x1 << RTL9300_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_OFFSET(port))

#define RTL9300_SW_LED_LOAD_ADDR                                                                               (0xC438)
  #define RTL9300_SW_LED_LOAD_SW_LED_LOAD_OFFSET                                                               (0)
  #define RTL9300_SW_LED_LOAD_SW_LED_LOAD_MASK                                                                 (0x1 << RTL9300_SW_LED_LOAD_SW_LED_LOAD_OFFSET)

#define RTL9300_LED_PORT_SW_EN_CTRL_ADDR(port)                                                                 (0xC43C + (((port >> 3) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port)                                              ((port & 0x7) << 2)
  #define RTL9300_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_MASK(port)                                                (0xF << RTL9300_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port))

#define RTL9300_LED_PORT_SW_CTRL_ADDR(port)                                                                    (0xC44C + (((port) << 2))) /* port: 0-27 */
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_OFFSET                                                     (21)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_OFFSET                                                     (18)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_OFFSET                                                     (15)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_OFFSET                                                     (12)
  #define RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_MASK                                                       (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_OFFSET                                                    (9)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_OFFSET                                                    (6)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_OFFSET                                                    (3)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_OFFSET)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_OFFSET                                                    (0)
  #define RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_MASK                                                      (0x7 << RTL9300_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_OFFSET)

#define RTL9300_LED_INDRT_ACCESS_CTRL_ADDR                                                                     (0xC4BC)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_DATA_OFFSET                                                            (12)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_DATA_MASK                                                              (0xFFFF << RTL9300_LED_INDRT_ACCESS_CTRL_DATA_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_REG_OFFSET                                                             (7)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_REG_MASK                                                               (0x1F << RTL9300_LED_INDRT_ACCESS_CTRL_REG_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_PHYADDR_OFFSET                                                         (2)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_PHYADDR_MASK                                                           (0x1F << RTL9300_LED_INDRT_ACCESS_CTRL_PHYADDR_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_RWOP_OFFSET                                                            (1)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_RWOP_MASK                                                              (0x1 << RTL9300_LED_INDRT_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_CMD_OFFSET                                                             (0)
  #define RTL9300_LED_INDRT_ACCESS_CTRL_CMD_MASK                                                               (0x1 << RTL9300_LED_INDRT_ACCESS_CTRL_CMD_OFFSET)

#define RTL9300_LED_LOAD_LV1_10G_ADDR                                                                          (0xC4C0)
  #define RTL9300_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV1_10G_LV1_THR_10G_MASK                                                            (0xFFFFFF << RTL9300_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET)

#define RTL9300_LED_LOAD_LV2_10G_ADDR                                                                          (0xC4C4)
  #define RTL9300_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV2_10G_LV2_THR_10G_MASK                                                            (0xFFFFFF << RTL9300_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET)

#define RTL9300_LED_LOAD_LV3_10G_ADDR                                                                          (0xC4C8)
  #define RTL9300_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV3_10G_LV3_THR_10G_MASK                                                            (0xFFFFFF << RTL9300_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET)

#define RTL9300_LED_LOAD_LV1_2P5G_ADDR                                                                         (0xC4CC)
  #define RTL9300_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9300_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET)

#define RTL9300_LED_LOAD_LV2_2P5G_ADDR                                                                         (0xC4D0)
  #define RTL9300_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9300_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET)

#define RTL9300_LED_LOAD_LV3_2P5G_ADDR                                                                         (0xC4D4)
  #define RTL9300_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9300_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET)

#define RTL9300_LED_LOAD_LV1_1G_ADDR                                                                           (0xC4D8)
  #define RTL9300_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV1_1G_LV1_THR_1G_MASK                                                              (0xFFFFF << RTL9300_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET)

#define RTL9300_LED_LOAD_LV2_1G_ADDR                                                                           (0xC4DC)
  #define RTL9300_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV2_1G_LV2_THR_1G_MASK                                                              (0xFFFFF << RTL9300_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET)

#define RTL9300_LED_LOAD_LV3_1G_ADDR                                                                           (0xC4E0)
  #define RTL9300_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET                                                            (0)
  #define RTL9300_LED_LOAD_LV3_1G_LV3_THR_1G_MASK                                                              (0xFFFFF << RTL9300_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET)

#define RTL9300_LED_LOAD_LV1_500M_ADDR                                                                         (0xC4E4)
  #define RTL9300_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV1_500M_LV1_THR_500M_MASK                                                          (0x3FFFF << RTL9300_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET)

#define RTL9300_LED_LOAD_LV2_500M_ADDR                                                                         (0xC4E8)
  #define RTL9300_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV2_500M_LV2_THR_500M_MASK                                                          (0x3FFFF << RTL9300_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET)

#define RTL9300_LED_LOAD_LV3_500M_ADDR                                                                         (0xC4EC)
  #define RTL9300_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV3_500M_LV3_THR_500M_MASK                                                          (0x3FFFF << RTL9300_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET)

#define RTL9300_LED_LOAD_LV1_100M_ADDR                                                                         (0xC4F0)
  #define RTL9300_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV1_100M_LV1_THR_100M_MASK                                                          (0x1FFFF << RTL9300_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET)

#define RTL9300_LED_LOAD_LV2_100M_ADDR                                                                         (0xC4F4)
  #define RTL9300_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV2_100M_LV2_THR_100M_MASK                                                          (0x1FFFF << RTL9300_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET)

#define RTL9300_LED_LOAD_LV3_100M_ADDR                                                                         (0xC4F8)
  #define RTL9300_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET                                                        (0)
  #define RTL9300_LED_LOAD_LV3_100M_LV3_THR_100M_MASK                                                          (0x1FFFF << RTL9300_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET)

#define RTL9300_LED_LOAD_LV1_10M_ADDR                                                                          (0xC4FC)
  #define RTL9300_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV1_10M_LV1_THR_10M_MASK                                                            (0x3FFF << RTL9300_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET)

#define RTL9300_LED_LOAD_LV2_10M_ADDR                                                                          (0xC500)
  #define RTL9300_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV2_10M_LV2_THR_10M_MASK                                                            (0x3FFF << RTL9300_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET)

#define RTL9300_LED_LOAD_LV3_10M_ADDR                                                                          (0xC504)
  #define RTL9300_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET                                                          (0)
  #define RTL9300_LED_LOAD_LV3_10M_LV3_THR_10M_MASK                                                            (0x3FFF << RTL9300_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET)

#define RTL9300_LED_P_LOAD_CTRL_ADDR                                                                           (0xC508)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET                                                       (24)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_MASK                                                         (0x1F << RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET                                                           (0)
  #define RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_MASK                                                             (0xFFFFFF << RTL9300_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET)

#define RTL9300_EXT_GPIO_GLB_CTRL_ADDR                                                                         (0xBE00)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_READY_OFFSET                                                 (15)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_READY_MASK                                                   (0x3F << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_READY_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_READY_OFFSET                                                 (9)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_READY_MASK                                                   (0x3F << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_READY_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_OFFSET                                                         (8)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_MASK                                                           (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_OFFSET                                                (6)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_MASK                                                  (0x3 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_OFFSET                                                 (4)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_MASK                                                   (0x3 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_ACCESS_MODE_OFFSET                                           (3)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_ACCESS_MODE_MASK                                             (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_ACCESS_MODE_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_ACCESS_MODE_OFFSET                                           (2)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_ACCESS_MODE_MASK                                             (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_ACCESS_MODE_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_EN_OFFSET                                                    (1)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_EN_MASK                                                      (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX2_EN_OFFSET)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_EN_OFFSET                                                    (0)
  #define RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_EN_MASK                                                      (0x1 << RTL9300_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX3_EN_OFFSET)

#define RTL9300_EXT_GPIO_TRIG_ADDR                                                                             (0xBE04)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX2_TRIG_OFFSET                                                      (1)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX2_TRIG_MASK                                                        (0x1 << RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX2_TRIG_OFFSET)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX3_TRIG_OFFSET                                                      (0)
  #define RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX3_TRIG_MASK                                                        (0x1 << RTL9300_EXT_GPIO_TRIG_EXT_GPIO_MDX3_TRIG_OFFSET)

#define RTL9300_EXT_GPIO_DIR_CTRL_1_ADDR                                                                       (0xBE08)
  #define RTL9300_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_OFFSET                                                 (0)
  #define RTL9300_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_MASK                                                   (0xFFFFFFFF << RTL9300_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_OFFSET)

#define RTL9300_EXT_GPIO_DIR_CTRL_2_ADDR                                                                       (0xBE0C)
  #define RTL9300_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_OFFSET                                                (0)
  #define RTL9300_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_MASK                                                  (0xFFFFFFFF << RTL9300_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_OFFSET)

#define RTL9300_EXT_GPIO_DIR_CTRL_3_ADDR                                                                       (0xBE10)
  #define RTL9300_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_OFFSET                                                (0)
  #define RTL9300_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_MASK                                                  (0x3FF << RTL9300_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_OFFSET)

#define RTL9300_EXT_GPIO_DATA_CTRL_1_ADDR                                                                      (0xBE14)
  #define RTL9300_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_0_DATA_OFFSET                                               (0)
  #define RTL9300_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_0_DATA_MASK                                                 (0xFFFFFFFF << RTL9300_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_0_DATA_OFFSET)

#define RTL9300_EXT_GPIO_DATA_CTRL_2_ADDR                                                                      (0xBE18)
  #define RTL9300_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_32_DATA_OFFSET                                              (0)
  #define RTL9300_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_32_DATA_MASK                                                (0xFFFFFFFF << RTL9300_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_32_DATA_OFFSET)

#define RTL9300_EXT_GPIO_DATA_CTRL_3_ADDR                                                                      (0xBE1C)
  #define RTL9300_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_64_DATA_OFFSET                                              (0)
  #define RTL9300_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_64_DATA_MASK                                                (0x3FF << RTL9300_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_64_DATA_OFFSET)

#define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_ADDR                                                                (0xBE20)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_OFFSET                                             (28)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_MASK                                               (0x1 << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_OFFSET                                                  (12)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_MASK                                                    (0xFFFF << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_OFFSET                                                   (7)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_MASK                                                     (0x1F << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_OFFSET                                               (2)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_MASK                                                 (0x1F << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_OFFSET                                                  (1)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_MASK                                                    (0x1 << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_OFFSET)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_OFFSET                                                   (0)
  #define RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_MASK                                                     (0x1 << RTL9300_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_OFFSET)

/*
 * Feature: Interrupt 
 */
#define RTL9300_IMR_GLB_ADDR                                                                                   (0xBE24)
  #define RTL9300_IMR_GLB_IMR_EXT_CPU_OFFSET                                                                   (0)
  #define RTL9300_IMR_GLB_IMR_EXT_CPU_MASK                                                                     (0x1 << RTL9300_IMR_GLB_IMR_EXT_CPU_OFFSET)

#define RTL9300_IMR_PORT_LINK_STS_CHG_ADDR                                                                     (0xBE28)
  #define RTL9300_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_28_0_OFFSET                                      (0)
  #define RTL9300_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_28_0_MASK                                        (0x1FFFFFFF << RTL9300_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_28_0_OFFSET)

#define RTL9300_IMR_PORT_TIMESTAMP_LATCH_ADDR                                                                  (0xBE2C)
  #define RTL9300_IMR_PORT_TIMESTAMP_LATCH_IMR_PORT_TIMESTAMP_LATCH_27_0_OFFSET                                (0)
  #define RTL9300_IMR_PORT_TIMESTAMP_LATCH_IMR_PORT_TIMESTAMP_LATCH_27_0_MASK                                  (0xFFFFFFF << RTL9300_IMR_PORT_TIMESTAMP_LATCH_IMR_PORT_TIMESTAMP_LATCH_27_0_OFFSET)

#define RTL9300_IMR_SERDES_ERR_ADDR                                                                            (0xBE30)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1415_OFFSET                                                     (7)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1415_MASK                                                       (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1415_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1213_OFFSET                                                     (6)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1213_MASK                                                       (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1213_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1011_OFFSET                                                     (5)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1011_MASK                                                       (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR1011_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR89_OFFSET                                                       (4)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR89_MASK                                                         (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR89_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR67_OFFSET                                                       (3)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR67_MASK                                                         (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR67_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR45_OFFSET                                                       (2)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR45_MASK                                                         (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR45_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR23_OFFSET                                                       (1)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR23_MASK                                                         (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR23_OFFSET)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR01_OFFSET                                                       (0)
  #define RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR01_MASK                                                         (0x1 << RTL9300_IMR_SERDES_ERR_IMR_SERDES_ERR01_OFFSET)

#define RTL9300_IMR_OAM_DYGASP_ADDR                                                                            (0xBE34)
  #define RTL9300_IMR_OAM_DYGASP_IMR_OAM_DYGASP_OFFSET                                                         (0)
  #define RTL9300_IMR_OAM_DYGASP_IMR_OAM_DYGASP_MASK                                                           (0x1 << RTL9300_IMR_OAM_DYGASP_IMR_OAM_DYGASP_OFFSET)

#define RTL9300_IMR_INT_GPHY_ADDR                                                                              (0xBE38)
  #define RTL9300_IMR_INT_GPHY_IMR_INT_GPHY_INTR_7_0_OFFSET                                                    (0)
  #define RTL9300_IMR_INT_GPHY_IMR_INT_GPHY_INTR_7_0_MASK                                                      (0xFF << RTL9300_IMR_INT_GPHY_IMR_INT_GPHY_INTR_7_0_OFFSET)

#define RTL9300_IMR_EXT_GPIO0_ADDR                                                                             (0xBE3C)
  #define RTL9300_IMR_EXT_GPIO0_IMR_EXT_GPIO_31_0_OFFSET                                                       (0)
  #define RTL9300_IMR_EXT_GPIO0_IMR_EXT_GPIO_31_0_MASK                                                         (0xFFFFFFFF << RTL9300_IMR_EXT_GPIO0_IMR_EXT_GPIO_31_0_OFFSET)

#define RTL9300_IMR_EXT_GPIO1_ADDR                                                                             (0xBE40)
  #define RTL9300_IMR_EXT_GPIO1_IMR_EXT_GPIO_36_32_OFFSET                                                      (0)
  #define RTL9300_IMR_EXT_GPIO1_IMR_EXT_GPIO_36_32_MASK                                                        (0x1F << RTL9300_IMR_EXT_GPIO1_IMR_EXT_GPIO_36_32_OFFSET)

#define RTL9300_IMR_TM_ADDR                                                                                    (0xBE44)
  #define RTL9300_IMR_TM_IMR_TM_LOW_OFFSET                                                                     (1)
  #define RTL9300_IMR_TM_IMR_TM_LOW_MASK                                                                       (0x1 << RTL9300_IMR_TM_IMR_TM_LOW_OFFSET)
  #define RTL9300_IMR_TM_IMR_TM_HIGH_OFFSET                                                                    (0)
  #define RTL9300_IMR_TM_IMR_TM_HIGH_MASK                                                                      (0x1 << RTL9300_IMR_TM_IMR_TM_HIGH_OFFSET)

#define RTL9300_IMR_AUTO_REC_ADDR                                                                              (0xBE48)
  #define RTL9300_IMR_AUTO_REC_IMR_AUTO_REC_OFFSET                                                             (6)
  #define RTL9300_IMR_AUTO_REC_IMR_AUTO_REC_MASK                                                               (0x1 << RTL9300_IMR_AUTO_REC_IMR_AUTO_REC_OFFSET)
  #define RTL9300_IMR_AUTO_REC_IMR_TX_CRC_CNTR_OFFSET                                                          (5)
  #define RTL9300_IMR_AUTO_REC_IMR_TX_CRC_CNTR_MASK                                                            (0x1 << RTL9300_IMR_AUTO_REC_IMR_TX_CRC_CNTR_OFFSET)
  #define RTL9300_IMR_AUTO_REC_IMR_SMI_CHECK_REG_4_0_OFFSET                                                    (0)
  #define RTL9300_IMR_AUTO_REC_IMR_SMI_CHECK_REG_4_0_MASK                                                      (0x1F << RTL9300_IMR_AUTO_REC_IMR_SMI_CHECK_REG_4_0_OFFSET)

#define RTL9300_IMR_SDS_UPD_PHYSTS_ADDR                                                                        (0xBE4C)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS14_UPD_PHYSTS_OFFSET                                               (26)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS14_UPD_PHYSTS_MASK                                                 (0x1 << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS14_UPD_PHYSTS_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS12_UPD_PHYSTS_OFFSET                                               (25)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS12_UPD_PHYSTS_MASK                                                 (0x1 << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS12_UPD_PHYSTS_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS10_UPD_PHYSTS_OFFSET                                               (24)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS10_UPD_PHYSTS_MASK                                                 (0x1 << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS10_UPD_PHYSTS_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS8_UPD_PHYSTS3_0_OFFSET                                             (20)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS8_UPD_PHYSTS3_0_MASK                                               (0xF << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS8_UPD_PHYSTS3_0_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS67_UPD_PHYSTS_OFFSET                                               (18)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS67_UPD_PHYSTS_MASK                                                 (0x3 << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS67_UPD_PHYSTS_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS45_UPD_PHYSTS_OFFSET                                               (16)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS45_UPD_PHYSTS_MASK                                                 (0x3 << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS45_UPD_PHYSTS_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS23_UPD_PHYSTS7_0_OFFSET                                            (8)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS23_UPD_PHYSTS7_0_MASK                                              (0xFF << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS23_UPD_PHYSTS7_0_OFFSET)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS01_UPD_PHYSTS7_0_OFFSET                                            (0)
  #define RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS01_UPD_PHYSTS7_0_MASK                                              (0xFF << RTL9300_IMR_SDS_UPD_PHYSTS_IMR_SDS01_UPD_PHYSTS7_0_OFFSET)

#define RTL9300_ISR_GLB_ADDR                                                                                   (0xBE50)
  #define RTL9300_ISR_GLB_ISR_GLB_SDS_UPD_PHYSTS_OFFSET                                                        (17)
  #define RTL9300_ISR_GLB_ISR_GLB_SDS_UPD_PHYSTS_MASK                                                          (0x1 << RTL9300_ISR_GLB_ISR_GLB_SDS_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_AUTO_REC_OFFSET                                                              (16)
  #define RTL9300_ISR_GLB_ISR_GLB_AUTO_REC_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_AUTO_REC_OFFSET)
  #define RTL9300_ISR_GLB_ISR_TX_CRC_CNTR_OFFSET                                                               (15)
  #define RTL9300_ISR_GLB_ISR_TX_CRC_CNTR_MASK                                                                 (0x1 << RTL9300_ISR_GLB_ISR_TX_CRC_CNTR_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SMI_CHECK_OFFSET                                                             (14)
  #define RTL9300_ISR_GLB_ISR_GLB_SMI_CHECK_MASK                                                               (0x1 << RTL9300_ISR_GLB_ISR_GLB_SMI_CHECK_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_TERMAL_DETECT_OFFSET                                                         (13)
  #define RTL9300_ISR_GLB_ISR_GLB_TERMAL_DETECT_MASK                                                           (0x1 << RTL9300_ISR_GLB_ISR_GLB_TERMAL_DETECT_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_EXT_GPIO_OFFSET                                                              (12)
  #define RTL9300_ISR_GLB_ISR_GLB_EXT_GPIO_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_EXT_GPIO_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_INT_GPHY_OFFSET                                                              (11)
  #define RTL9300_ISR_GLB_ISR_GLB_INT_GPHY_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_INT_GPHY_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_OAM_DYGASP_OFFSET                                                            (10)
  #define RTL9300_ISR_GLB_ISR_GLB_OAM_DYGASP_MASK                                                              (0x1 << RTL9300_ISR_GLB_ISR_GLB_OAM_DYGASP_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES1415_OFFSET                                                            (9)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES1415_MASK                                                              (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES1415_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES1213_OFFSET                                                            (8)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES1213_MASK                                                              (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES1213_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES1011_OFFSET                                                            (7)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES1011_MASK                                                              (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES1011_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES89_OFFSET                                                              (6)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES89_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES89_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES67_OFFSET                                                              (5)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES67_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES67_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES45_OFFSET                                                              (4)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES45_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES45_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES23_OFFSET                                                              (3)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES23_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES23_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES01_OFFSET                                                              (2)
  #define RTL9300_ISR_GLB_ISR_GLB_SERDES01_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_SERDES01_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_TIMESTAMP_LATCH_OFFSET                                                       (1)
  #define RTL9300_ISR_GLB_ISR_GLB_TIMESTAMP_LATCH_MASK                                                         (0x1 << RTL9300_ISR_GLB_ISR_GLB_TIMESTAMP_LATCH_OFFSET)
  #define RTL9300_ISR_GLB_ISR_GLB_LINK_CHG_OFFSET                                                              (0)
  #define RTL9300_ISR_GLB_ISR_GLB_LINK_CHG_MASK                                                                (0x1 << RTL9300_ISR_GLB_ISR_GLB_LINK_CHG_OFFSET)

#define RTL9300_ISR_SW_INT_MODE_ADDR                                                                           (0xBE54)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET                                                 (2)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_MASK                                                   (0x7 << RTL9300_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_MODE_OFFSET                                                           (0)
  #define RTL9300_ISR_SW_INT_MODE_SW_INT_MODE_MASK                                                             (0x3 << RTL9300_ISR_SW_INT_MODE_SW_INT_MODE_OFFSET)

#define RTL9300_ISR_PORT_LINK_STS_CHG_ADDR                                                                     (0xBE58)
  #define RTL9300_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_28_0_OFFSET                                      (0)
  #define RTL9300_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_28_0_MASK                                        (0x1FFFFFFF << RTL9300_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_28_0_OFFSET)

#define RTL9300_ISR_PORT_TIMESTAMP_LATCH_ADDR                                                                  (0xBE5C)
  #define RTL9300_ISR_PORT_TIMESTAMP_LATCH_ISR_PORT_TIMESTAMP_LATCH_27_0_OFFSET                                (0)
  #define RTL9300_ISR_PORT_TIMESTAMP_LATCH_ISR_PORT_TIMESTAMP_LATCH_27_0_MASK                                  (0xFFFFFFF << RTL9300_ISR_PORT_TIMESTAMP_LATCH_ISR_PORT_TIMESTAMP_LATCH_27_0_OFFSET)

#define RTL9300_ISR_SERDES_ERR_ADDR                                                                            (0xBE60)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES1415_ERR_C0_OFFSET                                                  (26)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES1415_ERR_C0_MASK                                                    (0x1 << RTL9300_ISR_SERDES_ERR_ISR_SERDES1415_ERR_C0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES1213_ERR_C0_OFFSET                                                  (25)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES1213_ERR_C0_MASK                                                    (0x1 << RTL9300_ISR_SERDES_ERR_ISR_SERDES1213_ERR_C0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES1011_ERR_C0_OFFSET                                                  (24)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES1011_ERR_C0_MASK                                                    (0x1 << RTL9300_ISR_SERDES_ERR_ISR_SERDES1011_ERR_C0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES89_ERR_C3_0_OFFSET                                                  (20)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES89_ERR_C3_0_MASK                                                    (0xF << RTL9300_ISR_SERDES_ERR_ISR_SERDES89_ERR_C3_0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES67_ERR_C1_0_OFFSET                                                  (18)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES67_ERR_C1_0_MASK                                                    (0x3 << RTL9300_ISR_SERDES_ERR_ISR_SERDES67_ERR_C1_0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES45_ERR_C1_0_OFFSET                                                  (16)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES45_ERR_C1_0_MASK                                                    (0x3 << RTL9300_ISR_SERDES_ERR_ISR_SERDES45_ERR_C1_0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES23_ERR_C7_0_OFFSET                                                  (8)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES23_ERR_C7_0_MASK                                                    (0xFF << RTL9300_ISR_SERDES_ERR_ISR_SERDES23_ERR_C7_0_OFFSET)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES01_ERR_C7_0_OFFSET                                                  (0)
  #define RTL9300_ISR_SERDES_ERR_ISR_SERDES01_ERR_C7_0_MASK                                                    (0xFF << RTL9300_ISR_SERDES_ERR_ISR_SERDES01_ERR_C7_0_OFFSET)

#define RTL9300_ISR_OAM_DYGASP_ADDR                                                                            (0xBE64)
  #define RTL9300_ISR_OAM_DYGASP_ISR_OAM_DYGASP_OFFSET                                                         (0)
  #define RTL9300_ISR_OAM_DYGASP_ISR_OAM_DYGASP_MASK                                                           (0x1 << RTL9300_ISR_OAM_DYGASP_ISR_OAM_DYGASP_OFFSET)

#define RTL9300_ISR_INT_GPHY_ADDR                                                                              (0xBE68)
  #define RTL9300_ISR_INT_GPHY_ISR_INT_GPHY_INTR7_0_OFFSET                                                     (0)
  #define RTL9300_ISR_INT_GPHY_ISR_INT_GPHY_INTR7_0_MASK                                                       (0xFF << RTL9300_ISR_INT_GPHY_ISR_INT_GPHY_INTR7_0_OFFSET)

#define RTL9300_ISR_EXT_GPIO0_ADDR                                                                             (0xBE6C)
  #define RTL9300_ISR_EXT_GPIO0_ISR_EXT_GPIO31_0_OFFSET                                                        (0)
  #define RTL9300_ISR_EXT_GPIO0_ISR_EXT_GPIO31_0_MASK                                                          (0xFFFFFFFF << RTL9300_ISR_EXT_GPIO0_ISR_EXT_GPIO31_0_OFFSET)

#define RTL9300_ISR_EXT_GPIO1_ADDR                                                                             (0xBE70)
  #define RTL9300_ISR_EXT_GPIO1_ISR_EXT_GPIO36_32_OFFSET                                                       (0)
  #define RTL9300_ISR_EXT_GPIO1_ISR_EXT_GPIO36_32_MASK                                                         (0x1F << RTL9300_ISR_EXT_GPIO1_ISR_EXT_GPIO36_32_OFFSET)

#define RTL9300_ISR_EXT_GPIO_MODE0_ADDR                                                                        (0xBE74)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO15_INT_MODE_OFFSET                                                (30)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO15_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO15_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO14_INT_MODE_OFFSET                                                (28)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO14_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO14_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO13_INT_MODE_OFFSET                                                (26)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO13_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO13_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO12_INT_MODE_OFFSET                                                (24)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO12_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO12_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO11_INT_MODE_OFFSET                                                (22)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO11_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO11_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO10_INT_MODE_OFFSET                                                (20)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO10_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO10_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO9_INT_MODE_OFFSET                                                 (18)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO9_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO9_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO8_INT_MODE_OFFSET                                                 (16)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO8_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO8_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO7_INT_MODE_OFFSET                                                 (14)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO7_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO7_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO6_INT_MODE_OFFSET                                                 (12)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO6_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO6_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO5_INT_MODE_OFFSET                                                 (10)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO5_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO5_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO4_INT_MODE_OFFSET                                                 (8)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO4_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO4_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO3_INT_MODE_OFFSET                                                 (6)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO3_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO3_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO2_INT_MODE_OFFSET                                                 (4)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO2_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO2_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO1_INT_MODE_OFFSET                                                 (2)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO1_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO1_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO0_INT_MODE_OFFSET                                                 (0)
  #define RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO0_INT_MODE_MASK                                                   (0x3 << RTL9300_ISR_EXT_GPIO_MODE0_EXT_GPIO0_INT_MODE_OFFSET)

#define RTL9300_ISR_EXT_GPIO_MODE1_ADDR                                                                        (0xBE78)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO31_INT_MODE_OFFSET                                                (30)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO31_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO31_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO30_INT_MODE_OFFSET                                                (28)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO30_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO30_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO29_INT_MODE_OFFSET                                                (26)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO29_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO29_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO28_INT_MODE_OFFSET                                                (24)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO28_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO28_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO27_INT_MODE_OFFSET                                                (22)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO27_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO27_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO26_INT_MODE_OFFSET                                                (20)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO26_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO26_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO25_INT_MODE_OFFSET                                                (18)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO25_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO25_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO24_INT_MODE_OFFSET                                                (16)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO24_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO24_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO23_INT_MODE_OFFSET                                                (14)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO23_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO23_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO22_INT_MODE_OFFSET                                                (12)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO22_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO22_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO21_INT_MODE_OFFSET                                                (10)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO21_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO21_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO20_INT_MODE_OFFSET                                                (8)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO20_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO20_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO19_INT_MODE_OFFSET                                                (6)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO19_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO19_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO18_INT_MODE_OFFSET                                                (4)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO18_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO18_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO17_INT_MODE_OFFSET                                                (2)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO17_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO17_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO16_INT_MODE_OFFSET                                                (0)
  #define RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO16_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE1_EXT_GPIO16_INT_MODE_OFFSET)

#define RTL9300_ISR_EXT_GPIO_MODE2_ADDR                                                                        (0xBE7C)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO36_INT_MODE_OFFSET                                                (8)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO36_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO36_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO35_INT_MODE_OFFSET                                                (6)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO35_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO35_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO34_INT_MODE_OFFSET                                                (4)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO34_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO34_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO33_INT_MODE_OFFSET                                                (2)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO33_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO33_INT_MODE_OFFSET)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO32_INT_MODE_OFFSET                                                (0)
  #define RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO32_INT_MODE_MASK                                                  (0x3 << RTL9300_ISR_EXT_GPIO_MODE2_EXT_GPIO32_INT_MODE_OFFSET)

#define RTL9300_ISR_TM_ADDR                                                                                    (0xBE80)
  #define RTL9300_ISR_TM_ISR_TM_LOW_OFFSET                                                                     (1)
  #define RTL9300_ISR_TM_ISR_TM_LOW_MASK                                                                       (0x1 << RTL9300_ISR_TM_ISR_TM_LOW_OFFSET)
  #define RTL9300_ISR_TM_ISR_TM_HIGH_OFFSET                                                                    (0)
  #define RTL9300_ISR_TM_ISR_TM_HIGH_MASK                                                                      (0x1 << RTL9300_ISR_TM_ISR_TM_HIGH_OFFSET)

#define RTL9300_ISR_AUTO_REC_ADDR                                                                              (0xBE84)
  #define RTL9300_ISR_AUTO_REC_ISR_AUTO_REC_OFFSET                                                             (6)
  #define RTL9300_ISR_AUTO_REC_ISR_AUTO_REC_MASK                                                               (0x1 << RTL9300_ISR_AUTO_REC_ISR_AUTO_REC_OFFSET)
  #define RTL9300_ISR_AUTO_REC_ISR_TX_CRC_CNTR_OFFSET                                                          (5)
  #define RTL9300_ISR_AUTO_REC_ISR_TX_CRC_CNTR_MASK                                                            (0x1 << RTL9300_ISR_AUTO_REC_ISR_TX_CRC_CNTR_OFFSET)
  #define RTL9300_ISR_AUTO_REC_ISR_SMI_CHECK_4_0_OFFSET                                                        (0)
  #define RTL9300_ISR_AUTO_REC_ISR_SMI_CHECK_4_0_MASK                                                          (0x1F << RTL9300_ISR_AUTO_REC_ISR_SMI_CHECK_4_0_OFFSET)

#define RTL9300_ISR_SDS_UPD_PHYSTS_ADDR                                                                        (0xBE88)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS14_UPD_PHYSTS_OFFSET                                               (26)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS14_UPD_PHYSTS_MASK                                                 (0x1 << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS14_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS12_UPD_PHYSTS_OFFSET                                               (25)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS12_UPD_PHYSTS_MASK                                                 (0x1 << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS12_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS10_UPD_PHYSTS_OFFSET                                               (24)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS10_UPD_PHYSTS_MASK                                                 (0x1 << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS10_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS8_UPD_PHYSTS3_0_OFFSET                                             (20)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS8_UPD_PHYSTS3_0_MASK                                               (0xF << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS8_UPD_PHYSTS3_0_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS67_UPD_PHYSTS_OFFSET                                               (18)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS67_UPD_PHYSTS_MASK                                                 (0x3 << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS67_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS45_UPD_PHYSTS_OFFSET                                               (16)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS45_UPD_PHYSTS_MASK                                                 (0x3 << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS45_UPD_PHYSTS_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS23_UPD_PHYSTS7_0_OFFSET                                            (8)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS23_UPD_PHYSTS7_0_MASK                                              (0xFF << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS23_UPD_PHYSTS7_0_OFFSET)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS01_UPD_PHYSTS7_0_OFFSET                                            (0)
  #define RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS01_UPD_PHYSTS7_0_MASK                                              (0xFF << RTL9300_ISR_SDS_UPD_PHYSTS_ISR_SDS01_UPD_PHYSTS7_0_OFFSET)

/*
 * Feature: HW Misc. 
 */
#define RTL9300_EFUSE_ACCESS_EN_ADDR                                                                           (0xBE8C)
  #define RTL9300_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET                                                       (0)
  #define RTL9300_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_MASK                                                         (0xFFFFFFFF << RTL9300_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET)

#define RTL9300_EFUSE_ACCESS_CTRL_ADDR                                                                         (0xBE90)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_OFFSET                                                     (11)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_MASK                                                       (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_OFFSET                                                   (10)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_MASK                                                     (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET                                                           (9)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CMD_MASK                                                             (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET                                                          (1)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ADDR_MASK                                                            (0xFF << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_RWOP_OFFSET                                                          (0)
  #define RTL9300_EFUSE_ACCESS_CTRL_EFUSE_RWOP_MASK                                                            (0x1 << RTL9300_EFUSE_ACCESS_CTRL_EFUSE_RWOP_OFFSET)

#define RTL9300_EFUSE_WDATA_CTRL_ADDR                                                                          (0xBE94)
  #define RTL9300_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET                                                          (0)
  #define RTL9300_EFUSE_WDATA_CTRL_EFUSE_WDATA_MASK                                                            (0xFFFF << RTL9300_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET)

#define RTL9300_EFUSE_RDATA_CTRL_ADDR                                                                          (0xBE98)
  #define RTL9300_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET                                                          (0)
  #define RTL9300_EFUSE_RDATA_CTRL_EFUSE_RDATA_MASK                                                            (0xFFFF << RTL9300_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET)

#define RTL9300_CALIB_CTRL_1_ADDR                                                                              (0xBE9C)
  #define RTL9300_CALIB_CTRL_1_CALIB_STEP_FINISH_OFFSET                                                        (9)
  #define RTL9300_CALIB_CTRL_1_CALIB_STEP_FINISH_MASK                                                          (0x1 << RTL9300_CALIB_CTRL_1_CALIB_STEP_FINISH_OFFSET)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_FAIL_OFFSET                                                           (8)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_FAIL_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_AMP_CALIB_FAIL_OFFSET)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_FAIL_OFFSET                                                             (7)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_FAIL_MASK                                                               (0x1 << RTL9300_CALIB_CTRL_1_R_CALIB_FAIL_OFFSET)
  #define RTL9300_CALIB_CTRL_1_AMP_EFUSE_TRIG_OFFSET                                                           (6)
  #define RTL9300_CALIB_CTRL_1_AMP_EFUSE_TRIG_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_AMP_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_R_EFUSE_TRIG_OFFSET                                                             (5)
  #define RTL9300_CALIB_CTRL_1_R_EFUSE_TRIG_MASK                                                               (0x1 << RTL9300_CALIB_CTRL_1_R_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_RC_EFUSE_TRIG_OFFSET                                                            (4)
  #define RTL9300_CALIB_CTRL_1_RC_EFUSE_TRIG_MASK                                                              (0x1 << RTL9300_CALIB_CTRL_1_RC_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_ADC_EFUSE_TRIG_OFFSET                                                           (3)
  #define RTL9300_CALIB_CTRL_1_ADC_EFUSE_TRIG_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_ADC_EFUSE_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_TRIG_OFFSET                                                           (2)
  #define RTL9300_CALIB_CTRL_1_AMP_CALIB_TRIG_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_1_AMP_CALIB_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_TRIG_OFFSET                                                             (1)
  #define RTL9300_CALIB_CTRL_1_R_CALIB_TRIG_MASK                                                               (0x1 << RTL9300_CALIB_CTRL_1_R_CALIB_TRIG_OFFSET)
  #define RTL9300_CALIB_CTRL_1_RC_CALIB_TRIG_OFFSET                                                            (0)
  #define RTL9300_CALIB_CTRL_1_RC_CALIB_TRIG_MASK                                                              (0x1 << RTL9300_CALIB_CTRL_1_RC_CALIB_TRIG_OFFSET)

#define RTL9300_CALIB_CTRL_2_ADDR                                                                              (0xBEA0)
  #define RTL9300_CALIB_CTRL_2_CALIB_MODE_SEL_OFFSET                                                           (25)
  #define RTL9300_CALIB_CTRL_2_CALIB_MODE_SEL_MASK                                                             (0x3 << RTL9300_CALIB_CTRL_2_CALIB_MODE_SEL_OFFSET)
  #define RTL9300_CALIB_CTRL_2_CENTER_PORT_SEL_OFFSET                                                          (22)
  #define RTL9300_CALIB_CTRL_2_CENTER_PORT_SEL_MASK                                                            (0x7 << RTL9300_CALIB_CTRL_2_CENTER_PORT_SEL_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP1_MASK_OFFSET                                                              (14)
  #define RTL9300_CALIB_CTRL_2_GROUP1_MASK_MASK                                                                (0xFF << RTL9300_CALIB_CTRL_2_GROUP1_MASK_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP0_MASK_OFFSET                                                              (6)
  #define RTL9300_CALIB_CTRL_2_GROUP0_MASK_MASK                                                                (0xFF << RTL9300_CALIB_CTRL_2_GROUP0_MASK_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP1_CALIB_PORT_OFFSET                                                        (3)
  #define RTL9300_CALIB_CTRL_2_GROUP1_CALIB_PORT_MASK                                                          (0x7 << RTL9300_CALIB_CTRL_2_GROUP1_CALIB_PORT_OFFSET)
  #define RTL9300_CALIB_CTRL_2_GROUP0_CALIB_PORT_OFFSET                                                        (0)
  #define RTL9300_CALIB_CTRL_2_GROUP0_CALIB_PORT_MASK                                                          (0x7 << RTL9300_CALIB_CTRL_2_GROUP0_CALIB_PORT_OFFSET)

#define RTL9300_CALIB_CTRL_3_ADDR                                                                              (0xBEA4)
  #define RTL9300_CALIB_CTRL_3_AMP_FAIL_SRAM_REG_OFFSET                                                        (16)
  #define RTL9300_CALIB_CTRL_3_AMP_FAIL_SRAM_REG_MASK                                                          (0xFFFF << RTL9300_CALIB_CTRL_3_AMP_FAIL_SRAM_REG_OFFSET)
  #define RTL9300_CALIB_CTRL_3_R_FAIL_SRAM_REG_OFFSET                                                          (0)
  #define RTL9300_CALIB_CTRL_3_R_FAIL_SRAM_REG_MASK                                                            (0xFFFF << RTL9300_CALIB_CTRL_3_R_FAIL_SRAM_REG_OFFSET)

#define RTL9300_CALIB_CTRL_4_ADDR                                                                              (0xBEA8)
  #define RTL9300_CALIB_CTRL_4_CHE_CALIB_FAIL_OFFSET                                                           (8)
  #define RTL9300_CALIB_CTRL_4_CHE_CALIB_FAIL_MASK                                                             (0x1 << RTL9300_CALIB_CTRL_4_CHE_CALIB_FAIL_OFFSET)
  #define RTL9300_CALIB_CTRL_4_AMP_SRAM_BIT_OFFSET                                                             (4)
  #define RTL9300_CALIB_CTRL_4_AMP_SRAM_BIT_MASK                                                               (0xF << RTL9300_CALIB_CTRL_4_AMP_SRAM_BIT_OFFSET)
  #define RTL9300_CALIB_CTRL_4_R_SRAM_BIT_OFFSET                                                               (0)
  #define RTL9300_CALIB_CTRL_4_R_SRAM_BIT_MASK                                                                 (0xF << RTL9300_CALIB_CTRL_4_R_SRAM_BIT_OFFSET)

#define RTL9300_SPD_SENSOR0_CTRL_ADDR                                                                          (0x3C)
  #define RTL9300_SPD_SENSOR0_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR0_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR0_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR0_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR0_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR0_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR0_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR0_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR0_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR0_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR0_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR0_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR1_CTRL_ADDR                                                                          (0x40)
  #define RTL9300_SPD_SENSOR1_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR1_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR1_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR1_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR1_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR1_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR1_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR1_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR1_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR1_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR1_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR1_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR2_CTRL_ADDR                                                                          (0x44)
  #define RTL9300_SPD_SENSOR2_CTRL_SPEED_EN_OFFSET                                                             (25)
  #define RTL9300_SPD_SENSOR2_CTRL_SPEED_EN_MASK                                                               (0x1 << RTL9300_SPD_SENSOR2_CTRL_SPEED_EN_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL9300_SPD_SENSOR2_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL9300_SPD_SENSOR2_CTRL_DSS_RST_N_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL9300_SPD_SENSOR2_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL9300_SPD_SENSOR2_CTRL_RO_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL9300_SPD_SENSOR2_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL9300_SPD_SENSOR2_CTRL_WIRE_SEL_OFFSET)
  #define RTL9300_SPD_SENSOR2_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL9300_SPD_SENSOR2_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL9300_SPD_SENSOR2_CTRL_DATA_IN_OFFSET)

#define RTL9300_SPD_SENSOR0_RESULT_ADDR                                                                        (0x48)
  #define RTL9300_SPD_SENSOR0_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR0_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR0_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR0_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR0_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR0_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR0_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR0_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR0_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR1_RESULT_ADDR                                                                        (0x4C)
  #define RTL9300_SPD_SENSOR1_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR1_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR1_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR1_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR1_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR1_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR1_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR1_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR1_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_SENSOR2_RESULT_ADDR                                                                        (0x50)
  #define RTL9300_SPD_SENSOR2_RESULT_READY_OFFSET                                                              (21)
  #define RTL9300_SPD_SENSOR2_RESULT_READY_MASK                                                                (0x1 << RTL9300_SPD_SENSOR2_RESULT_READY_OFFSET)
  #define RTL9300_SPD_SENSOR2_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL9300_SPD_SENSOR2_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL9300_SPD_SENSOR2_RESULT_WSORT_GO_OFFSET)
  #define RTL9300_SPD_SENSOR2_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL9300_SPD_SENSOR2_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL9300_SPD_SENSOR2_RESULT_COUNT_OUT_OFFSET)

#define RTL9300_SPD_DEBUG_ADDR                                                                                 (0x54)
  #define RTL9300_SPD_DEBUG_SPD_SEL_OFFSET                                                                     (16)
  #define RTL9300_SPD_DEBUG_SPD_SEL_MASK                                                                       (0x3 << RTL9300_SPD_DEBUG_SPD_SEL_OFFSET)
  #define RTL9300_SPD_DEBUG_DBGO_OFFSET                                                                        (0)
  #define RTL9300_SPD_DEBUG_DBGO_MASK                                                                          (0xFFFF << RTL9300_SPD_DEBUG_DBGO_OFFSET)

#define RTL9300_THERMAL_METER_CTRL_0_ADDR                                                                      (0x58)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOWCMP_EN_OFFSET                                                     (31)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOWCMP_EN_MASK                                                       (0x1 << RTL9300_THERMAL_METER_CTRL_0_TM_LOWCMP_EN_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOW_THR_OFFSET                                                       (24)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_LOW_THR_MASK                                                         (0x7F << RTL9300_THERMAL_METER_CTRL_0_TM_LOW_THR_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGHCMP_EN_OFFSET                                                    (23)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGHCMP_EN_MASK                                                      (0x1 << RTL9300_THERMAL_METER_CTRL_0_TM_HIGHCMP_EN_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGH_THR_OFFSET                                                      (16)
  #define RTL9300_THERMAL_METER_CTRL_0_TM_HIGH_THR_MASK                                                        (0x7F << RTL9300_THERMAL_METER_CTRL_0_TM_HIGH_THR_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_0_PWRON_DLY_OFFSET                                                        (0)
  #define RTL9300_THERMAL_METER_CTRL_0_PWRON_DLY_MASK                                                          (0xFFFF << RTL9300_THERMAL_METER_CTRL_0_PWRON_DLY_OFFSET)

#define RTL9300_THERMAL_METER_CTRL_1_ADDR                                                                      (0x5C)
  #define RTL9300_THERMAL_METER_CTRL_1_SAMPLE_DLY_OFFSET                                                       (16)
  #define RTL9300_THERMAL_METER_CTRL_1_SAMPLE_DLY_MASK                                                         (0xFFFF << RTL9300_THERMAL_METER_CTRL_1_SAMPLE_DLY_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_1_COMPARE_DLY_OFFSET                                                      (0)
  #define RTL9300_THERMAL_METER_CTRL_1_COMPARE_DLY_MASK                                                        (0xFFFF << RTL9300_THERMAL_METER_CTRL_1_COMPARE_DLY_OFFSET)

#define RTL9300_THERMAL_METER_CTRL_2_ADDR                                                                      (0x60)
  #define RTL9300_THERMAL_METER_CTRL_2_REVERSE_CMP_OUT_OFFSET                                                  (17)
  #define RTL9300_THERMAL_METER_CTRL_2_REVERSE_CMP_OUT_MASK                                                    (0x1 << RTL9300_THERMAL_METER_CTRL_2_REVERSE_CMP_OUT_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_TM_ENABLE_OFFSET                                                        (16)
  #define RTL9300_THERMAL_METER_CTRL_2_TM_ENABLE_MASK                                                          (0x1 << RTL9300_THERMAL_METER_CTRL_2_TM_ENABLE_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SBG_2_0_OFFSET                                                          (12)
  #define RTL9300_THERMAL_METER_CTRL_2_SBG_2_0_MASK                                                            (0x7 << RTL9300_THERMAL_METER_CTRL_2_SBG_2_0_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SOS_2_0_OFFSET                                                          (9)
  #define RTL9300_THERMAL_METER_CTRL_2_SOS_2_0_MASK                                                            (0x7 << RTL9300_THERMAL_METER_CTRL_2_SOS_2_0_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SINL_1_0_OFFSET                                                         (7)
  #define RTL9300_THERMAL_METER_CTRL_2_SINL_1_0_MASK                                                           (0x3 << RTL9300_THERMAL_METER_CTRL_2_SINL_1_0_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_EN_CHOP_OFFSET                                                          (6)
  #define RTL9300_THERMAL_METER_CTRL_2_EN_CHOP_MASK                                                            (0x1 << RTL9300_THERMAL_METER_CTRL_2_EN_CHOP_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_SW2_SW3_REVERSE_OFFSET                                                  (5)
  #define RTL9300_THERMAL_METER_CTRL_2_SW2_SW3_REVERSE_MASK                                                    (0x1 << RTL9300_THERMAL_METER_CTRL_2_SW2_SW3_REVERSE_OFFSET)
  #define RTL9300_THERMAL_METER_CTRL_2_CHOP_SWCNT_4_0_OFFSET                                                   (0)
  #define RTL9300_THERMAL_METER_CTRL_2_CHOP_SWCNT_4_0_MASK                                                     (0x1F << RTL9300_THERMAL_METER_CTRL_2_CHOP_SWCNT_4_0_OFFSET)

#define RTL9300_THERMAL_METER_RESULT_0_ADDR                                                                    (0x64)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_SAMPLED_OFFSET                                                   (25)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_SAMPLED_MASK                                                     (0x1 << RTL9300_THERMAL_METER_RESULT_0_DATA_SAMPLED_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_VALID_OFFSET                                                     (24)
  #define RTL9300_THERMAL_METER_RESULT_0_DATA_VALID_MASK                                                       (0x1 << RTL9300_THERMAL_METER_RESULT_0_DATA_VALID_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OFFSET                                                       (16)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_MASK                                                         (0x7F << RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_BASE_CODE_OFFSET                                                 (8)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_BASE_CODE_MASK                                                   (0x7F << RTL9300_THERMAL_METER_RESULT_0_TEMP_BASE_CODE_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OPEN_OFFSET                                                  (0)
  #define RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OPEN_MASK                                                    (0x7F << RTL9300_THERMAL_METER_RESULT_0_TEMP_OUT_OPEN_OFFSET)

#define RTL9300_THERMAL_METER_RESULT_1_ADDR                                                                    (0x68)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MAX_OFFSET                                                       (8)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MAX_MASK                                                         (0x7F << RTL9300_THERMAL_METER_RESULT_1_TEMP_MAX_OFFSET)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MIN_OFFSET                                                       (0)
  #define RTL9300_THERMAL_METER_RESULT_1_TEMP_MIN_MASK                                                         (0x7F << RTL9300_THERMAL_METER_RESULT_1_TEMP_MIN_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL0_ADDR                                                                  (0x6C)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL0_GPIOn_IO_DRV_OFFSET                                                 (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL0_GPIOn_IO_DRV_MASK                                                   (0xFFFFF << RTL9300_IO_DRIVING_ABILITY_CTRL0_GPIOn_IO_DRV_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL1_ADDR                                                                  (0x70)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL1_GPIOn_IO_SLEW_OFFSET                                                (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL1_GPIOn_IO_SLEW_MASK                                                  (0xFFFFF << RTL9300_IO_DRIVING_ABILITY_CTRL1_GPIOn_IO_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL2_ADDR                                                                  (0x74)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_CK_DRV_OFFSET                                                   (31)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_CK_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_CK_SLEW_OFFSET                                                  (30)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_CK_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_DA_DRV_OFFSET                                                   (29)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_DA_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_DA_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_DA_SLEW_OFFSET                                                  (28)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_DA_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_LED_DA_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_CK_DRV_OFFSET                                                (27)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_CK_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_CK_SLEW_OFFSET                                               (26)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_CK_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_IO_DRV_OFFSET                                                (25)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_IO_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_IO_SLEW_OFFSET                                               (24)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_IO_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_XG_MDX_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_CK_DRV_OFFSET                                                   (23)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_CK_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_CK_SLEW_OFFSET                                                  (22)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_CK_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_CK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_IO_DRV_OFFSET                                                   (21)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_IO_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_IO_SLEW_OFFSET                                                  (20)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_IO_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_MDX_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SDA_DRV_OFFSET                                                  (19)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SDA_DRV_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SDA_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SDA_SLEW_OFFSET                                                 (18)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SDA_SLEW_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SDA_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SCK_DRV_OFFSET                                                  (17)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SCK_DRV_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SCK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SCK_SLEW_OFFSET                                                 (16)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SCK_SLEW_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_I2C_SCK_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SLV_SPI_IO_DRV_OFFSET                                               (15)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SLV_SPI_IO_DRV_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SLV_SPI_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SLV_SPI_IO_SLEW_OFFSET                                              (14)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SLV_SPI_IO_SLEW_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SLV_SPI_IO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS1_DRV_OFFSET                                              (13)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS1_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS1_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS1_SLEW_OFFSET                                             (12)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS1_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS1_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS0_DRV_OFFSET                                              (11)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS0_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS0_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS0_SLEW_OFFSET                                             (10)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS0_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CS0_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO3_DRV_OFFSET                                              (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO3_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO3_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO3_SLEW_OFFSET                                             (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO3_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO3_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO2_DRV_OFFSET                                              (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO2_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO2_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO2_SLEW_OFFSET                                             (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO2_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO2_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO1_DRV_OFFSET                                              (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO1_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO1_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO1_SLEW_OFFSET                                             (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO1_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO1_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO0_DRV_OFFSET                                              (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO0_DRV_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO0_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO0_SLEW_OFFSET                                             (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO0_SLEW_MASK                                               (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_IO0_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CK_DRV_OFFSET                                               (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CK_DRV_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CK_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CK_SLEW_OFFSET                                              (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CK_SLEW_MASK                                                (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL2_SPI_MST_CK_SLEW_OFFSET)

#define RTL9300_IO_DRIVING_ABILITY_CTRL3_ADDR                                                                  (0x78)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_RTS_DRV_OFFSET                                                (9)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_RTS_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_RTS_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_RTS_SLEW_OFFSET                                               (8)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_RTS_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_RTS_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_TXD_DRV_OFFSET                                                (7)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_TXD_DRV_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_TXD_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_TXD_SLEW_OFFSET                                               (6)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_TXD_SLEW_MASK                                                 (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_UART0_TXD_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_JTAG_TDO_DRV_OFFSET                                                 (5)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_JTAG_TDO_DRV_MASK                                                   (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_JTAG_TDO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_JTAG_TDO_SLEW_OFFSET                                                (4)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_JTAG_TDO_SLEW_MASK                                                  (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_JTAG_TDO_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_RSTOUT_DRV_OFFSET                                                   (3)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_RSTOUT_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_RSTOUT_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_RSTOUT_SLEW_OFFSET                                                  (2)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_RSTOUT_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_RSTOUT_SLEW_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_INT_IO_DRV_OFFSET                                                   (1)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_INT_IO_DRV_MASK                                                     (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_INT_IO_DRV_OFFSET)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_INT_IO_SLEW_OFFSET                                                  (0)
  #define RTL9300_IO_DRIVING_ABILITY_CTRL3_INT_IO_SLEW_MASK                                                    (0x1 << RTL9300_IO_DRIVING_ABILITY_CTRL3_INT_IO_SLEW_OFFSET)

#define RTL9300_FT_SCAN_MODE_ADDR                                                                              (0x7C)
  #define RTL9300_FT_SCAN_MODE_FT_SCAN_MODE_OFFSET                                                             (0)
  #define RTL9300_FT_SCAN_MODE_FT_SCAN_MODE_MASK                                                               (0x1 << RTL9300_FT_SCAN_MODE_FT_SCAN_MODE_OFFSET)

#define RTL9300_SOC_DEBUG_ADDR                                                                                 (0x10004)
  #define RTL9300_SOC_DEBUG_OCL_PON200URST_N_OFFSET                                                            (3)
  #define RTL9300_SOC_DEBUG_OCL_PON200URST_N_MASK                                                              (0x1 << RTL9300_SOC_DEBUG_OCL_PON200URST_N_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_BYP_MEM_INI_OFFSET                                                             (2)
  #define RTL9300_SOC_DEBUG_SOC_BYP_MEM_INI_MASK                                                               (0x1 << RTL9300_SOC_DEBUG_SOC_BYP_MEM_INI_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_BYP_200US_OFFSET                                                               (1)
  #define RTL9300_SOC_DEBUG_SOC_BYP_200US_MASK                                                                 (0x1 << RTL9300_SOC_DEBUG_SOC_BYP_200US_OFFSET)
  #define RTL9300_SOC_DEBUG_SOC_SPDUP_OFFSET                                                                   (0)
  #define RTL9300_SOC_DEBUG_SOC_SPDUP_MASK                                                                     (0x1 << RTL9300_SOC_DEBUG_SOC_SPDUP_OFFSET)

#define RTL9300_BOND_DBG_ADDR                                                                                  (0x10008)
  #define RTL9300_BOND_DBG_BO_24_0_OFFSET                                                                      (0)
  #define RTL9300_BOND_DBG_BO_24_0_MASK                                                                        (0x1FFFFFF << RTL9300_BOND_DBG_BO_24_0_OFFSET)

#define RTL9300_STRP_DBG_ADDR                                                                                  (0x1000C)
  #define RTL9300_STRP_DBG_STRP_31_0_OFFSET                                                                    (0)
  #define RTL9300_STRP_DBG_STRP_31_0_MASK                                                                      (0xFFFFFFFF << RTL9300_STRP_DBG_STRP_31_0_OFFSET)

/*
 * Feature: NIC & DMA 
 */
#define RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0xD600 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL9300_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0xD680 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL9300_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0xD700 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL9300_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0xD708 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL9300_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_ADDR                                                                 (0xD710)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_OFFSET                                                  (0)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_MASK                                                    (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_DONE_MSK_ADDR                                                                   (0xD714)
  #define RTL9300_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_MASK                                                         (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_OFFSET)

#define RTL9300_DMA_IF_INTR_TX_DONE_MSK_ADDR                                                                   (0xD718)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_OFFSET                                                   (2)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_MASK                                                     (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_OFFSET)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_MASK                                                         (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_ADDR                                                                 (0xD71C)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_OFFSET                                                  (0)
  #define RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_MASK                                                    (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_OFFSET)

#define RTL9300_DMA_IF_INTR_RX_DONE_STS_ADDR                                                                   (0xD720)
  #define RTL9300_DMA_IF_INTR_RX_DONE_STS_RX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_RX_DONE_STS_RX_DONE_MASK                                                         (0xFFFFFFFF << RTL9300_DMA_IF_INTR_RX_DONE_STS_RX_DONE_OFFSET)

#define RTL9300_DMA_IF_INTR_TX_DONE_STS_ADDR                                                                   (0xD724)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_OFFSET                                                   (2)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_MASK                                                     (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_OFFSET)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_DONE_OFFSET                                                       (0)
  #define RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_DONE_MASK                                                         (0x3 << RTL9300_DMA_IF_INTR_TX_DONE_STS_TX_DONE_OFFSET)

#define RTL9300_DMA_IF_CTRL_ADDR                                                                               (0xD728)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET                                                           (16)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_LEN_MASK                                                             (0x3FFF << RTL9300_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET                                                            (6)
  #define RTL9300_DMA_IF_CTRL_RX_TRUNCATE_EN_MASK                                                              (0x1 << RTL9300_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_EN_OFFSET                                                                     (5)
  #define RTL9300_DMA_IF_CTRL_TX_EN_MASK                                                                       (0x1 << RTL9300_DMA_IF_CTRL_TX_EN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_RX_EN_OFFSET                                                                     (4)
  #define RTL9300_DMA_IF_CTRL_RX_EN_MASK                                                                       (0x1 << RTL9300_DMA_IF_CTRL_RX_EN_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_FETCH_OFFSET                                                             (3)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_FETCH_MASK                                                               (0x1 << RTL9300_DMA_IF_CTRL_TX_HIGH_FETCH_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_FETCH_OFFSET                                                              (2)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_FETCH_MASK                                                                (0x1 << RTL9300_DMA_IF_CTRL_TX_LOW_FETCH_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_BUSY_OFFSET                                                              (1)
  #define RTL9300_DMA_IF_CTRL_TX_HIGH_BUSY_MASK                                                                (0x1 << RTL9300_DMA_IF_CTRL_TX_HIGH_BUSY_OFFSET)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_BUSY_OFFSET                                                               (0)
  #define RTL9300_DMA_IF_CTRL_TX_LOW_BUSY_MASK                                                                 (0x1 << RTL9300_DMA_IF_CTRL_TX_LOW_BUSY_OFFSET)

#define RTL9300_DMA_IF_PKT_CTRL_ADDR                                                                           (0xC600)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET                                                          (4)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_MASK                                                            (0x1 << RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET                                                           (3)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_TAG_MASK                                                             (0x1 << RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET                                                          (2)
  #define RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_MASK                                                            (0x1 << RTL9300_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET                                                           (1)
  #define RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_FMT_MASK                                                             (0x1 << RTL9300_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET)
  #define RTL9300_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_OFFSET                                                          (0)
  #define RTL9300_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_MASK                                                            (0x1 << RTL9300_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_OFFSET)

#define RTL9300_DMA_IF_RX_RING_SIZE_ADDR(index)                                                                (0x7A00 + (((index / 3) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index)                                                       ((index % 0x3) * 10)
  #define RTL9300_DMA_IF_RX_RING_SIZE_SIZE_MASK(index)                                                         (0x3FF << RTL9300_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index))

#define RTL9300_DMA_IF_RX_RING_CNTR_ADDR(index)                                                                (0x7A2C + (((index / 3) << 2))) /* index: 0-31 */
  #define RTL9300_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index)                                                       ((index % 0x3) * 10)
  #define RTL9300_DMA_IF_RX_RING_CNTR_CNTR_MASK(index)                                                         (0x3FF << RTL9300_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index))

#define RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_ADDR                                                                  (0xD72C)
  #define RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET                                                          (0)
  #define RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_MSK_MASK                                                            (0xFFFFFFFF << RTL9300_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET)

#define RTL9300_NIC_DBG_SEL_0_ADDR                                                                             (0xD730)
  #define RTL9300_NIC_DBG_SEL_0_NIC_DEBUG_SEL_0_OFFSET                                                         (0)
  #define RTL9300_NIC_DBG_SEL_0_NIC_DEBUG_SEL_0_MASK                                                           (0x3F << RTL9300_NIC_DBG_SEL_0_NIC_DEBUG_SEL_0_OFFSET)

#define RTL9300_NIC_DBG_SEL_1_ADDR                                                                             (0xD734)
  #define RTL9300_NIC_DBG_SEL_1_NIC_DEBUG_SEL_1_OFFSET                                                         (0)
  #define RTL9300_NIC_DBG_SEL_1_NIC_DEBUG_SEL_1_MASK                                                           (0xFFFFFFFF << RTL9300_NIC_DBG_SEL_1_NIC_DEBUG_SEL_1_OFFSET)

#define RTL9300_NIC_BIST_CTRL_0_ADDR                                                                           (0xD738)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DONE_OFFSET                                                             (5)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DONE_MASK                                                               (0x1 << RTL9300_NIC_BIST_CTRL_0_BIST_DONE_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_FAIL_OFFSET                                                             (4)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_FAIL_MASK                                                               (0x1 << RTL9300_NIC_BIST_CTRL_0_BIST_FAIL_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_DONE_OFFSET                                                         (3)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_DONE_MASK                                                           (0x1 << RTL9300_NIC_BIST_CTRL_0_DRF_BIST_DONE_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_FAIL_OFFSET                                                         (2)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_FAIL_MASK                                                           (0x1 << RTL9300_NIC_BIST_CTRL_0_DRF_BIST_FAIL_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_PAUSE_OFFSET                                                        (1)
  #define RTL9300_NIC_BIST_CTRL_0_DRF_BIST_PAUSE_MASK                                                          (0x1 << RTL9300_NIC_BIST_CTRL_0_DRF_BIST_PAUSE_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DISABLE_OFFSET                                                          (0)
  #define RTL9300_NIC_BIST_CTRL_0_BIST_DISABLE_MASK                                                            (0x1 << RTL9300_NIC_BIST_CTRL_0_BIST_DISABLE_OFFSET)

#define RTL9300_NIC_BIST_CTRL_1_ADDR                                                                           (0xD73C)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_A_OFFSET                                                            (9)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_A_MASK                                                              (0x1 << RTL9300_NIC_BIST_CTRL_1_BIST_RME_A_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_A_OFFSET                                                             (5)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_A_MASK                                                               (0xF << RTL9300_NIC_BIST_CTRL_1_BIST_RM_A_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_B_OFFSET                                                            (4)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RME_B_MASK                                                              (0x1 << RTL9300_NIC_BIST_CTRL_1_BIST_RME_B_OFFSET)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_B_OFFSET                                                             (0)
  #define RTL9300_NIC_BIST_CTRL_1_BIST_RM_B_MASK                                                               (0xF << RTL9300_NIC_BIST_CTRL_1_BIST_RM_B_OFFSET)

/*
 * Feature: Application Trap 
 */
#define RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_ADDR                                                                (0x9B40)
  #define RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IPV4_OFFSET                                                (0)
  #define RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IPV4_MASK                                                  (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IPV4_OFFSET)

#define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_ADDR                                                                (0x9B44)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_3_OFFSET                                              (96)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_3_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_3_OFFSET)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_2_OFFSET                                              (64)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_2_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_2_OFFSET)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_1_OFFSET                                              (32)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_1_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_1_OFFSET)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_0_OFFSET                                              (0)
  #define RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_0_MASK                                                (0xFFFFFFFF << RTL9300_SPCL_SWITCH_IPV6_ADDR_CTRL_SWITCH_IPV6_0_OFFSET)

#define RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_ADDR                                                                (0x9B54)
  #define RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_UDP_DPORT_OFFSET                                                  (0)
  #define RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_UDP_DPORT_MASK                                                    (0xFFFF << RTL9300_SPCL_TRAP_CAPWAP_PORT_CTRL_UDP_DPORT_OFFSET)

#define RTL9300_SPCL_TRAP_CTRL_ADDR                                                                            (0x9B58)
  #define RTL9300_SPCL_TRAP_CTRL_IP_CMP_OFFSET                                                                 (5)
  #define RTL9300_SPCL_TRAP_CTRL_IP_CMP_MASK                                                                   (0x1 << RTL9300_SPCL_TRAP_CTRL_IP_CMP_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_CAPWAP_OFFSET                                                                 (4)
  #define RTL9300_SPCL_TRAP_CTRL_CAPWAP_MASK                                                                   (0x1 << RTL9300_SPCL_TRAP_CTRL_CAPWAP_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_IP4_CHKSUM_ERR_ACT_OFFSET                                                     (2)
  #define RTL9300_SPCL_TRAP_CTRL_IP4_CHKSUM_ERR_ACT_MASK                                                       (0x3 << RTL9300_SPCL_TRAP_CTRL_IP4_CHKSUM_ERR_ACT_OFFSET)
  #define RTL9300_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET                                                         (0)
  #define RTL9300_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_MASK                                                           (0x3 << RTL9300_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET)

#define RTL9300_SPCL_TRAP_PORT_CTRL_ADDR(port)                                                                 (0x9B00 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_SPCL_TRAP_PORT_CTRL_GARP_ACT_OFFSET(port)                                                    ((port & 0xF) << 1)
  #define RTL9300_SPCL_TRAP_PORT_CTRL_GARP_ACT_MASK(port)                                                      (0x3 << RTL9300_SPCL_TRAP_PORT_CTRL_GARP_ACT_OFFSET(port))

/*
 * Feature: Table Access 
 */
#define RTL9300_TBL_ACCESS_L2_CTRL_ADDR                                                                        (0xAB00)
  #define RTL9300_TBL_ACCESS_L2_CTRL_EXEC_OFFSET                                                               (17)
  #define RTL9300_TBL_ACCESS_L2_CTRL_EXEC_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_L2_CTRL_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_CTRL_CMD_OFFSET                                                                (16)
  #define RTL9300_TBL_ACCESS_L2_CTRL_CMD_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_L2_CTRL_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_CTRL_TBL_OFFSET                                                                (14)
  #define RTL9300_TBL_ACCESS_L2_CTRL_TBL_MASK                                                                  (0x3 << RTL9300_TBL_ACCESS_L2_CTRL_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_CTRL_ADDR_OFFSET                                                               (0)
  #define RTL9300_TBL_ACCESS_L2_CTRL_ADDR_MASK                                                                 (0x3FFF << RTL9300_TBL_ACCESS_L2_CTRL_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_ADDR                                                                 (0xAB04)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_METHOD_OFFSET                                                      (15)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_METHOD_MASK                                                        (0x7 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL_METHOD_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_HIT_OFFSET                                                         (14)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_HIT_MASK                                                           (0x1 << RTL9300_TBL_ACCESS_L2_METHOD_CTRL_HIT_OFFSET)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_OFFSET                                                    (0)
  #define RTL9300_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_MASK                                                      (0x3FFF << RTL9300_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_L2_DATA_ADDR(index)                                                                 (0xAB08 + (((index) << 2))) /* index: 0-2 */
  #define RTL9300_TBL_ACCESS_L2_DATA_DATA_OFFSET                                                               (0)
  #define RTL9300_TBL_ACCESS_L2_DATA_DATA_MASK                                                                 (0xFFFFFFFF << RTL9300_TBL_ACCESS_L2_DATA_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_CTRL_0_ADDR                                                                         (0xAB14)
  #define RTL9300_TBL_ACCESS_CTRL_0_EXEC_OFFSET                                                                (16)
  #define RTL9300_TBL_ACCESS_CTRL_0_EXEC_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_CTRL_0_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_0_CMD_OFFSET                                                                 (15)
  #define RTL9300_TBL_ACCESS_CTRL_0_CMD_MASK                                                                   (0x1 << RTL9300_TBL_ACCESS_CTRL_0_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_0_TBL_OFFSET                                                                 (12)
  #define RTL9300_TBL_ACCESS_CTRL_0_TBL_MASK                                                                   (0x7 << RTL9300_TBL_ACCESS_CTRL_0_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_0_ADDR_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_CTRL_0_ADDR_MASK                                                                  (0xFFF << RTL9300_TBL_ACCESS_CTRL_0_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_DATA_0_ADDR(index)                                                                  (0xAB18 + (((index) << 2))) /* index: 0-18 */
  #define RTL9300_TBL_ACCESS_DATA_0_DATA_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_DATA_0_DATA_MASK                                                                  (0xFFFFFFFF << RTL9300_TBL_ACCESS_DATA_0_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_CTRL_1_ADDR                                                                         (0xAB80)
  #define RTL9300_TBL_ACCESS_CTRL_1_EXEC_OFFSET                                                                (17)
  #define RTL9300_TBL_ACCESS_CTRL_1_EXEC_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_CTRL_1_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_1_CMD_OFFSET                                                                 (16)
  #define RTL9300_TBL_ACCESS_CTRL_1_CMD_MASK                                                                   (0x1 << RTL9300_TBL_ACCESS_CTRL_1_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_1_TBL_OFFSET                                                                 (13)
  #define RTL9300_TBL_ACCESS_CTRL_1_TBL_MASK                                                                   (0x7 << RTL9300_TBL_ACCESS_CTRL_1_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_1_ADDR_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_CTRL_1_ADDR_MASK                                                                  (0x1FFF << RTL9300_TBL_ACCESS_CTRL_1_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_DATA_1_ADDR(index)                                                                  (0xAB84 + (((index) << 2))) /* index: 0-19 */
  #define RTL9300_TBL_ACCESS_DATA_1_DATA_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_DATA_1_DATA_MASK                                                                  (0xFFFFFFFF << RTL9300_TBL_ACCESS_DATA_1_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_CTRL_2_ADDR                                                                         (0xC604)
  #define RTL9300_TBL_ACCESS_CTRL_2_EXEC_OFFSET                                                                (15)
  #define RTL9300_TBL_ACCESS_CTRL_2_EXEC_MASK                                                                  (0x1 << RTL9300_TBL_ACCESS_CTRL_2_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_2_CMD_OFFSET                                                                 (14)
  #define RTL9300_TBL_ACCESS_CTRL_2_CMD_MASK                                                                   (0x1 << RTL9300_TBL_ACCESS_CTRL_2_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_2_TBL_OFFSET                                                                 (12)
  #define RTL9300_TBL_ACCESS_CTRL_2_TBL_MASK                                                                   (0x3 << RTL9300_TBL_ACCESS_CTRL_2_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_CTRL_2_ADDR_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_CTRL_2_ADDR_MASK                                                                  (0xFFF << RTL9300_TBL_ACCESS_CTRL_2_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_DATA_2_ADDR(index)                                                                  (0xC608 + (((index) << 2))) /* index: 0-5 */
  #define RTL9300_TBL_ACCESS_DATA_2_DATA_OFFSET                                                                (0)
  #define RTL9300_TBL_ACCESS_DATA_2_DATA_MASK                                                                  (0xFFFFFFFF << RTL9300_TBL_ACCESS_DATA_2_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_HSB_CTRL_ADDR                                                                       (0xCE00)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_EXEC_OFFSET                                                              (8)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_EXEC_MASK                                                                (0x1 << RTL9300_TBL_ACCESS_HSB_CTRL_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_CMD_OFFSET                                                               (7)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_CMD_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSB_CTRL_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_TBL_OFFSET                                                               (6)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_TBL_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSB_CTRL_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_ADDR_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSB_CTRL_ADDR_MASK                                                                (0x3F << RTL9300_TBL_ACCESS_HSB_CTRL_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_HSB_DATA_ADDR(index)                                                                (0xCE04 + (((index) << 2))) /* index: 0-25 */
  #define RTL9300_TBL_ACCESS_HSB_DATA_DATA_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSB_DATA_DATA_MASK                                                                (0xFFFFFFFF << RTL9300_TBL_ACCESS_HSB_DATA_DATA_OFFSET)

#define RTL9300_TBL_ACCESS_HSA_CTRL_ADDR                                                                       (0x7820)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_EXEC_OFFSET                                                              (10)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_EXEC_MASK                                                                (0x1 << RTL9300_TBL_ACCESS_HSA_CTRL_EXEC_OFFSET)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_CMD_OFFSET                                                               (9)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_CMD_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSA_CTRL_CMD_OFFSET)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_TBL_OFFSET                                                               (8)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_TBL_MASK                                                                 (0x1 << RTL9300_TBL_ACCESS_HSA_CTRL_TBL_OFFSET)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_ADDR_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSA_CTRL_ADDR_MASK                                                                (0xFF << RTL9300_TBL_ACCESS_HSA_CTRL_ADDR_OFFSET)

#define RTL9300_TBL_ACCESS_HSA_DATA_ADDR(index)                                                                (0x7824 + (((index) << 2))) /* index: 0-13 */
  #define RTL9300_TBL_ACCESS_HSA_DATA_DATA_OFFSET                                                              (0)
  #define RTL9300_TBL_ACCESS_HSA_DATA_DATA_MASK                                                                (0xFFFFFFFF << RTL9300_TBL_ACCESS_HSA_DATA_DATA_OFFSET)

/*
 * Feature: MAC Control 
 */
#define RTL9300_MAC_GLB_CTRL_ADDR                                                                              (0xBEAC)
  #define RTL9300_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET                                                      (13)
  #define RTL9300_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_MASK                                                        (0x1 << RTL9300_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_CRS_OFFSET                                                             (12)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_CRS_MASK                                                               (0x1 << RTL9300_MAC_GLB_CTRL_ORIGINAL_CRS_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_COL_OFFSET                                                             (11)
  #define RTL9300_MAC_GLB_CTRL_ORIGINAL_COL_MASK                                                               (0x1 << RTL9300_MAC_GLB_CTRL_ORIGINAL_COL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET                                                       (10)
  #define RTL9300_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_MASK                                                         (0x1 << RTL9300_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET                                                             (9)
  #define RTL9300_MAC_GLB_CTRL_MAX_RETX_SEL_MASK                                                               (0x1 << RTL9300_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET                                                        (8)
  #define RTL9300_MAC_GLB_CTRL_LATE_COLI_DROP_EN_MASK                                                          (0x1 << RTL9300_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET                                                         (7)
  #define RTL9300_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_MASK                                                           (0x1 << RTL9300_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET                                                              (6)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SPDUP_MASK                                                                (0x1 << RTL9300_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SEL_OFFSET                                                                (4)
  #define RTL9300_MAC_GLB_CTRL_BKOFF_SEL_MASK                                                                  (0x3 << RTL9300_MAC_GLB_CTRL_BKOFF_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET                                                          (3)
  #define RTL9300_MAC_GLB_CTRL_HALF_48PASS1_EN_MASK                                                            (0x1 << RTL9300_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET                                                          (2)
  #define RTL9300_MAC_GLB_CTRL_BKPRES_MTHD_SEL_MASK                                                            (0x1 << RTL9300_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET)
  #define RTL9300_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET                                                            (0)
  #define RTL9300_MAC_GLB_CTRL_DEFER_IPG_SEL_MASK                                                              (0x3 << RTL9300_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET)

#define RTL9300_MAC_PORT_CTRL_ADDR(port)                                                                       (0x3200 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET                                                           (3)
  #define RTL9300_MAC_PORT_CTRL_PRECOLLAT_SEL_MASK                                                             (0x3 << RTL9300_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET)
  #define RTL9300_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET                                                           (1)
  #define RTL9300_MAC_PORT_CTRL_LATE_COLI_THR_MASK                                                             (0x3 << RTL9300_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET)
  #define RTL9300_MAC_PORT_CTRL_BKPRES_EN_OFFSET                                                               (0)
  #define RTL9300_MAC_PORT_CTRL_BKPRES_EN_MASK                                                                 (0x1 << RTL9300_MAC_PORT_CTRL_BKPRES_EN_OFFSET)

#define RTL9300_HALF_CHG_CTRL_ADDR(port)                                                                       (0x3204 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET                                                          (12)
  #define RTL9300_HALF_CHG_CTRL_REF_RX_CONGEST_MASK                                                            (0x1 << RTL9300_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET                                                             (7)
  #define RTL9300_HALF_CHG_CTRL_CHG_DUP_THR_MASK                                                               (0x1F << RTL9300_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_FULL_DET_EN_OFFSET                                                             (6)
  #define RTL9300_HALF_CHG_CTRL_FULL_DET_EN_MASK                                                               (0x1 << RTL9300_HALF_CHG_CTRL_FULL_DET_EN_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET                                                             (5)
  #define RTL9300_HALF_CHG_CTRL_MAC_CHG_DUP_MASK                                                               (0x1 << RTL9300_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET)
  #define RTL9300_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET                                                             (0)
  #define RTL9300_HALF_CHG_CTRL_COL_CUR_CNT_MASK                                                               (0x1F << RTL9300_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_ADDR                                                                (0xBEB0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_OFFSET                                               (8)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_MASK                                                 (0x3 << RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_OFFSET                                               (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_MASK                                                 (0xFF << RTL9300_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_ADDR                                                                  (0xBEB4)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET                                            (2)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_MASK                                              (0x1 << RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET                                                 (1)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_MASK                                                   (0x1 << RTL9300_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET                                                     (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_MASK                                                       (0x1 << RTL9300_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_ADDR                                                              (0xBEB8)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_OFFSET                                          (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_MASK                                            (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_OFFSET                                        (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_MASK                                          (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_ADDR                                                           (0xBEBC)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_END_POS_OFFSET                                    (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_END_POS_MASK                                      (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_START_POS_OFFSET                                  (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_START_POS_MASK                                    (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_SERDES_POS_SERDES_SEG_START_POS_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_ADDR                                                              (0xBEC0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_OFFSET                                          (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_MASK                                            (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_OFFSET                                        (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_MASK                                          (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_OFFSET)

#define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_ADDR                                                        (0xBEC4)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_OFFSET                              (16)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_MASK                                (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_OFFSET)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_OFFSET                            (0)
  #define RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_MASK                              (0xFFFF << RTL9300_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_OFFSET)

#define RTL9300_EN_PHY_CTRL_ADDR                                                                               (0xBEC8)
  #define RTL9300_EN_PHY_CTRL_EN_PHY_OFFSET                                                                    (0)
  #define RTL9300_EN_PHY_CTRL_EN_PHY_MASK                                                                      (0x1 << RTL9300_EN_PHY_CTRL_EN_PHY_OFFSET)

#define RTL9300_SMI_GLB_CTRL_ADDR                                                                              (0xC200)
  #define RTL9300_SMI_GLB_CTRL_SMI_POLLING_PARK_SEL_OFFSET                                                     (29)
  #define RTL9300_SMI_GLB_CTRL_SMI_POLLING_PARK_SEL_MASK                                                       (0x1 << RTL9300_SMI_GLB_CTRL_SMI_POLLING_PARK_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_POLL_SEL_27_24_OFFSET                                                       (28)
  #define RTL9300_SMI_GLB_CTRL_SMI_POLL_SEL_27_24_MASK                                                         (0x1 << RTL9300_SMI_GLB_CTRL_SMI_POLL_SEL_27_24_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_POLL_SEL_23_0_OFFSET                                                        (27)
  #define RTL9300_SMI_GLB_CTRL_SMI_POLL_SEL_23_0_MASK                                                          (0x1 << RTL9300_SMI_GLB_CTRL_SMI_POLL_SEL_23_0_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_GLITE_ACCESS_27_24_OFFSET                                                   (26)
  #define RTL9300_SMI_GLB_CTRL_SMI_GLITE_ACCESS_27_24_MASK                                                     (0x1 << RTL9300_SMI_GLB_CTRL_SMI_GLITE_ACCESS_27_24_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_GLITE_ACCESS_23_0_OFFSET                                                    (25)
  #define RTL9300_SMI_GLB_CTRL_SMI_GLITE_ACCESS_23_0_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI_GLITE_ACCESS_23_0_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_MAC_P27_TYPE_OFFSET                                                             (22)
  #define RTL9300_SMI_GLB_CTRL_MAC_P27_TYPE_MASK                                                               (0x7 << RTL9300_SMI_GLB_CTRL_MAC_P27_TYPE_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_MAC_P26_TYPE_OFFSET                                                             (19)
  #define RTL9300_SMI_GLB_CTRL_MAC_P26_TYPE_MASK                                                               (0x7 << RTL9300_SMI_GLB_CTRL_MAC_P26_TYPE_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_MAC_P25_TYPE_OFFSET                                                             (16)
  #define RTL9300_SMI_GLB_CTRL_MAC_P25_TYPE_MASK                                                               (0x7 << RTL9300_SMI_GLB_CTRL_MAC_P25_TYPE_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_MAC_P24_TYPE_OFFSET                                                             (13)
  #define RTL9300_SMI_GLB_CTRL_MAC_P24_TYPE_MASK                                                               (0x7 << RTL9300_SMI_GLB_CTRL_MAC_P24_TYPE_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_MAC_P23_P0_TYPE_OFFSET                                                          (11)
  #define RTL9300_SMI_GLB_CTRL_MAC_P23_P0_TYPE_MASK                                                            (0x3 << RTL9300_SMI_GLB_CTRL_MAC_P23_P0_TYPE_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P27_OFFSET                                                         (10)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P27_MASK                                                           (0x1 << RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P27_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P26_OFFSET                                                         (9)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P26_MASK                                                           (0x1 << RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P26_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P25_OFFSET                                                         (8)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P25_MASK                                                           (0x1 << RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P25_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P24_OFFSET                                                         (7)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P24_MASK                                                           (0x1 << RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P24_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P23_P0_OFFSET                                                      (6)
  #define RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P23_P0_MASK                                                        (0x1 << RTL9300_SMI_GLB_CTRL_SMI_INTF_SEL_P23_P0_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_10GPHY_FREQ_SEL_OFFSET                                                      (4)
  #define RTL9300_SMI_GLB_CTRL_SMI_10GPHY_FREQ_SEL_MASK                                                        (0x3 << RTL9300_SMI_GLB_CTRL_SMI_10GPHY_FREQ_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_10GPHY_PREAMBLE_SEL_OFFSET                                                  (3)
  #define RTL9300_SMI_GLB_CTRL_SMI_10GPHY_PREAMBLE_SEL_MASK                                                    (0x1 << RTL9300_SMI_GLB_CTRL_SMI_10GPHY_PREAMBLE_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_GPHY_FREQ_SEL_OFFSET                                                        (1)
  #define RTL9300_SMI_GLB_CTRL_SMI_GPHY_FREQ_SEL_MASK                                                          (0x3 << RTL9300_SMI_GLB_CTRL_SMI_GPHY_FREQ_SEL_OFFSET)
  #define RTL9300_SMI_GLB_CTRL_SMI_GPHY_PREAMBLE_SEL_OFFSET                                                    (0)
  #define RTL9300_SMI_GLB_CTRL_SMI_GPHY_PREAMBLE_SEL_MASK                                                      (0x1 << RTL9300_SMI_GLB_CTRL_SMI_GPHY_PREAMBLE_SEL_OFFSET)

#define RTL9300_MDIO_FREE_CNT_CTRL_ADDR                                                                        (0xC204)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET                                                  (1)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_MASK                                                    (0xFFF << RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET                                                   (0)
  #define RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_MASK                                                     (0x1 << RTL9300_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET)

#define RTL9300_SMI_10GPHY_POLLING_SEL_ADDR                                                                    (0xC208)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_INTDev_Polling_10GPHY_OFFSET                                          (16)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_INTDev_Polling_10GPHY_MASK                                            (0x1F << RTL9300_SMI_10GPHY_POLLING_SEL_INTDev_Polling_10GPHY_OFFSET)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_INTReg_Polling_10GPHY_OFFSET                                          (0)
  #define RTL9300_SMI_10GPHY_POLLING_SEL_INTReg_Polling_10GPHY_MASK                                            (0xFFFF << RTL9300_SMI_10GPHY_POLLING_SEL_INTReg_Polling_10GPHY_OFFSET)

#define RTL9300_MAC_FORCE_MODE_CTRL_ADDR(port)                                                                 (0xC20C + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_BYP_LINK_OFFSET                                                    (15)
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_BYP_LINK_MASK                                                      (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_FORCE_BYP_LINK_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MEDIA_SEL_OFFSET                                                         (14)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MEDIA_SEL_MASK                                                           (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_MEDIA_SEL_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_10G_OFFSET                                                        (13)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_10G_MASK                                                          (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_10G_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_2P5G_OFFSET                                                       (12)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_2P5G_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_2P5G_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_1000M_OFFSET                                                      (11)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_1000M_MASK                                                        (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_1000M_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_500M_OFFSET                                                       (10)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_500M_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_500M_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_100M_OFFSET                                                       (9)
  #define RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_100M_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_EEE_EN_100M_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET                                                   (8)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_MASK                                                     (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET                                                       (7)
  #define RTL9300_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET                                                       (6)
  #define RTL9300_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_MASK                                                         (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET                                                           (3)
  #define RTL9300_MAC_FORCE_MODE_CTRL_SPD_SEL_MASK                                                             (0x7 << RTL9300_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET                                                           (2)
  #define RTL9300_MAC_FORCE_MODE_CTRL_DUP_SEL_MASK                                                             (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET                                                     (1)
  #define RTL9300_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_MASK                                                       (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET                                                      (0)
  #define RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_MASK                                                        (0x1 << RTL9300_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET)

#define RTL9300_SMI_POLL_CTRL_ADDR                                                                             (0xC280)
  #define RTL9300_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_OFFSET                                                      (0)
  #define RTL9300_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_MASK                                                        (0xFFFFFFF << RTL9300_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_OFFSET)

#define RTL9300_SMI_REG_CHK1_CTRL_ADDR                                                                         (0xC284)
  #define RTL9300_SMI_REG_CHK1_CTRL_CHK1_MODE_OFFSET                                                           (21)
  #define RTL9300_SMI_REG_CHK1_CTRL_CHK1_MODE_MASK                                                             (0x3 << RTL9300_SMI_REG_CHK1_CTRL_CHK1_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK1_CTRL_CHK1_PAGE_OFFSET                                                           (5)
  #define RTL9300_SMI_REG_CHK1_CTRL_CHK1_PAGE_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK1_CTRL_CHK1_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK1_CTRL_CHK1_REG_OFFSET                                                            (0)
  #define RTL9300_SMI_REG_CHK1_CTRL_CHK1_REG_MASK                                                              (0x1F << RTL9300_SMI_REG_CHK1_CTRL_CHK1_REG_OFFSET)

#define RTL9300_SMI_REG_CHK1_PMSK_ADDR                                                                         (0xC288)
  #define RTL9300_SMI_REG_CHK1_PMSK_CHK1_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK1_PMSK_CHK1_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK1_PMSK_CHK1_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK1_DATA_ADDR                                                                         (0xC28C)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK1_DATA_CHK1_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK1_DATA_CHK1_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK1_DATA_CHK1_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK1_RESULT_ADDR                                                                       (0xC290)
  #define RTL9300_SMI_REG_CHK1_RESULT_CHK1_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK1_RESULT_CHK1_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK1_RESULT_CHK1_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK2_CTRL_ADDR                                                                         (0xC294)
  #define RTL9300_SMI_REG_CHK2_CTRL_CHK2_MODE_OFFSET                                                           (21)
  #define RTL9300_SMI_REG_CHK2_CTRL_CHK2_MODE_MASK                                                             (0x3 << RTL9300_SMI_REG_CHK2_CTRL_CHK2_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK2_CTRL_CHK2_PAGE_OFFSET                                                           (5)
  #define RTL9300_SMI_REG_CHK2_CTRL_CHK2_PAGE_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK2_CTRL_CHK2_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK2_CTRL_CHK2_REG_OFFSET                                                            (0)
  #define RTL9300_SMI_REG_CHK2_CTRL_CHK2_REG_MASK                                                              (0x1F << RTL9300_SMI_REG_CHK2_CTRL_CHK2_REG_OFFSET)

#define RTL9300_SMI_REG_CHK2_PMSK_ADDR                                                                         (0xC298)
  #define RTL9300_SMI_REG_CHK2_PMSK_CHK2_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK2_PMSK_CHK2_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK2_PMSK_CHK2_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK2_DATA_ADDR                                                                         (0xC29C)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK2_DATA_CHK2_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK2_DATA_CHK2_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK2_DATA_CHK2_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK2_RESULT_ADDR                                                                       (0xC2A0)
  #define RTL9300_SMI_REG_CHK2_RESULT_CHK2_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK2_RESULT_CHK2_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK2_RESULT_CHK2_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK3_CTRL_ADDR                                                                         (0xC2A4)
  #define RTL9300_SMI_REG_CHK3_CTRL_CHK3_MODE_OFFSET                                                           (21)
  #define RTL9300_SMI_REG_CHK3_CTRL_CHK3_MODE_MASK                                                             (0x3 << RTL9300_SMI_REG_CHK3_CTRL_CHK3_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK3_CTRL_CHK3_PAGE_OFFSET                                                           (5)
  #define RTL9300_SMI_REG_CHK3_CTRL_CHK3_PAGE_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK3_CTRL_CHK3_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK3_CTRL_CHK3_REG_OFFSET                                                            (0)
  #define RTL9300_SMI_REG_CHK3_CTRL_CHK3_REG_MASK                                                              (0x1F << RTL9300_SMI_REG_CHK3_CTRL_CHK3_REG_OFFSET)

#define RTL9300_SMI_REG_CHK3_PMSK_ADDR                                                                         (0xC2A8)
  #define RTL9300_SMI_REG_CHK3_PMSK_CHK3_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK3_PMSK_CHK3_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK3_PMSK_CHK3_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK3_DATA_ADDR                                                                         (0xC2AC)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK3_DATA_CHK3_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK3_DATA_CHK3_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK3_DATA_CHK3_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK3_RESULT_ADDR                                                                       (0xC2B0)
  #define RTL9300_SMI_REG_CHK3_RESULT_CHK3_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK3_RESULT_CHK3_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK3_RESULT_CHK3_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK4_CTRL_ADDR                                                                         (0xC2B4)
  #define RTL9300_SMI_REG_CHK4_CTRL_CHK4_MODE_OFFSET                                                           (21)
  #define RTL9300_SMI_REG_CHK4_CTRL_CHK4_MODE_MASK                                                             (0x3 << RTL9300_SMI_REG_CHK4_CTRL_CHK4_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK4_CTRL_CHK4_PAGE_OFFSET                                                           (5)
  #define RTL9300_SMI_REG_CHK4_CTRL_CHK4_PAGE_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK4_CTRL_CHK4_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK4_CTRL_CHK4_REG_OFFSET                                                            (0)
  #define RTL9300_SMI_REG_CHK4_CTRL_CHK4_REG_MASK                                                              (0x1F << RTL9300_SMI_REG_CHK4_CTRL_CHK4_REG_OFFSET)

#define RTL9300_SMI_REG_CHK4_PMSK_ADDR                                                                         (0xC2B8)
  #define RTL9300_SMI_REG_CHK4_PMSK_CHK4_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK4_PMSK_CHK4_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK4_PMSK_CHK4_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK4_DATA_ADDR                                                                         (0xC2BC)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK4_DATA_CHK4_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK4_DATA_CHK4_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK4_DATA_CHK4_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK4_RESULT_ADDR                                                                       (0xC2C0)
  #define RTL9300_SMI_REG_CHK4_RESULT_CHK4_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK4_RESULT_CHK4_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK4_RESULT_CHK4_RESULT_OFFSET)

#define RTL9300_SMI_REG_CHK5_CTRL_ADDR                                                                         (0xC2C4)
  #define RTL9300_SMI_REG_CHK5_CTRL_CHK5_MODE_OFFSET                                                           (21)
  #define RTL9300_SMI_REG_CHK5_CTRL_CHK5_MODE_MASK                                                             (0x3 << RTL9300_SMI_REG_CHK5_CTRL_CHK5_MODE_OFFSET)
  #define RTL9300_SMI_REG_CHK5_CTRL_CHK5_PAGE_OFFSET                                                           (5)
  #define RTL9300_SMI_REG_CHK5_CTRL_CHK5_PAGE_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK5_CTRL_CHK5_PAGE_OFFSET)
  #define RTL9300_SMI_REG_CHK5_CTRL_CHK5_REG_OFFSET                                                            (0)
  #define RTL9300_SMI_REG_CHK5_CTRL_CHK5_REG_MASK                                                              (0x1F << RTL9300_SMI_REG_CHK5_CTRL_CHK5_REG_OFFSET)

#define RTL9300_SMI_REG_CHK5_PMSK_ADDR                                                                         (0xC2C8)
  #define RTL9300_SMI_REG_CHK5_PMSK_CHK5_PMSK_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK5_PMSK_CHK5_PMSK_MASK                                                             (0xFFFFFFF << RTL9300_SMI_REG_CHK5_PMSK_CHK5_PMSK_OFFSET)

#define RTL9300_SMI_REG_CHK5_DATA_ADDR                                                                         (0xC2CC)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DMSK_OFFSET                                                           (16)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DMSK_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK5_DATA_CHK5_DMSK_OFFSET)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DATA_OFFSET                                                           (0)
  #define RTL9300_SMI_REG_CHK5_DATA_CHK5_DATA_MASK                                                             (0xFFFF << RTL9300_SMI_REG_CHK5_DATA_CHK5_DATA_OFFSET)

#define RTL9300_SMI_REG_CHK5_RESULT_ADDR                                                                       (0xC2D0)
  #define RTL9300_SMI_REG_CHK5_RESULT_CHK5_RESULT_OFFSET                                                       (0)
  #define RTL9300_SMI_REG_CHK5_RESULT_CHK5_RESULT_MASK                                                         (0xFFFFFFF << RTL9300_SMI_REG_CHK5_RESULT_CHK5_RESULT_OFFSET)

#define RTL9300_LINK_DELAY_CTRL_ADDR                                                                           (0xC2D4)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10G_OFFSET                                                      (5)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10G_MASK                                                        (0x3 << RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10G_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET                                          (3)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_MASK                                            (0x3 << RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET                                                      (0)
  #define RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10M_MASK                                                        (0x7 << RTL9300_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET)

#define RTL9300_MAC_LINK_STS_ADDR                                                                              (0xC2D8)
  #define RTL9300_MAC_LINK_STS_LINK_STS_28_0_OFFSET                                                            (0)
  #define RTL9300_MAC_LINK_STS_LINK_STS_28_0_MASK                                                              (0x1FFFFFFF << RTL9300_MAC_LINK_STS_LINK_STS_28_0_OFFSET)

#define RTL9300_MAC_LINK_MEDIA_STS_ADDR                                                                        (0xC2DC)
  #define RTL9300_MAC_LINK_MEDIA_STS_MEDIA_STS_28_0_OFFSET                                                     (0)
  #define RTL9300_MAC_LINK_MEDIA_STS_MEDIA_STS_28_0_MASK                                                       (0x1FFFFFFF << RTL9300_MAC_LINK_MEDIA_STS_MEDIA_STS_28_0_OFFSET)

#define RTL9300_MAC_LINK_SPD_STS_ADDR(port)                                                                    (0xC2E0 + (((port / 10) << 2))) /* port: 0-27 */
  #define RTL9300_MAC_LINK_SPD_STS_SPD_STS_28_0_OFFSET(port)                                                   ((port % 0xA) * 3)
  #define RTL9300_MAC_LINK_SPD_STS_SPD_STS_28_0_MASK(port)                                                     (0x7 << RTL9300_MAC_LINK_SPD_STS_SPD_STS_28_0_OFFSET(port))

#define RTL9300_MAC_GLITE_STS_ADDR                                                                             (0xC2EC)
  #define RTL9300_MAC_GLITE_STS_GLITE_STS_28_0_OFFSET                                                          (0)
  #define RTL9300_MAC_GLITE_STS_GLITE_STS_28_0_MASK                                                            (0x1FFFFFFF << RTL9300_MAC_GLITE_STS_GLITE_STS_28_0_OFFSET)

#define RTL9300_MAC_LINK_DUP_STS_ADDR                                                                          (0xC2F0)
  #define RTL9300_MAC_LINK_DUP_STS_DUP_STS_28_0_OFFSET                                                         (0)
  #define RTL9300_MAC_LINK_DUP_STS_DUP_STS_28_0_MASK                                                           (0x1FFFFFFF << RTL9300_MAC_LINK_DUP_STS_DUP_STS_28_0_OFFSET)

#define RTL9300_MAC_TX_PAUSE_STS_ADDR                                                                          (0xC2F4)
  #define RTL9300_MAC_TX_PAUSE_STS_TX_PAUSE_STS_28_0_OFFSET                                                    (0)
  #define RTL9300_MAC_TX_PAUSE_STS_TX_PAUSE_STS_28_0_MASK                                                      (0x1FFFFFFF << RTL9300_MAC_TX_PAUSE_STS_TX_PAUSE_STS_28_0_OFFSET)

#define RTL9300_MAC_RX_PAUSE_STS_ADDR                                                                          (0xC2F8)
  #define RTL9300_MAC_RX_PAUSE_STS_RX_PAUSE_STS_28_0_OFFSET                                                    (0)
  #define RTL9300_MAC_RX_PAUSE_STS_RX_PAUSE_STS_28_0_MASK                                                      (0x1FFFFFFF << RTL9300_MAC_RX_PAUSE_STS_RX_PAUSE_STS_28_0_OFFSET)

#define RTL9300_MAC_EEE_ABLTY_ADDR                                                                             (0xC2FC)
  #define RTL9300_MAC_EEE_ABLTY_EEE_ABLTY_28_0_OFFSET                                                          (0)
  #define RTL9300_MAC_EEE_ABLTY_EEE_ABLTY_28_0_MASK                                                            (0x1FFFFFFF << RTL9300_MAC_EEE_ABLTY_EEE_ABLTY_28_0_OFFSET)

#define RTL9300_MAC_MSTR_SLV_STS_ADDR                                                                          (0xC300)
  #define RTL9300_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_MASK                                                      (0x1FFFFFFF << RTL9300_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET)

#define RTL9300_MAC_MSTR_SLV_FAULT_STS_ADDR                                                                    (0xC304)
  #define RTL9300_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET                                        (0)
  #define RTL9300_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_MASK                                          (0x1FFFFFFF << RTL9300_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_STS_ADDR                                                                              (0xC308)
  #define RTL9300_PHY_LINK_STS_LINK_STS_27_0_OFFSET                                                            (0)
  #define RTL9300_PHY_LINK_STS_LINK_STS_27_0_MASK                                                              (0xFFFFFFF << RTL9300_PHY_LINK_STS_LINK_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_MEDIA_STS_ADDR                                                                        (0xC30C)
  #define RTL9300_PHY_LINK_MEDIA_STS_MEDIA_STS_27_0_OFFSET                                                     (0)
  #define RTL9300_PHY_LINK_MEDIA_STS_MEDIA_STS_27_0_MASK                                                       (0xFFFFFFF << RTL9300_PHY_LINK_MEDIA_STS_MEDIA_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_SPD_STS_ADDR(port)                                                                    (0xC310 + (((port / 10) << 2))) /* port: 0-27 */
  #define RTL9300_PHY_LINK_SPD_STS_SPD_STS_27_0_OFFSET(port)                                                   ((port % 0xA) * 3)
  #define RTL9300_PHY_LINK_SPD_STS_SPD_STS_27_0_MASK(port)                                                     (0x7 << RTL9300_PHY_LINK_SPD_STS_SPD_STS_27_0_OFFSET(port))

#define RTL9300_PHY_GLITE_STS_ADDR                                                                             (0xC31C)
  #define RTL9300_PHY_GLITE_STS_GLITE_STS_27_0_OFFSET                                                          (0)
  #define RTL9300_PHY_GLITE_STS_GLITE_STS_27_0_MASK                                                            (0xFFFFFFF << RTL9300_PHY_GLITE_STS_GLITE_STS_27_0_OFFSET)

#define RTL9300_PHY_LINK_DUP_STS_ADDR                                                                          (0xC320)
  #define RTL9300_PHY_LINK_DUP_STS_DUP_STS_27_0_OFFSET                                                         (0)
  #define RTL9300_PHY_LINK_DUP_STS_DUP_STS_27_0_MASK                                                           (0xFFFFFFF << RTL9300_PHY_LINK_DUP_STS_DUP_STS_27_0_OFFSET)

#define RTL9300_PHY_TX_PAUSE_STS_ADDR                                                                          (0xC324)
  #define RTL9300_PHY_TX_PAUSE_STS_TX_PAUSE_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_PHY_TX_PAUSE_STS_TX_PAUSE_STS_27_0_MASK                                                      (0xFFFFFFF << RTL9300_PHY_TX_PAUSE_STS_TX_PAUSE_STS_27_0_OFFSET)

#define RTL9300_PHY_RX_PAUSE_STS_ADDR                                                                          (0xC328)
  #define RTL9300_PHY_RX_PAUSE_STS_RX_PAUSE_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_PHY_RX_PAUSE_STS_RX_PAUSE_STS_27_0_MASK                                                      (0xFFFFFFF << RTL9300_PHY_RX_PAUSE_STS_RX_PAUSE_STS_27_0_OFFSET)

#define RTL9300_PHY_EEE_ABLTY_ADDR                                                                             (0xC32C)
  #define RTL9300_PHY_EEE_ABLTY_EEE_ABLTY_27_0_OFFSET                                                          (0)
  #define RTL9300_PHY_EEE_ABLTY_EEE_ABLTY_27_0_MASK                                                            (0xFFFFFFF << RTL9300_PHY_EEE_ABLTY_EEE_ABLTY_27_0_OFFSET)

#define RTL9300_PHY_MSTR_SLV_STS_ADDR                                                                          (0xC330)
  #define RTL9300_PHY_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET                                                    (0)
  #define RTL9300_PHY_MSTR_SLV_STS_MSTR_SLV_STS_27_0_MASK                                                      (0xFFFFFFF << RTL9300_PHY_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET)

#define RTL9300_PHY_MSTR_SLV_FAULT_STS_ADDR                                                                    (0xC334)
  #define RTL9300_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET                                        (0)
  #define RTL9300_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_MASK                                          (0xFFFFFFF << RTL9300_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_0_ADDR                                                                     (0xC338)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET                                                        (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_MASK                                                          (0xFFFFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_1_ADDR                                                                     (0xC33C)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_OFFSET                                                    (20)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_MASK                                                      (0x1F << RTL9300_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_OFFSET                                                   (15)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_MASK                                                     (0x1F << RTL9300_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_15_0_OFFSET                                                  (3)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_15_0_MASK                                                    (0xFFF << RTL9300_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_15_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET                                                            (2)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_RWOP_MASK                                                              (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET                                                            (1)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_TYPE_MASK                                                              (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET                                                             (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_1_CMD_MASK                                                               (0x1 << RTL9300_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_2_ADDR                                                                     (0xC340)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_OFFSET                                                     (16)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_MASK                                                       (0xFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET                                                       (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_MASK                                                         (0xFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET)

#define RTL9300_SMI_ACCESS_PHY_CTRL_3_ADDR                                                                     (0xC344)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_OFFSET                                                   (16)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_MASK                                                     (0x1F << RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_OFFSET)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_OFFSET                                                    (0)
  #define RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_MASK                                                      (0xFFFF << RTL9300_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_OFFSET)

#define RTL9300_SMI_PORT0_5_ADDR_CTRL_ADDR                                                                     (0xC348)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET                                                      (25)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET                                                      (20)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET                                                      (15)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET                                                      (10)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET                                                      (5)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET                                                      (0)
  #define RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_MASK                                                        (0x1F << RTL9300_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET)

#define RTL9300_SMI_PORT6_11_ADDR_CTRL_ADDR                                                                    (0xC34C)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_OFFSET                                                    (25)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_MASK                                                      (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_OFFSET                                                    (20)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_MASK                                                      (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_OFFSET                                                     (15)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_OFFSET                                                     (10)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_OFFSET                                                     (5)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_OFFSET)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_OFFSET                                                     (0)
  #define RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_MASK                                                       (0x1F << RTL9300_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_OFFSET)

#define RTL9300_SMI_PORT12_17_ADDR_CTRL_ADDR                                                                   (0xC350)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_OFFSET                                                   (25)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_OFFSET                                                   (20)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_OFFSET                                                   (15)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_OFFSET                                                   (10)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_OFFSET                                                   (5)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_OFFSET)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_OFFSET                                                   (0)
  #define RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_OFFSET)

#define RTL9300_SMI_PORT18_23_ADDR_CTRL_ADDR                                                                   (0xC354)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_OFFSET                                                   (25)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_OFFSET                                                   (20)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_OFFSET                                                   (15)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_OFFSET                                                   (10)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_OFFSET                                                   (5)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_OFFSET)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_OFFSET                                                   (0)
  #define RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_OFFSET)

#define RTL9300_SMI_PORT24_27_ADDR_CTRL_ADDR                                                                   (0xC358)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_OFFSET                                                   (15)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_OFFSET)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_OFFSET                                                   (10)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_OFFSET)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_OFFSET                                                   (5)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_OFFSET)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_OFFSET                                                   (0)
  #define RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_MASK                                                     (0x1F << RTL9300_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_OFFSET)

#define RTL9300_SDS_MODE_ADJ_CTRL_ADDR                                                                         (0xC35C)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_10G_SDS_MODE_SEL_OFFSET                                                (12)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_10G_SDS_MODE_SEL_MASK                                                  (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P27_10G_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_10G_SDS_MODE_SEL_OFFSET                                                (11)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_10G_SDS_MODE_SEL_MASK                                                  (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P26_10G_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_10G_SDS_MODE_SEL_OFFSET                                                (10)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_10G_SDS_MODE_SEL_MASK                                                  (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P25_10G_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_10G_SDS_MODE_SEL_OFFSET                                                (9)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_10G_SDS_MODE_SEL_MASK                                                  (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P24_10G_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_10G_SDS_MODE_SEL_OFFSET                                             (7)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_10G_SDS_MODE_SEL_MASK                                               (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_10G_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_1G_SDS_MODE_SEL_OFFSET                                              (5)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_1G_SDS_MODE_SEL_MASK                                                (0x3 << RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_1G_SDS_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_ADJ_OFFSET                                                    (4)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P27_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_ADJ_OFFSET                                                    (3)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P26_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_ADJ_OFFSET                                                    (2)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P25_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_ADJ_OFFSET                                                    (1)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_ADJ_MASK                                                      (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P24_SDS_MODE_ADJ_OFFSET)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_SDS_MODE_ADJ_OFFSET                                                 (0)
  #define RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_SDS_MODE_ADJ_MASK                                                   (0x1 << RTL9300_SDS_MODE_ADJ_CTRL_P23_P0_SDS_MODE_ADJ_OFFSET)

#define RTL9300_MAC_EFUSE_CTRL_ADDR                                                                            (0xBECC)
  #define RTL9300_MAC_EFUSE_CTRL_BONDING_DEFINE_EN_OFFSET                                                      (18)
  #define RTL9300_MAC_EFUSE_CTRL_BONDING_DEFINE_EN_MASK                                                        (0x1 << RTL9300_MAC_EFUSE_CTRL_BONDING_DEFINE_EN_OFFSET)
  #define RTL9300_MAC_EFUSE_CTRL_DUMMY_BONDING_11_23_OFFSET                                                    (5)
  #define RTL9300_MAC_EFUSE_CTRL_DUMMY_BONDING_11_23_MASK                                                      (0x1FFF << RTL9300_MAC_EFUSE_CTRL_DUMMY_BONDING_11_23_OFFSET)
  #define RTL9300_MAC_EFUSE_CTRL_EN_DRAM_OFFSET                                                                (4)
  #define RTL9300_MAC_EFUSE_CTRL_EN_DRAM_MASK                                                                  (0x1 << RTL9300_MAC_EFUSE_CTRL_EN_DRAM_OFFSET)
  #define RTL9300_MAC_EFUSE_CTRL_CHIP_MODE_3_0_OFFSET                                                          (0)
  #define RTL9300_MAC_EFUSE_CTRL_CHIP_MODE_3_0_MASK                                                            (0xF << RTL9300_MAC_EFUSE_CTRL_CHIP_MODE_3_0_OFFSET)

#define RTL9300_BONDING_REDEFINE_REG_ADDR                                                                      (0x80)
  #define RTL9300_BONDING_REDEFINE_REG_DUMMY_BONDING_11_23_OFFSET                                              (5)
  #define RTL9300_BONDING_REDEFINE_REG_DUMMY_BONDING_11_23_MASK                                                (0x1FFF << RTL9300_BONDING_REDEFINE_REG_DUMMY_BONDING_11_23_OFFSET)
  #define RTL9300_BONDING_REDEFINE_REG_EN_DRAM_OFFSET                                                          (4)
  #define RTL9300_BONDING_REDEFINE_REG_EN_DRAM_MASK                                                            (0x1 << RTL9300_BONDING_REDEFINE_REG_EN_DRAM_OFFSET)
  #define RTL9300_BONDING_REDEFINE_REG_CHIP_MODE_3_0_OFFSET                                                    (0)
  #define RTL9300_BONDING_REDEFINE_REG_CHIP_MODE_3_0_MASK                                                      (0xF << RTL9300_BONDING_REDEFINE_REG_CHIP_MODE_3_0_OFFSET)

#define RTL9300_MAC_L2_GLOBAL_CTRL0_ADDR                                                                       (0xBED0)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_OFFSET                                                      (29)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_MASK                                                        (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_OFFSET                                             (28)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_MASK                                               (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_OFFSET                                                (27)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_MASK                                                  (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_OFFSET                                                    (25)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_MASK                                                      (0x3 << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_OFFSET                                                     (23)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_MASK                                                       (0x3 << RTL9300_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_COMPS_EN_OFFSET                                          (22)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_COMPS_EN_MASK                                            (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_SEL_OFFSET                                               (21)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_SEL_MASK                                                 (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_1G_100M_10M_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_COMPS_EN_OFFSET                                                 (20)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_COMPS_EN_MASK                                                   (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_SEL_OFFSET                                                      (19)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_SEL_MASK                                                        (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_2P5G_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_COMPS_EN_OFFSET                                                  (18)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_COMPS_EN_MASK                                                    (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_COMPS_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_SEL_OFFSET                                                       (17)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_SEL_MASK                                                         (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IPG_10G_SEL_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_OFFSET                                                    (16)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_MASK                                                      (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_OFFSET                                                    (15)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_MASK                                                      (0x1 << RTL9300_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10G_OFFSET                                                 (10)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10G_MASK                                                   (0x1F << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10G_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_OFFSET                                             (5)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_MASK                                               (0x1F << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_OFFSET)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_OFFSET                                            (0)
  #define RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_MASK                                              (0x1F << RTL9300_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_OFFSET)

#define RTL9300_MAC_L2_GLOBAL_CTRL1_ADDR                                                                       (0xBED4)
  #define RTL9300_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_OFFSET                                                   (0)
  #define RTL9300_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_MASK                                                     (0x7F << RTL9300_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_OFFSET)

#define RTL9300_MAC_L2_PORT_CTRL_ADDR(port)                                                                    (0x3208 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET                                                  (5)
  #define RTL9300_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_MASK                                                    (0x1 << RTL9300_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_OFFSET                                                        (4)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_MASK                                                          (0x1 << RTL9300_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET                                                     (3)
  #define RTL9300_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_MASK                                                       (0x1 << RTL9300_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET                                                           (2)
  #define RTL9300_MAC_L2_PORT_CTRL_BYP_TX_CRC_MASK                                                             (0x1 << RTL9300_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_TX_EN_OFFSET                                                                (1)
  #define RTL9300_MAC_L2_PORT_CTRL_TX_EN_MASK                                                                  (0x1 << RTL9300_MAC_L2_PORT_CTRL_TX_EN_OFFSET)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_EN_OFFSET                                                                (0)
  #define RTL9300_MAC_L2_PORT_CTRL_RX_EN_MASK                                                                  (0x1 << RTL9300_MAC_L2_PORT_CTRL_RX_EN_OFFSET)

#define RTL9300_MAC_L2_PADDING_SEL_ADDR                                                                        (0xBED8)
  #define RTL9300_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET                                                        (0)
  #define RTL9300_MAC_L2_PADDING_SEL_PADDING_SEL_MASK                                                          (0xFF << RTL9300_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET)

#define RTL9300_MAC_L2_CPU_PORT_CTRL_ADDR                                                                      (0xBEDC)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_EXT_CPU_SEL_OFFSET                                                      (1)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_EXT_CPU_SEL_MASK                                                        (0x1 << RTL9300_MAC_L2_CPU_PORT_CTRL_EXT_CPU_SEL_OFFSET)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_CPU_PORT_OFFSET                                                         (0)
  #define RTL9300_MAC_L2_CPU_PORT_CTRL_CPU_PORT_MASK                                                           (0x1 << RTL9300_MAC_L2_CPU_PORT_CTRL_CPU_PORT_OFFSET)

#define RTL9300_MAC_L2_CASCADE_CTRL_ADDR                                                                       (0xBEE0)
  #define RTL9300_MAC_L2_CASCADE_CTRL_ROLE_OFFSET                                                              (0)
  #define RTL9300_MAC_L2_CASCADE_CTRL_ROLE_MASK                                                                (0x1 << RTL9300_MAC_L2_CASCADE_CTRL_ROLE_OFFSET)

#define RTL9300_MAC_L2_CPU_TAG_ID_CTRL_ADDR                                                                    (0xBEE4)
  #define RTL9300_MAC_L2_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET                                                     (0)
  #define RTL9300_MAC_L2_CPU_TAG_ID_CTRL_CPU_TAG_ID_MASK                                                       (0xFFFF << RTL9300_MAC_L2_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET)

#define RTL9300_MAC_L2_ADDR_CTRL_ADDR                                                                          (0xBEE8)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET                                                    (32)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_MASK                                                      (0xFFFF << RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET                                                     (0)
  #define RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_MASK                                                       (0xFFFFFFFF << RTL9300_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET)

#define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_ADDR(port)                                                            (0x320C + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET                                              (28)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_MASK                                                (0x1 << RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET                                         (14)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_MASK                                           (0x3FFF << RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_10G_SEL_OFFSET                                      (0)
  #define RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_10G_SEL_MASK                                        (0x3FFF << RTL9300_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_10G_SEL_OFFSET)

#define RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_ADDR                                                                   (0x9C00)
  #define RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_OFFSET                                           (0)
  #define RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_MASK                                             (0x3FFF << RTL9300_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_0_ADDR                                                                       (0x84)
  #define RTL9300_MAC_INT_GPHY_CTRL_0_DBGO_WRAP_GPHY_SEL_OFFSET                                                (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_0_DBGO_WRAP_GPHY_SEL_MASK                                                  (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_0_DBGO_WRAP_GPHY_SEL_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_0_EN_RTT2_OFFSET                                                           (1)
  #define RTL9300_MAC_INT_GPHY_CTRL_0_EN_RTT2_MASK                                                             (0x1 << RTL9300_MAC_INT_GPHY_CTRL_0_EN_RTT2_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_0_EN_RTT1_OFFSET                                                           (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_0_EN_RTT1_MASK                                                             (0x1 << RTL9300_MAC_INT_GPHY_CTRL_0_EN_RTT1_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_1_ADDR                                                                       (0x88)
  #define RTL9300_MAC_INT_GPHY_CTRL_1_DBGO_WRAP_GPHY_OFFSET                                                    (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_1_DBGO_WRAP_GPHY_MASK                                                      (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_1_DBGO_WRAP_GPHY_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_2_ADDR                                                                       (0x8C)
  #define RTL9300_MAC_INT_GPHY_CTRL_2_CFG_RST_RXFIFO_OFFSET                                                    (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_2_CFG_RST_RXFIFO_MASK                                                      (0xFF << RTL9300_MAC_INT_GPHY_CTRL_2_CFG_RST_RXFIFO_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_2_PCSXF_RXFIFO_ERR_OFFSET                                                  (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_2_PCSXF_RXFIFO_ERR_MASK                                                    (0xFF << RTL9300_MAC_INT_GPHY_CTRL_2_PCSXF_RXFIFO_ERR_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_3_ADDR                                                                       (0x90)
  #define RTL9300_MAC_INT_GPHY_CTRL_3_CFG_POLL_PERIOD_OFFSET                                                   (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_3_CFG_POLL_PERIOD_MASK                                                     (0xFF << RTL9300_MAC_INT_GPHY_CTRL_3_CFG_POLL_PERIOD_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_3_CFG_PCSXF_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_3_CFG_PCSXF_MASK                                                           (0xF << RTL9300_MAC_INT_GPHY_CTRL_3_CFG_PCSXF_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_4_ADDR                                                                       (0x94)
  #define RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_RD_OFFSET                                                    (24)
  #define RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_RD_MASK                                                      (0x1 << RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_RD_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_WRMSK_OFFSET                                                 (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_WRMSK_MASK                                                   (0x1 << RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_WRMSK_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_WRBUS_OFFSET                                                 (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_WRBUS_MASK                                                   (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_4_CFG_HOTCMD2_WRBUS_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_5_ADDR                                                                       (0x98)
  #define RTL9300_MAC_INT_GPHY_CTRL_5_CFG_HOTCMD2_INV_OFFSET                                                   (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_5_CFG_HOTCMD2_INV_MASK                                                     (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_5_CFG_HOTCMD2_INV_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_5_CFG_HOTCMD2_ADR_OFFSET                                                   (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_5_CFG_HOTCMD2_ADR_MASK                                                     (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_5_CFG_HOTCMD2_ADR_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_6_ADDR                                                                       (0x9C)
  #define RTL9300_MAC_INT_GPHY_CTRL_6_HOTCMD2_TX_TRG_OFFSET                                                    (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_6_HOTCMD2_TX_TRG_MASK                                                      (0xFF << RTL9300_MAC_INT_GPHY_CTRL_6_HOTCMD2_TX_TRG_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_6_HOTCMD2_RX_TRG_OFFSET                                                    (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_6_HOTCMD2_RX_TRG_MASK                                                      (0xFF << RTL9300_MAC_INT_GPHY_CTRL_6_HOTCMD2_RX_TRG_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_7_ADDR                                                                       (0xA0)
  #define RTL9300_MAC_INT_GPHY_CTRL_7_CFG_GETPOWCTRL_ADR_OFFSET                                                (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_7_CFG_GETPOWCTRL_ADR_MASK                                                  (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_7_CFG_GETPOWCTRL_ADR_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_7_CFG_GETPOWCTRL_BIT_OFFSET                                                (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_7_CFG_GETPOWCTRL_BIT_MASK                                                  (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_7_CFG_GETPOWCTRL_BIT_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_8_ADDR                                                                       (0xA4)
  #define RTL9300_MAC_INT_GPHY_CTRL_8_CFG_PERI_WRBUS1_OFFSET                                                   (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_8_CFG_PERI_WRBUS1_MASK                                                     (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_8_CFG_PERI_WRBUS1_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_8_CFG_PERI_WRBUS0_OFFSET                                                   (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_8_CFG_PERI_WRBUS0_MASK                                                     (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_8_CFG_PERI_WRBUS0_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_9_ADDR                                                                       (0xA8)
  #define RTL9300_MAC_INT_GPHY_CTRL_9_CFG_PERI_WRBUS3_OFFSET                                                   (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_9_CFG_PERI_WRBUS3_MASK                                                     (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_9_CFG_PERI_WRBUS3_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_9_CFG_PERI_WRBUS2_OFFSET                                                   (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_9_CFG_PERI_WRBUS2_MASK                                                     (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_9_CFG_PERI_WRBUS2_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_10_ADDR                                                                      (0xAC)
  #define RTL9300_MAC_INT_GPHY_CTRL_10_CFG_PERI_INV_EN1_OFFSET                                                 (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_10_CFG_PERI_INV_EN1_MASK                                                   (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_10_CFG_PERI_INV_EN1_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_10_CFG_PERI_INV_EN0_OFFSET                                                 (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_10_CFG_PERI_INV_EN0_MASK                                                   (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_10_CFG_PERI_INV_EN0_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_11_ADDR                                                                      (0xB0)
  #define RTL9300_MAC_INT_GPHY_CTRL_11_CFG_PERI_INV_EN3_OFFSET                                                 (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_11_CFG_PERI_INV_EN3_MASK                                                   (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_11_CFG_PERI_INV_EN3_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_11_CFG_PERI_INV_EN2_OFFSET                                                 (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_11_CFG_PERI_INV_EN2_MASK                                                   (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_11_CFG_PERI_INV_EN2_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_12_ADDR                                                                      (0xB4)
  #define RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_CMDS_RD_OFFSET                                                 (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_CMDS_RD_MASK                                                   (0xF << RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_CMDS_RD_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_CMDS_WR_OFFSET                                                 (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_CMDS_WR_MASK                                                   (0xF << RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_CMDS_WR_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_WRMSK_EN_OFFSET                                                (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_WRMSK_EN_MASK                                                  (0x1F << RTL9300_MAC_INT_GPHY_CTRL_12_CFG_PERI_WRMSK_EN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_13_ADDR                                                                      (0xB8)
  #define RTL9300_MAC_INT_GPHY_CTRL_13_CFG_PERI_ADR1_OFFSET                                                    (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_13_CFG_PERI_ADR1_MASK                                                      (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_13_CFG_PERI_ADR1_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_13_CFG_PERI_ADR0_OFFSET                                                    (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_13_CFG_PERI_ADR0_MASK                                                      (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_13_CFG_PERI_ADR0_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_14_ADDR                                                                      (0xBC)
  #define RTL9300_MAC_INT_GPHY_CTRL_14_CFG_PERI_ADR3_OFFSET                                                    (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_14_CFG_PERI_ADR3_MASK                                                      (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_14_CFG_PERI_ADR3_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_14_CFG_PERI_ADR2_OFFSET                                                    (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_14_CFG_PERI_ADR2_MASK                                                      (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_14_CFG_PERI_ADR2_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_15_ADDR                                                                      (0xC0)
  #define RTL9300_MAC_INT_GPHY_CTRL_15_CFG_PHY_SDET_OFFSET                                                     (9)
  #define RTL9300_MAC_INT_GPHY_CTRL_15_CFG_PHY_SDET_MASK                                                       (0x3 << RTL9300_MAC_INT_GPHY_CTRL_15_CFG_PHY_SDET_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_15_CFG_BYPS_CHK_INI_OFFSET                                                 (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_15_CFG_BYPS_CHK_INI_MASK                                                   (0x1 << RTL9300_MAC_INT_GPHY_CTRL_15_CFG_BYPS_CHK_INI_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_15_CFG_OCP_TIMEOUT_OFFSET                                                  (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_15_CFG_OCP_TIMEOUT_MASK                                                    (0xFF << RTL9300_MAC_INT_GPHY_CTRL_15_CFG_OCP_TIMEOUT_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_16_ADDR                                                                      (0xC4)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_DISGIGA_OFFSET                                               (24)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_DISGIGA_MASK                                                 (0xFF << RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_DISGIGA_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_PWRUP_OFFSET                                                 (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_PWRUP_MASK                                                   (0xFF << RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_PWRUP_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_EEE_OFFSET                                                   (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_EEE_MASK                                                     (0xFF << RTL9300_MAC_INT_GPHY_CTRL_16_CFG_INIPHY_EEE_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_BASE_PHYAD_OFFSET                                                   (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_16_CFG_BASE_PHYAD_MASK                                                     (0x1F << RTL9300_MAC_INT_GPHY_CTRL_16_CFG_BASE_PHYAD_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_17_ADDR                                                                      (0xC8)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_MSK_MDI_OFFSET                                                      (24)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_MSK_MDI_MASK                                                        (0xFF << RTL9300_MAC_INT_GPHY_CTRL_17_CFG_MSK_MDI_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_BRD_PHYAD_OFFSET                                                    (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_BRD_PHYAD_MASK                                                      (0x1F << RTL9300_MAC_INT_GPHY_CTRL_17_CFG_BRD_PHYAD_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_PHY_BRD_MODE_OFFSET                                                 (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_PHY_BRD_MODE_MASK                                                   (0xFF << RTL9300_MAC_INT_GPHY_CTRL_17_CFG_PHY_BRD_MODE_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_COL2RXDV_OFFSET                                                     (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_17_CFG_COL2RXDV_MASK                                                       (0x1 << RTL9300_MAC_INT_GPHY_CTRL_17_CFG_COL2RXDV_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_18_ADDR                                                                      (0xCC)
  #define RTL9300_MAC_INT_GPHY_CTRL_18_CFG_HOTCMD1_DAT_OFFSET                                                  (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_18_CFG_HOTCMD1_DAT_MASK                                                    (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_18_CFG_HOTCMD1_DAT_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_18_CFG_HOTCMD1_ADR_OFFSET                                                  (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_18_CFG_HOTCMD1_ADR_MASK                                                    (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_18_CFG_HOTCMD1_ADR_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_19_ADDR                                                                      (0xD0)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_DCO_ESD_CLK_SEL_OFFSET                                                  (30)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_DCO_ESD_CLK_SEL_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_19_DCO_ESD_CLK_SEL_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_OREG_SSC_DIG_L_OFFSET                                                   (26)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_OREG_SSC_DIG_L_MASK                                                     (0xF << RTL9300_MAC_INT_GPHY_CTRL_19_OREG_SSC_DIG_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_SEL_DPLL_CLK_OFFSET                                                     (25)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_SEL_DPLL_CLK_MASK                                                       (0x1 << RTL9300_MAC_INT_GPHY_CTRL_19_SEL_DPLL_CLK_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_SEL_PHY_REFCK_OFFSET                                                    (24)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_SEL_PHY_REFCK_MASK                                                      (0x1 << RTL9300_MAC_INT_GPHY_CTRL_19_SEL_PHY_REFCK_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_SDET_OFFSET                                                             (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_SDET_MASK                                                               (0xFF << RTL9300_MAC_INT_GPHY_CTRL_19_SDET_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_PHY_FATAL_ERR_OFFSET                                                    (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_PHY_FATAL_ERR_MASK                                                      (0xFF << RTL9300_MAC_INT_GPHY_CTRL_19_PHY_FATAL_ERR_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_HOTCMD_PRD_EN_OFFSET                                                (7)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_HOTCMD_PRD_EN_MASK                                                  (0x1 << RTL9300_MAC_INT_GPHY_CTRL_19_CFG_HOTCMD_PRD_EN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_HOTCMD_EN_OFFSET                                                    (4)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_HOTCMD_EN_MASK                                                      (0x7 << RTL9300_MAC_INT_GPHY_CTRL_19_CFG_HOTCMD_EN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_PLL_PWRSW_EN_OFFSET                                                 (3)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_PLL_PWRSW_EN_MASK                                                   (0x1 << RTL9300_MAC_INT_GPHY_CTRL_19_CFG_PLL_PWRSW_EN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_T_CHG_OFFSET                                                        (1)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_CFG_T_CHG_MASK                                                          (0x3 << RTL9300_MAC_INT_GPHY_CTRL_19_CFG_T_CHG_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_PATCH_PHY_DONE_OFFSET                                                   (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_19_PATCH_PHY_DONE_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_19_PATCH_PHY_DONE_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_20_ADDR                                                                      (0xD928)
  #define RTL9300_MAC_INT_GPHY_CTRL_20_RG0X_CEN_OFFSET                                                         (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_20_RG0X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_20_RG0X_CEN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_20_RG1X_CEN_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_20_RG1X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_20_RG1X_CEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_21_ADDR                                                                      (0xD92C)
  #define RTL9300_MAC_INT_GPHY_CTRL_21_RG2X_CEN_OFFSET                                                         (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_21_RG2X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_21_RG2X_CEN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_21_RG3X_CEN_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_21_RG3X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_21_RG3X_CEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_22_ADDR                                                                      (0xD930)
  #define RTL9300_MAC_INT_GPHY_CTRL_22_RG4X_CEN_OFFSET                                                         (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_22_RG4X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_22_RG4X_CEN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_22_RG5X_CEN_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_22_RG5X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_22_RG5X_CEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_23_ADDR                                                                      (0xD934)
  #define RTL9300_MAC_INT_GPHY_CTRL_23_RG6X_CEN_OFFSET                                                         (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_23_RG6X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_23_RG6X_CEN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_23_RG7X_CEN_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_23_RG7X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_23_RG7X_CEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_24_ADDR                                                                      (0xD938)
  #define RTL9300_MAC_INT_GPHY_CTRL_24_RG8X_CEN_OFFSET                                                         (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_24_RG8X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_24_RG8X_CEN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_24_RG9X_CEN_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_24_RG9X_CEN_MASK                                                           (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_24_RG9X_CEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_25_ADDR                                                                      (0xD93C)
  #define RTL9300_MAC_INT_GPHY_CTRL_25_RG10X_CEN_OFFSET                                                        (16)
  #define RTL9300_MAC_INT_GPHY_CTRL_25_RG10X_CEN_MASK                                                          (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_25_RG10X_CEN_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_25_RG11X_CEN_OFFSET                                                        (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_25_RG11X_CEN_MASK                                                          (0xFFFF << RTL9300_MAC_INT_GPHY_CTRL_25_RG11X_CEN_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_26_ADDR                                                                      (0xD940)
  #define RTL9300_MAC_INT_GPHY_CTRL_26_RG0X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_26_RG0X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_26_RG0X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_27_ADDR                                                                      (0xD944)
  #define RTL9300_MAC_INT_GPHY_CTRL_27_RG1X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_27_RG1X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_27_RG1X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_28_ADDR                                                                      (0xD948)
  #define RTL9300_MAC_INT_GPHY_CTRL_28_RG2X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_28_RG2X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_28_RG2X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_29_ADDR                                                                      (0xD94C)
  #define RTL9300_MAC_INT_GPHY_CTRL_29_RG3X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_29_RG3X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_29_RG3X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_30_ADDR                                                                      (0xD950)
  #define RTL9300_MAC_INT_GPHY_CTRL_30_RG4X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_30_RG4X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_30_RG4X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_31_ADDR                                                                      (0xD954)
  #define RTL9300_MAC_INT_GPHY_CTRL_31_RG5X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_31_RG5X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_31_RG5X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_32_ADDR                                                                      (0xD958)
  #define RTL9300_MAC_INT_GPHY_CTRL_32_RG6X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_32_RG6X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_32_RG6X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_33_ADDR                                                                      (0xD95C)
  #define RTL9300_MAC_INT_GPHY_CTRL_33_RG7X_PLL_OFFSET                                                         (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_33_RG7X_PLL_MASK                                                           (0xFFFFFFFF << RTL9300_MAC_INT_GPHY_CTRL_33_RG7X_PLL_OFFSET)

#define RTL9300_MAC_INT_GPHY_CTRL_34_ADDR                                                                      (0xD960)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN7_CEN_L_OFFSET                                                   (15)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN7_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN7_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN6_CEN_L_OFFSET                                                   (14)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN6_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN6_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN5_CEN_L_OFFSET                                                   (13)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN5_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN5_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN4_CEN_L_OFFSET                                                   (12)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN4_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN4_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN3_CEN_L_OFFSET                                                   (11)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN3_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN3_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN2_CEN_L_OFFSET                                                   (10)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN2_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN2_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN1_CEN_L_OFFSET                                                   (9)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN1_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN1_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN0_CEN_L_OFFSET                                                   (8)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN0_CEN_L_MASK                                                     (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_IN0_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT7_CEN_L_OFFSET                                                  (7)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT7_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT7_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT6_CEN_L_OFFSET                                                  (6)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT6_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT6_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT5_CEN_L_OFFSET                                                  (5)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT5_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT5_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT4_CEN_L_OFFSET                                                  (4)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT4_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT4_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT3_CEN_L_OFFSET                                                  (3)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT3_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT3_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT2_CEN_L_OFFSET                                                  (2)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT2_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT2_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT1_CEN_L_OFFSET                                                  (1)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT1_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT1_CEN_L_OFFSET)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT0_CEN_L_OFFSET                                                  (0)
  #define RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT0_CEN_L_MASK                                                    (0x1 << RTL9300_MAC_INT_GPHY_CTRL_34_RSVD_OUT0_CEN_L_OFFSET)

#define RTL9300_INT_GPHY_SSC_CTRL_0_ADDR                                                                       (0xD4)
  #define RTL9300_INT_GPHY_SSC_CTRL_0_PH_RSTB_125M_REG_OFFSET                                                  (0)
  #define RTL9300_INT_GPHY_SSC_CTRL_0_PH_RSTB_125M_REG_MASK                                                    (0x1 << RTL9300_INT_GPHY_SSC_CTRL_0_PH_RSTB_125M_REG_OFFSET)

#define RTL9300_INT_GPHY_SSC_CTRL_1_ADDR                                                                       (0xD8)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_CNT_125M_OFFSET                                                    (24)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_CNT_125M_MASK                                                      (0x7F << RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_CNT_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_B_125M_OFFSET                                                      (23)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_B_125M_MASK                                                        (0x1 << RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_B_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_A_125M_OFFSET                                                      (22)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_A_125M_MASK                                                        (0x1 << RTL9300_INT_GPHY_SSC_CTRL_1_PHSFT_A_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_DLL_MODE_125M_OFFSET                                                     (20)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_DLL_MODE_125M_MASK                                                       (0x3 << RTL9300_INT_GPHY_SSC_CTRL_1_DLL_MODE_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PN_POLY_DEG_125M_OFFSET                                                  (16)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PN_POLY_DEG_125M_MASK                                                    (0xF << RTL9300_INT_GPHY_SSC_CTRL_1_PN_POLY_DEG_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHASE_LIM_SEL_125M_OFFSET                                                (8)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHASE_LIM_SEL_125M_MASK                                                  (0xFF << RTL9300_INT_GPHY_SSC_CTRL_1_PHASE_LIM_SEL_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_SSC_MODE_125M_OFFSET                                                     (7)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_SSC_MODE_125M_MASK                                                       (0x1 << RTL9300_INT_GPHY_SSC_CTRL_1_SSC_MODE_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_SSC_EN_125M_OFFSET                                                       (6)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_SSC_EN_125M_MASK                                                         (0x1 << RTL9300_INT_GPHY_SSC_CTRL_1_SSC_EN_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHASE_LIM_EN_125M_OFFSET                                                 (5)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PHASE_LIM_EN_125M_MASK                                                   (0x1 << RTL9300_INT_GPHY_SSC_CTRL_1_PHASE_LIM_EN_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_SSC_TYPE_125M_OFFSET                                                     (4)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_SSC_TYPE_125M_MASK                                                       (0x1 << RTL9300_INT_GPHY_SSC_CTRL_1_SSC_TYPE_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PH_GCODE_125M_OFFSET                                                     (0)
  #define RTL9300_INT_GPHY_SSC_CTRL_1_PH_GCODE_125M_MASK                                                       (0xF << RTL9300_INT_GPHY_SSC_CTRL_1_PH_GCODE_125M_OFFSET)

#define RTL9300_INT_GPHY_SSC_CTRL_2_ADDR                                                                       (0xDC)
  #define RTL9300_INT_GPHY_SSC_CTRL_2_PN_POLY_SEL_125M_OFFSET                                                  (16)
  #define RTL9300_INT_GPHY_SSC_CTRL_2_PN_POLY_SEL_125M_MASK                                                    (0xFFFF << RTL9300_INT_GPHY_SSC_CTRL_2_PN_POLY_SEL_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_2_RDM_SEED_125M_OFFSET                                                     (0)
  #define RTL9300_INT_GPHY_SSC_CTRL_2_RDM_SEED_125M_MASK                                                       (0xFFFF << RTL9300_INT_GPHY_SSC_CTRL_2_RDM_SEED_125M_OFFSET)

#define RTL9300_INT_GPHY_SSC_CTRL_3_ADDR                                                                       (0xE0)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_UPLDN0_125M_OFFSET                                                   (31)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_UPLDN0_125M_MASK                                                     (0x1 << RTL9300_INT_GPHY_SSC_CTRL_3_SSC_UPLDN0_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_TESTMODE_125M_OFFSET                                                 (29)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_TESTMODE_125M_MASK                                                   (0x3 << RTL9300_INT_GPHY_SSC_CTRL_3_SSC_TESTMODE_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_OFFSET_125M_OFFSET                                                   (21)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_OFFSET_125M_MASK                                                     (0xFF << RTL9300_INT_GPHY_SSC_CTRL_3_SSC_OFFSET_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_STEP_125M_OFFSET                                                     (15)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_STEP_125M_MASK                                                       (0x3F << RTL9300_INT_GPHY_SSC_CTRL_3_SSC_STEP_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_PERIOD_125M_OFFSET                                                   (8)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_SSC_PERIOD_125M_MASK                                                     (0x7F << RTL9300_INT_GPHY_SSC_CTRL_3_SSC_PERIOD_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PH_OFS_125M_OFFSET                                                       (3)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PH_OFS_125M_MASK                                                         (0x1F << RTL9300_INT_GPHY_SSC_CTRL_3_PH_OFS_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PH_OFS_TOG_125M_OFFSET                                                   (2)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PH_OFS_TOG_125M_MASK                                                     (0x1 << RTL9300_INT_GPHY_SSC_CTRL_3_PH_OFS_TOG_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PHSFT_PRD_125M_OFFSET                                                    (1)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PHSFT_PRD_125M_MASK                                                      (0x1 << RTL9300_INT_GPHY_SSC_CTRL_3_PHSFT_PRD_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PHSFT_UPDN_125M_OFFSET                                                   (0)
  #define RTL9300_INT_GPHY_SSC_CTRL_3_PHSFT_UPDN_125M_MASK                                                     (0x1 << RTL9300_INT_GPHY_SSC_CTRL_3_PHSFT_UPDN_125M_OFFSET)

#define RTL9300_INT_GPHY_SSC_CTRL_4_ADDR                                                                       (0xE4)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_SSC_PH_CFG_125M_OFFSET                                                   (26)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_SSC_PH_CFG_125M_MASK                                                     (0x3 << RTL9300_INT_GPHY_SSC_CTRL_4_SSC_PH_CFG_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_OFS_GRY0_125M_OFFSET                                                     (22)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_OFS_GRY0_125M_MASK                                                       (0xF << RTL9300_INT_GPHY_SSC_CTRL_4_OFS_GRY0_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_OFS_BUSY_125M_OFFSET                                                     (21)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_OFS_BUSY_125M_MASK                                                       (0x1 << RTL9300_INT_GPHY_SSC_CTRL_4_OFS_BUSY_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_OFS_TOTAL_R_125M_OFFSET                                                  (16)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_OFS_TOTAL_R_125M_MASK                                                    (0x1F << RTL9300_INT_GPHY_SSC_CTRL_4_OFS_TOTAL_R_125M_OFFSET)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_DBG_OUT_125M_OFFSET                                                      (0)
  #define RTL9300_INT_GPHY_SSC_CTRL_4_DBG_OUT_125M_MASK                                                        (0xFFFF << RTL9300_INT_GPHY_SSC_CTRL_4_DBG_OUT_125M_OFFSET)

/*
 * Feature: PHY & Serdes 
 */
#define RTL9300_FIB0_INTF_CTRL_ADDR(port)                                                                      (0xE8 + (((port >> 2) << 2))) /* port: 0-7 */
  #define RTL9300_FIB0_INTF_CTRL_S0_FRC_REG4_FIB100_OFFSET(port)                                               ((port & 0x3) << 3)
  #define RTL9300_FIB0_INTF_CTRL_S0_FRC_REG4_FIB100_MASK(port)                                                 (0xFF << RTL9300_FIB0_INTF_CTRL_S0_FRC_REG4_FIB100_OFFSET(port))

#define RTL9300_SDS_CFG_REG_ADDR                                                                               (0xF0)
  #define RTL9300_SDS_CFG_REG_SDS6_PHY_MODE_OFFSET                                                             (16)
  #define RTL9300_SDS_CFG_REG_SDS6_PHY_MODE_MASK                                                               (0x1 << RTL9300_SDS_CFG_REG_SDS6_PHY_MODE_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS15_FRC_LD_OFFSET                                                              (15)
  #define RTL9300_SDS_CFG_REG_SDS15_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG_SDS15_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS14_FRC_LD_OFFSET                                                              (14)
  #define RTL9300_SDS_CFG_REG_SDS14_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG_SDS14_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS13_FRC_LD_OFFSET                                                              (13)
  #define RTL9300_SDS_CFG_REG_SDS13_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG_SDS13_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS12_FRC_LD_OFFSET                                                              (12)
  #define RTL9300_SDS_CFG_REG_SDS12_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG_SDS12_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS11_FRC_LD_OFFSET                                                              (11)
  #define RTL9300_SDS_CFG_REG_SDS11_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG_SDS11_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS10_FRC_LD_OFFSET                                                              (10)
  #define RTL9300_SDS_CFG_REG_SDS10_FRC_LD_MASK                                                                (0x1 << RTL9300_SDS_CFG_REG_SDS10_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS9_FRC_LD_OFFSET                                                               (9)
  #define RTL9300_SDS_CFG_REG_SDS9_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS9_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS8_FRC_LD_OFFSET                                                               (8)
  #define RTL9300_SDS_CFG_REG_SDS8_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS8_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS7_FRC_LD_OFFSET                                                               (7)
  #define RTL9300_SDS_CFG_REG_SDS7_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS7_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS6_FRC_LD_OFFSET                                                               (6)
  #define RTL9300_SDS_CFG_REG_SDS6_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS6_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS5_FRC_LD_OFFSET                                                               (5)
  #define RTL9300_SDS_CFG_REG_SDS5_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS5_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS4_FRC_LD_OFFSET                                                               (4)
  #define RTL9300_SDS_CFG_REG_SDS4_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS4_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS3_FRC_LD_OFFSET                                                               (3)
  #define RTL9300_SDS_CFG_REG_SDS3_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS3_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS2_FRC_LD_OFFSET                                                               (2)
  #define RTL9300_SDS_CFG_REG_SDS2_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS2_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS1_FRC_LD_OFFSET                                                               (1)
  #define RTL9300_SDS_CFG_REG_SDS1_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS1_FRC_LD_OFFSET)
  #define RTL9300_SDS_CFG_REG_SDS0_FRC_LD_OFFSET                                                               (0)
  #define RTL9300_SDS_CFG_REG_SDS0_FRC_LD_MASK                                                                 (0x1 << RTL9300_SDS_CFG_REG_SDS0_FRC_LD_OFFSET)

#define RTL9300_SDS_MODE_SEL_0_ADDR                                                                            (0xF4)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_FEC_MODE_OFFSET                                                          (23)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS3_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_MODE_SEL_OFFSET                                                          (18)
  #define RTL9300_SDS_MODE_SEL_0_SDS3_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS3_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_FEC_MODE_OFFSET                                                          (17)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS2_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_MODE_SEL_OFFSET                                                          (12)
  #define RTL9300_SDS_MODE_SEL_0_SDS2_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS2_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_FEC_MODE_OFFSET                                                          (11)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS1_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_MODE_SEL_OFFSET                                                          (6)
  #define RTL9300_SDS_MODE_SEL_0_SDS1_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS1_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_FEC_MODE_OFFSET                                                          (5)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_0_SDS0_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_SDS_MODE_SEL_0_SDS0_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_0_SDS0_MODE_SEL_OFFSET)

#define RTL9300_SDS_MODE_SEL_1_ADDR                                                                            (0xF8)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_FEC_MODE_OFFSET                                                          (23)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS7_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_MODE_SEL_OFFSET                                                          (18)
  #define RTL9300_SDS_MODE_SEL_1_SDS7_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS7_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_FEC_MODE_OFFSET                                                          (17)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS6_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_MODE_SEL_OFFSET                                                          (12)
  #define RTL9300_SDS_MODE_SEL_1_SDS6_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS6_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_FEC_MODE_OFFSET                                                          (11)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS5_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_MODE_SEL_OFFSET                                                          (6)
  #define RTL9300_SDS_MODE_SEL_1_SDS5_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS5_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_FEC_MODE_OFFSET                                                          (5)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_1_SDS4_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_SDS_MODE_SEL_1_SDS4_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_1_SDS4_MODE_SEL_OFFSET)

#define RTL9300_SDS_MODE_SEL_2_ADDR                                                                            (0xFC)
  #define RTL9300_SDS_MODE_SEL_2_SDS11_FEC_MODE_OFFSET                                                         (23)
  #define RTL9300_SDS_MODE_SEL_2_SDS11_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_2_SDS11_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS11_MODE_SEL_OFFSET                                                         (18)
  #define RTL9300_SDS_MODE_SEL_2_SDS11_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_2_SDS11_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS10_FEC_MODE_OFFSET                                                         (17)
  #define RTL9300_SDS_MODE_SEL_2_SDS10_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_2_SDS10_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS10_MODE_SEL_OFFSET                                                         (12)
  #define RTL9300_SDS_MODE_SEL_2_SDS10_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_2_SDS10_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_FEC_MODE_OFFSET                                                          (11)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_2_SDS9_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_MODE_SEL_OFFSET                                                          (6)
  #define RTL9300_SDS_MODE_SEL_2_SDS9_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_2_SDS9_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_FEC_MODE_OFFSET                                                          (5)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_FEC_MODE_MASK                                                            (0x1 << RTL9300_SDS_MODE_SEL_2_SDS8_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_SDS_MODE_SEL_2_SDS8_MODE_SEL_MASK                                                            (0x1F << RTL9300_SDS_MODE_SEL_2_SDS8_MODE_SEL_OFFSET)

#define RTL9300_SDS_MODE_SEL_3_ADDR                                                                            (0x100)
  #define RTL9300_SDS_MODE_SEL_3_SDS15_FEC_MODE_OFFSET                                                         (23)
  #define RTL9300_SDS_MODE_SEL_3_SDS15_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_3_SDS15_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS15_MODE_SEL_OFFSET                                                         (18)
  #define RTL9300_SDS_MODE_SEL_3_SDS15_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_3_SDS15_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS14_FEC_MODE_OFFSET                                                         (17)
  #define RTL9300_SDS_MODE_SEL_3_SDS14_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_3_SDS14_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS14_MODE_SEL_OFFSET                                                         (12)
  #define RTL9300_SDS_MODE_SEL_3_SDS14_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_3_SDS14_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS13_FEC_MODE_OFFSET                                                         (11)
  #define RTL9300_SDS_MODE_SEL_3_SDS13_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_3_SDS13_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS13_MODE_SEL_OFFSET                                                         (6)
  #define RTL9300_SDS_MODE_SEL_3_SDS13_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_3_SDS13_MODE_SEL_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS12_FEC_MODE_OFFSET                                                         (5)
  #define RTL9300_SDS_MODE_SEL_3_SDS12_FEC_MODE_MASK                                                           (0x1 << RTL9300_SDS_MODE_SEL_3_SDS12_FEC_MODE_OFFSET)
  #define RTL9300_SDS_MODE_SEL_3_SDS12_MODE_SEL_OFFSET                                                         (0)
  #define RTL9300_SDS_MODE_SEL_3_SDS12_MODE_SEL_MASK                                                           (0x1F << RTL9300_SDS_MODE_SEL_3_SDS12_MODE_SEL_OFFSET)

#define RTL9300_SDS_INDACS_CMD_ADDR                                                                            (0x348)
  #define RTL9300_SDS_INDACS_CMD_SDS_REGAD_OFFSET                                                              (13)
  #define RTL9300_SDS_INDACS_CMD_SDS_REGAD_MASK                                                                (0x1F << RTL9300_SDS_INDACS_CMD_SDS_REGAD_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_PAGE_OFFSET                                                               (7)
  #define RTL9300_SDS_INDACS_CMD_SDS_PAGE_MASK                                                                 (0x3F << RTL9300_SDS_INDACS_CMD_SDS_PAGE_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_INDEX_OFFSET                                                              (2)
  #define RTL9300_SDS_INDACS_CMD_SDS_INDEX_MASK                                                                (0x1F << RTL9300_SDS_INDACS_CMD_SDS_INDEX_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_RWOP_OFFSET                                                               (1)
  #define RTL9300_SDS_INDACS_CMD_SDS_RWOP_MASK                                                                 (0x1 << RTL9300_SDS_INDACS_CMD_SDS_RWOP_OFFSET)
  #define RTL9300_SDS_INDACS_CMD_SDS_CMD_OFFSET                                                                (0)
  #define RTL9300_SDS_INDACS_CMD_SDS_CMD_MASK                                                                  (0x1 << RTL9300_SDS_INDACS_CMD_SDS_CMD_OFFSET)

#define RTL9300_SDS_INDACS_DATA_ADDR                                                                           (0x34C)
  #define RTL9300_SDS_INDACS_DATA_SDS_DATA_OFFSET                                                              (0)
  #define RTL9300_SDS_INDACS_DATA_SDS_DATA_MASK                                                                (0xFFFF << RTL9300_SDS_INDACS_DATA_SDS_DATA_OFFSET)

#define RTL9300_SDS_OUI_ADDR                                                                                   (0x104)
  #define RTL9300_SDS_OUI_SDS_RTK_OUI_OFFSET                                                                   (0)
  #define RTL9300_SDS_OUI_SDS_RTK_OUI_MASK                                                                     (0xFFFFFF << RTL9300_SDS_OUI_SDS_RTK_OUI_OFFSET)

#define RTL9300_SDS_VERSION_ADDR                                                                               (0x108)
  #define RTL9300_SDS_VERSION_SDS_MODEL_NO_OFFSET                                                              (4)
  #define RTL9300_SDS_VERSION_SDS_MODEL_NO_MASK                                                                (0x3F << RTL9300_SDS_VERSION_SDS_MODEL_NO_OFFSET)
  #define RTL9300_SDS_VERSION_SDS_REVISION_NO_OFFSET                                                           (0)
  #define RTL9300_SDS_VERSION_SDS_REVISION_NO_MASK                                                             (0xF << RTL9300_SDS_VERSION_SDS_REVISION_NO_OFFSET)

#define RTL9300_SDS_INTF_CTRL1_ADDR(port)                                                                      (0x10C + (((port) << 2))) /* port: 0-7 */
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_SDET_OUT_S1_OFFSET                                                  (31)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_SDET_OUT_S1_MASK                                                    (0x1 << RTL9300_SDS_INTF_CTRL1_SDS01_SDS_SDET_OUT_S1_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_FIB_ISO_S0_OFFSET                                                       (30)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_FIB_ISO_S0_MASK                                                         (0x1 << RTL9300_SDS_INTF_CTRL1_SDS01_FIB_ISO_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_FIB100_SDET_S0_OFFSET                                                   (29)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_FIB100_SDET_S0_MASK                                                     (0x1 << RTL9300_SDS_INTF_CTRL1_SDS01_FIB100_SDET_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_FIB100_DET_S0_OFFSET                                                    (28)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_FIB100_DET_S0_MASK                                                      (0x1 << RTL9300_SDS_INTF_CTRL1_SDS01_FIB100_DET_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_SDET_OUT_S0_OFFSET                                                  (27)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_SDET_OUT_S0_MASK                                                    (0x1 << RTL9300_SDS_INTF_CTRL1_SDS01_SDS_SDET_OUT_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_LINK_OK_SUM_OFFSET                                                  (25)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_LINK_OK_SUM_MASK                                                    (0x3 << RTL9300_SDS_INTF_CTRL1_SDS01_SDS_LINK_OK_SUM_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_LINK_OK_TGXR_OFFSET                                                           (24)
  #define RTL9300_SDS_INTF_CTRL1_LINK_OK_TGXR_MASK                                                             (0x1 << RTL9300_SDS_INTF_CTRL1_LINK_OK_TGXR_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_LINK_OK_OFFSET                                                      (16)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_SDS_LINK_OK_MASK                                                        (0xFF << RTL9300_SDS_INTF_CTRL1_SDS01_SDS_LINK_OK_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_STS_UPD_RX_OFFSET                                                       (8)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_STS_UPD_RX_MASK                                                         (0xFF << RTL9300_SDS_INTF_CTRL1_SDS01_STS_UPD_RX_OFFSET)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_STS_UPD_TX_OFFSET                                                       (0)
  #define RTL9300_SDS_INTF_CTRL1_SDS01_STS_UPD_TX_MASK                                                         (0xFF << RTL9300_SDS_INTF_CTRL1_SDS01_STS_UPD_TX_OFFSET)

#define RTL9300_SDS_INTF_CTRL2_ADDR(port)                                                                      (0x12C + (((port) << 2))) /* port: 0-7 */
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_RX_DISABLE_S1_OFFSET                                                (17)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_RX_DISABLE_S1_MASK                                                  (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_SDS_RX_DISABLE_S1_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_TX_DISABLE_S1_OFFSET                                                (16)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_TX_DISABLE_S1_MASK                                                  (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_SDS_TX_DISABLE_S1_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_RX_DISABLE_S0_OFFSET                                                (15)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_RX_DISABLE_S0_MASK                                                  (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_SDS_RX_DISABLE_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_TX_DISABLE_S0_OFFSET                                                (14)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_SDS_TX_DISABLE_S0_MASK                                                  (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_SDS_TX_DISABLE_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_CMD_STOP_GLI_CLK_OFFSET                                                 (6)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_CMD_STOP_GLI_CLK_MASK                                                   (0xFF << RTL9300_SDS_INTF_CTRL2_SDS01_CMD_STOP_GLI_CLK_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_ISO_ON_S1_OFFSET                                                        (5)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_ISO_ON_S1_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_ISO_ON_S1_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_ISO_ON_S0_OFFSET                                                        (4)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_ISO_ON_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_ISO_ON_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_LPI_GMII_SEL_OFFSET                                                     (3)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_LPI_GMII_SEL_MASK                                                       (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_LPI_GMII_SEL_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_UNIDIR_TX_ABLE_S0_OFFSET                                                (2)
  #define RTL9300_SDS_INTF_CTRL2_SDS01_UNIDIR_TX_ABLE_S0_MASK                                                  (0x1 << RTL9300_SDS_INTF_CTRL2_SDS01_UNIDIR_TX_ABLE_S0_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S1_OFFSET                                                        (1)
  #define RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S1_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S1_OFFSET)
  #define RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S0_OFFSET                                                        (0)
  #define RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S0_MASK                                                          (0x1 << RTL9300_SDS_INTF_CTRL2_LOAD_SYS_PAR_S0_OFFSET)

/*
 * Feature: Power Saving 
 */
#define RTL9300_EEE_TX_Q_CTRL_ADDR                                                                             (0x785C)
  #define RTL9300_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET                                                               (8)
  #define RTL9300_EEE_TX_Q_CTRL_LOW_Q_THR_MASK                                                                 (0xFFF << RTL9300_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET)
  #define RTL9300_EEE_TX_Q_CTRL_HIGH_Q_OFFSET                                                                  (0)
  #define RTL9300_EEE_TX_Q_CTRL_HIGH_Q_MASK                                                                    (0xFF << RTL9300_EEE_TX_Q_CTRL_HIGH_Q_OFFSET)

#define RTL9300_EEE_TX_MINIFG_CTRL0_ADDR                                                                       (0xBEF0)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET                                              (16)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_MASK                                                (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET                                                  (0)
  #define RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_MASK                                                    (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET)

#define RTL9300_EEE_TX_MINIFG_CTRL1_ADDR                                                                       (0xBEF4)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_OFFSET                                                 (16)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_MASK                                                   (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_OFFSET)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET                                                  (0)
  #define RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_MASK                                                    (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET)

#define RTL9300_EEE_TX_MINIFG_CTRL2_ADDR                                                                       (0xBEF8)
  #define RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_OFFSET                                                (0)
  #define RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_MASK                                                  (0xFFFF << RTL9300_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_OFFSET)

#define RTL9300_EEE_TX_CTRL_ADDR                                                                               (0xBEFC)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET                                                           (10)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_PORTS_MASK                                                             (0x7 << RTL9300_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET                                                           (8)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_INTLV_MASK                                                             (0x3 << RTL9300_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_OFFSET                                                       (6)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_MASK                                                         (0x3 << RTL9300_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_OFFSET)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET                                                              (5)
  #define RTL9300_EEE_TX_CTRL_MULTIWAKE_EN_MASK                                                                (0x1 << RTL9300_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET)
  #define RTL9300_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET                                                             (3)
  #define RTL9300_EEE_TX_CTRL_LINK_UP_DELAY_MASK                                                               (0x3 << RTL9300_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET)
  #define RTL9300_EEE_TX_CTRL_EN_FC_EFCT_OFFSET                                                                (2)
  #define RTL9300_EEE_TX_CTRL_EN_FC_EFCT_MASK                                                                  (0x1 << RTL9300_EEE_TX_CTRL_EN_FC_EFCT_OFFSET)
  #define RTL9300_EEE_TX_CTRL_REF_RXLPI_OFFSET                                                                 (1)
  #define RTL9300_EEE_TX_CTRL_REF_RXLPI_MASK                                                                   (0x1 << RTL9300_EEE_TX_CTRL_REF_RXLPI_OFFSET)
  #define RTL9300_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET                                                               (0)
  #define RTL9300_EEE_TX_CTRL_TX_WAKE_SEL_MASK                                                                 (0x1 << RTL9300_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET)

#define RTL9300_EEE_TX_TIMER_100M_CTRL_ADDR                                                                    (0xBF00)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET                                              (8)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_MASK                                                (0xFFF << RTL9300_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET                                               (0)
  #define RTL9300_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_MASK                                                 (0xFF << RTL9300_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET)

#define RTL9300_EEE_TX_TIMER_GELITE_CTRL_ADDR                                                                  (0xBF04)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET                                        (16)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_MASK                                          (0xFFF << RTL9300_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET                                   (8)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_MASK                                     (0xFF << RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET                                         (0)
  #define RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_MASK                                           (0xFF << RTL9300_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET)

#define RTL9300_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                    (0xBF08)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET                                              (16)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_MASK                                                (0xFFF << RTL9300_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET                                         (8)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_MASK                                           (0xFF << RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET                                               (0)
  #define RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_MASK                                                 (0xFF << RTL9300_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET)

#define RTL9300_EEE_TX_TIMER_2P5G_CTRL_ADDR                                                                    (0xBF0C)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_OFFSET                                            (16)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_MASK                                              (0xFFF << RTL9300_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_PAUSE_WAKE_TIMER_2P5G_OFFSET                                       (8)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_PAUSE_WAKE_TIMER_2P5G_MASK                                         (0xFF << RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_PAUSE_WAKE_TIMER_2P5G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET                                             (0)
  #define RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_MASK                                               (0xFF << RTL9300_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET)

#define RTL9300_EEE_TX_TIMER_10G_CTRL_ADDR                                                                     (0xBF10)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET                                              (16)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_MASK                                                (0xFFF << RTL9300_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_OFFSET                                         (8)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_MASK                                           (0xFF << RTL9300_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_OFFSET)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET                                               (0)
  #define RTL9300_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_MASK                                                 (0xFF << RTL9300_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET)

#define RTL9300_EEE_CTRL_ADDR(port)                                                                            (0x3210 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_EEE_CTRL_EEE_TX_EN_OFFSET                                                                    (1)
  #define RTL9300_EEE_CTRL_EEE_TX_EN_MASK                                                                      (0x1 << RTL9300_EEE_CTRL_EEE_TX_EN_OFFSET)
  #define RTL9300_EEE_CTRL_EEE_RX_EN_OFFSET                                                                    (0)
  #define RTL9300_EEE_CTRL_EEE_RX_EN_MASK                                                                      (0x1 << RTL9300_EEE_CTRL_EEE_RX_EN_OFFSET)

#define RTL9300_EEE_RX_GELITE_CTRL_ADDR                                                                        (0xBF14)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET                                            (8)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_MASK                                              (0x1 << RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET                                      (0)
  #define RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_MASK                                        (0xFF << RTL9300_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET)

#define RTL9300_EEE_RX_GE_CTRL_ADDR                                                                            (0xBF18)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_OFFSET                                                    (8)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_MASK                                                      (0x1 << RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_OFFSET)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET                                              (0)
  #define RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_MASK                                                (0xFF << RTL9300_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET)

#define RTL9300_EEE_RX_2P5G_CTRL_ADDR                                                                          (0xBF1C)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_2P5G_OFFSET                                                (8)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_2P5G_MASK                                                  (0x1 << RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_2P5G_OFFSET)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_TIMER_2P5G_OFFSET                                          (0)
  #define RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_TIMER_2P5G_MASK                                            (0xFF << RTL9300_EEE_RX_2P5G_CTRL_WAIT_RX_INACTIVE_TIMER_2P5G_OFFSET)

#define RTL9300_EEE_RX_10G_CTRL_ADDR                                                                           (0xBF20)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_10G_OFFSET                                                  (8)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_10G_MASK                                                    (0x1 << RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_10G_OFFSET)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_TIMER_10G_OFFSET                                            (0)
  #define RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_TIMER_10G_MASK                                              (0xFF << RTL9300_EEE_RX_10G_CTRL_WAIT_RX_INACTIVE_TIMER_10G_OFFSET)

#define RTL9300_EEEP_PORT_CTRL_ADDR(port)                                                                      (0x3214 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_EEEP_PORT_CTRL_EEEP_1000M_EN_OFFSET                                                          (4)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_1000M_EN_MASK                                                            (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_1000M_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_500M_EN_OFFSET                                                           (3)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_500M_EN_MASK                                                             (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_500M_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_100M_EN_OFFSET                                                           (2)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_100M_EN_MASK                                                             (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_100M_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_TX_EN_OFFSET                                                             (1)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_TX_EN_MASK                                                               (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_TX_EN_OFFSET)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_RX_EN_OFFSET                                                             (0)
  #define RTL9300_EEEP_PORT_CTRL_EEEP_RX_EN_MASK                                                               (0x1 << RTL9300_EEEP_PORT_CTRL_EEEP_RX_EN_OFFSET)

#define RTL9300_EEEP_GBL_CTRL_ADDR                                                                             (0xBF24)
  #define RTL9300_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET                                                           (0)
  #define RTL9300_EEEP_GBL_CTRL_EEEP_SLAVE_EN_MASK                                                             (0x1 << RTL9300_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET)

#define RTL9300_EEEP_TIMER_UNIT_CTRL_ADDR                                                                      (0xBF28)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET                                                  (4)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_MASK                                                    (0x3 << RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET                                                  (2)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_MASK                                                    (0x3 << RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET                                                  (0)
  #define RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_MASK                                                    (0x3 << RTL9300_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET)

#define RTL9300_EEEP_TX_RATE_100M_CTRL_ADDR                                                                    (0xBF2C)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_THR_100M_OFFSET                                               (9)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_THR_100M_MASK                                                 (0xFFFF << RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_THR_100M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_TIMER_100M_OFFSET                                             (1)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_TIMER_100M_MASK                                               (0xFF << RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_EN_100M_OFFSET                                                (0)
  #define RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_EN_100M_MASK                                                  (0x1 << RTL9300_EEEP_TX_RATE_100M_CTRL_TX_RATE_EN_100M_OFFSET)

#define RTL9300_EEEP_TX_RATE_500M_CTRL_ADDR                                                                    (0xBF30)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_THR_500M_OFFSET                                               (9)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_THR_500M_MASK                                                 (0xFFFF << RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_THR_500M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_TIMER_500M_OFFSET                                             (1)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_TIMER_500M_MASK                                               (0xFF << RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_EN_500M_OFFSET                                                (0)
  #define RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_EN_500M_MASK                                                  (0x1 << RTL9300_EEEP_TX_RATE_500M_CTRL_TX_RATE_EN_500M_OFFSET)

#define RTL9300_EEEP_TX_RATE_GIGA_CTRL_ADDR                                                                    (0xBF34)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET                                               (9)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_THR_GIGA_MASK                                                 (0xFFFF << RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET                                             (1)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_TIMER_GIGA_MASK                                               (0xFF << RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET                                                (0)
  #define RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_EN_GIGA_MASK                                                  (0x1 << RTL9300_EEEP_TX_RATE_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET)

#define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_ADDR                                                                   (0xBF38)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_MASK                                              (0xFF << RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET                                            (8)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_MASK                                              (0xFF << RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET                                            (0)
  #define RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET)

#define RTL9300_EEEP_RX_RATE_100M_CTRL_ADDR                                                                    (0xBF3C)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET                                               (8)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_MASK                                                 (0xFFFF << RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_MASK                                               (0xFF << RTL9300_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET)

#define RTL9300_EEEP_RX_RATE_500M_CTRL_ADDR                                                                    (0xBF40)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET                                               (8)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_MASK                                                 (0xFFFF << RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_MASK                                               (0xFF << RTL9300_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET)

#define RTL9300_EEEP_RX_RATE_GIGA_CTRL_ADDR                                                                    (0xBF44)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET                                               (8)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_MASK                                                 (0xFFFF << RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_MASK                                               (0xFF << RTL9300_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET)

#define RTL9300_EEEP_RX_SLEEP_STEP_CTRL_ADDR                                                                   (0xBF48)
  #define RTL9300_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET                                             (0)
  #define RTL9300_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_MASK                                               (0xFF << RTL9300_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET)

#define RTL9300_EEEP_RX_TIMER_100M_CTRL_ADDR                                                                   (0xBF4C)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET                                            (24)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET                                       (16)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_MASK                                         (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET                                           (8)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_MASK                                             (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET                                        (0)
  #define RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_MASK                                          (0xFF << RTL9300_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET)

#define RTL9300_EEEP_RX_TIMER_500M_CTRL0_ADDR                                                                  (0xBF50)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET                                    (24)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_MASK                                      (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET                                      (16)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_MASK                                        (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET                                          (8)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_MASK                                            (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET                                       (0)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_MASK                                         (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET)

#define RTL9300_EEEP_RX_TIMER_500M_CTRL1_ADDR                                                                  (0xBF54)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET                                     (0)
  #define RTL9300_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_MASK                                       (0xFF << RTL9300_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET)

#define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_ADDR                                                                  (0xBF58)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET                                    (24)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_MASK                                      (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET                                      (16)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_MASK                                        (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET                                          (8)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_MASK                                            (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET                                       (0)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_MASK                                         (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET)

#define RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_ADDR                                                                  (0xBF5C)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET                                     (0)
  #define RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_MASK                                       (0xFF << RTL9300_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET)

#define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_ADDR                                                                   (0xBF60)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET)

#define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_ADDR                                                                   (0xBF64)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL9300_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET)

#define RTL9300_PS_GATCLK_MASK_ADDR                                                                            (0xBF68)
  #define RTL9300_PS_GATCLK_MASK_ALLPORT_MASK_OFFSET                                                           (0)
  #define RTL9300_PS_GATCLK_MASK_ALLPORT_MASK_MASK                                                             (0xFFFFFFF << RTL9300_PS_GATCLK_MASK_ALLPORT_MASK_OFFSET)

#define RTL9300_PS_GATCLK_EN_ADDR                                                                              (0xBF6C)
  #define RTL9300_PS_GATCLK_EN_MAC_GATCLK_EN_OFFSET                                                            (5)
  #define RTL9300_PS_GATCLK_EN_MAC_GATCLK_EN_MASK                                                              (0x1 << RTL9300_PS_GATCLK_EN_MAC_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_ALE_GATCLK_EN_OFFSET                                                            (4)
  #define RTL9300_PS_GATCLK_EN_ALE_GATCLK_EN_MASK                                                              (0x1 << RTL9300_PS_GATCLK_EN_ALE_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_PKT_ENCAP_GATCLK_EN_OFFSET                                                      (3)
  #define RTL9300_PS_GATCLK_EN_PKT_ENCAP_GATCLK_EN_MASK                                                        (0x1 << RTL9300_PS_GATCLK_EN_PKT_ENCAP_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_PKT_PRS_GATCLK_EN_OFFSET                                                        (2)
  #define RTL9300_PS_GATCLK_EN_PKT_PRS_GATCLK_EN_MASK                                                          (0x1 << RTL9300_PS_GATCLK_EN_PKT_PRS_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_EGR_CTRL_GATCLK_EN_OFFSET                                                       (1)
  #define RTL9300_PS_GATCLK_EN_EGR_CTRL_GATCLK_EN_MASK                                                         (0x1 << RTL9300_PS_GATCLK_EN_EGR_CTRL_GATCLK_EN_OFFSET)
  #define RTL9300_PS_GATCLK_EN_IGR_CTRL_GATCLK_EN_OFFSET                                                       (0)
  #define RTL9300_PS_GATCLK_EN_IGR_CTRL_GATCLK_EN_MASK                                                         (0x1 << RTL9300_PS_GATCLK_EN_IGR_CTRL_GATCLK_EN_OFFSET)

#define RTL9300_PS_GATCLK_CTRL_ADDR                                                                            (0xBF70)
  #define RTL9300_PS_GATCLK_CTRL_LNKDN_CLK_GATE_FLAG_OFFSET                                                    (16)
  #define RTL9300_PS_GATCLK_CTRL_LNKDN_CLK_GATE_FLAG_MASK                                                      (0x1 << RTL9300_PS_GATCLK_CTRL_LNKDN_CLK_GATE_FLAG_OFFSET)
  #define RTL9300_PS_GATCLK_CTRL_SYSCLK_GATE_MXDLY_OFFSET                                                      (0)
  #define RTL9300_PS_GATCLK_CTRL_SYSCLK_GATE_MXDLY_MASK                                                        (0xFFFF << RTL9300_PS_GATCLK_CTRL_SYSCLK_GATE_MXDLY_OFFSET)

#define RTL9300_PS_SOC_CTRL_ADDR                                                                               (0x14C)
  #define RTL9300_PS_SOC_CTRL_SOC_SLEEP_OFFSET                                                                 (0)
  #define RTL9300_PS_SOC_CTRL_SOC_SLEEP_MASK                                                                   (0x1 << RTL9300_PS_SOC_CTRL_SOC_SLEEP_OFFSET)

#define RTL9300_PS_INT_GPHY_ALL_LKDN_ADDR                                                                      (0x10010)
  #define RTL9300_PS_INT_GPHY_ALL_LKDN_INT_GPHY_ALL_LKDN_OFFSET                                                (0)
  #define RTL9300_PS_INT_GPHY_ALL_LKDN_INT_GPHY_ALL_LKDN_MASK                                                  (0x1 << RTL9300_PS_INT_GPHY_ALL_LKDN_INT_GPHY_ALL_LKDN_OFFSET)

#define RTL9300_PS_INT_GPHY_STOP_CK_ADDR                                                                       (0x10014)
  #define RTL9300_PS_INT_GPHY_STOP_CK_INT_GPHY_STOP_TXC_OFFSET                                                 (16)
  #define RTL9300_PS_INT_GPHY_STOP_CK_INT_GPHY_STOP_TXC_MASK                                                   (0xFFFF << RTL9300_PS_INT_GPHY_STOP_CK_INT_GPHY_STOP_TXC_OFFSET)
  #define RTL9300_PS_INT_GPHY_STOP_CK_INT_GPHY_STOP_RXC_OFFSET                                                 (0)
  #define RTL9300_PS_INT_GPHY_STOP_CK_INT_GPHY_STOP_RXC_MASK                                                   (0xFFFF << RTL9300_PS_INT_GPHY_STOP_CK_INT_GPHY_STOP_RXC_OFFSET)

/*
 * Feature: 802.1Q VLAN & QinQ 
 */
#define RTL9300_VLAN_TAG_TPID_CTRL_ADDR(index)                                                                 (0xBF74 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_VLAN_TAG_TPID_CTRL_OTPID_OFFSET                                                              (16)
  #define RTL9300_VLAN_TAG_TPID_CTRL_OTPID_MASK                                                                (0xFFFF << RTL9300_VLAN_TAG_TPID_CTRL_OTPID_OFFSET)
  #define RTL9300_VLAN_TAG_TPID_CTRL_ITPID_OFFSET                                                              (0)
  #define RTL9300_VLAN_TAG_TPID_CTRL_ITPID_MASK                                                                (0xFFFF << RTL9300_VLAN_TAG_TPID_CTRL_ITPID_OFFSET)

#define RTL9300_VLAN_ETAG_TPID_CTRL_ADDR                                                                       (0xCE6C)
  #define RTL9300_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET                                                             (0)
  #define RTL9300_VLAN_ETAG_TPID_CTRL_ETPID_MASK                                                               (0xFFFF << RTL9300_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET)

#define RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ADDR(port)                                                         (0x3218 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET                                             (0)
  #define RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_MASK                                               (0xF << RTL9300_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET)

#define RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_ADDR(port)                                                         (0x321C + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET                                             (0)
  #define RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_MASK                                               (0xF << RTL9300_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET)

#define RTL9300_VLAN_PORT_ETAG_TPID_CMP_ADDR(port)                                                             (0xCE70 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET                                                     (0)
  #define RTL9300_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_MASK                                                       (0x1 << RTL9300_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET)

#define RTL9300_VLAN_PORT_AFT_ADDR(port)                                                                       (0x8000 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_OFFSET                                                       (3)
  #define RTL9300_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_MASK                                                         (0x1 << RTL9300_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_OFFSET)
  #define RTL9300_VLAN_PORT_AFT_OTAG_ACCEPT_OFFSET                                                             (2)
  #define RTL9300_VLAN_PORT_AFT_OTAG_ACCEPT_MASK                                                               (0x1 << RTL9300_VLAN_PORT_AFT_OTAG_ACCEPT_OFFSET)
  #define RTL9300_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_OFFSET                                                       (1)
  #define RTL9300_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_MASK                                                         (0x1 << RTL9300_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_OFFSET)
  #define RTL9300_VLAN_PORT_AFT_ITAG_ACCEPT_OFFSET                                                             (0)
  #define RTL9300_VLAN_PORT_AFT_ITAG_ACCEPT_MASK                                                               (0x1 << RTL9300_VLAN_PORT_AFT_ITAG_ACCEPT_OFFSET)

#define RTL9300_VLAN_CTRL_ADDR                                                                                 (0x8074)
  #define RTL9300_VLAN_CTRL_MC_SVL_FID_OFFSET                                                                  (18)
  #define RTL9300_VLAN_CTRL_MC_SVL_FID_MASK                                                                    (0xFFF << RTL9300_VLAN_CTRL_MC_SVL_FID_OFFSET)
  #define RTL9300_VLAN_CTRL_UC_SVL_FID_OFFSET                                                                  (6)
  #define RTL9300_VLAN_CTRL_UC_SVL_FID_MASK                                                                    (0xFFF << RTL9300_VLAN_CTRL_UC_SVL_FID_OFFSET)
  #define RTL9300_VLAN_CTRL_STP_LEAK_EN_OFFSET                                                                 (5)
  #define RTL9300_VLAN_CTRL_STP_LEAK_EN_MASK                                                                   (0x1 << RTL9300_VLAN_CTRL_STP_LEAK_EN_OFFSET)
  #define RTL9300_VLAN_CTRL_LEAK_EN_OFFSET                                                                     (4)
  #define RTL9300_VLAN_CTRL_LEAK_EN_MASK                                                                       (0x1 << RTL9300_VLAN_CTRL_LEAK_EN_OFFSET)
  #define RTL9300_VLAN_CTRL_OCFI_ACT_OFFSET                                                                    (2)
  #define RTL9300_VLAN_CTRL_OCFI_ACT_MASK                                                                      (0x3 << RTL9300_VLAN_CTRL_OCFI_ACT_OFFSET)
  #define RTL9300_VLAN_CTRL_ICFI_ACT_OFFSET                                                                    (0)
  #define RTL9300_VLAN_CTRL_ICFI_ACT_MASK                                                                      (0x3 << RTL9300_VLAN_CTRL_ICFI_ACT_OFFSET)

#define RTL9300_VLAN_PORT_PB_VLAN_ADDR(port)                                                                   (0x8078 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_OFFSET                                                               (16)
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_MASK                                                                 (0xFFF << RTL9300_VLAN_PORT_PB_VLAN_OPVID_OFFSET)
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET                                                           (14)
  #define RTL9300_VLAN_PORT_PB_VLAN_OPVID_FMT_MASK                                                             (0x3 << RTL9300_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_OFFSET                                                               (2)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_MASK                                                                 (0xFFF << RTL9300_VLAN_PORT_PB_VLAN_IPVID_OFFSET)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET                                                           (0)
  #define RTL9300_VLAN_PORT_PB_VLAN_IPVID_FMT_MASK                                                             (0x3 << RTL9300_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET)

#define RTL9300_VLAN_PORT_FWD_CTRL_ADDR(port)                                                                  (0x80EC + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_FWD_CTRL_DBL_TAG_OFFSET                                                            (3)
  #define RTL9300_VLAN_PORT_FWD_CTRL_DBL_TAG_MASK                                                              (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_DBL_TAG_OFFSET)
  #define RTL9300_VLAN_PORT_FWD_CTRL_OTAG_OFFSET                                                               (2)
  #define RTL9300_VLAN_PORT_FWD_CTRL_OTAG_MASK                                                                 (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_OTAG_OFFSET)
  #define RTL9300_VLAN_PORT_FWD_CTRL_ITAG_OFFSET                                                               (1)
  #define RTL9300_VLAN_PORT_FWD_CTRL_ITAG_MASK                                                                 (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_ITAG_OFFSET)
  #define RTL9300_VLAN_PORT_FWD_CTRL_UNTAG_OFFSET                                                              (0)
  #define RTL9300_VLAN_PORT_FWD_CTRL_UNTAG_MASK                                                                (0x1 << RTL9300_VLAN_PORT_FWD_CTRL_UNTAG_OFFSET)

#define RTL9300_VLAN_APP_PKT_CTRL_ADDR                                                                         (0x10018)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REP_ACT_OFFSET                                                         (10)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REP_ACT_MASK                                                           (0x3 << RTL9300_VLAN_APP_PKT_CTRL_ARP_REP_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_OFFSET                                                         (8)
  #define RTL9300_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_MASK                                                           (0x3 << RTL9300_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP6_ACT_OFFSET                                                           (6)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP6_ACT_MASK                                                             (0x3 << RTL9300_VLAN_APP_PKT_CTRL_DHCP6_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP_ACT_OFFSET                                                            (4)
  #define RTL9300_VLAN_APP_PKT_CTRL_DHCP_ACT_MASK                                                              (0x3 << RTL9300_VLAN_APP_PKT_CTRL_DHCP_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_MLD_ACT_OFFSET                                                             (2)
  #define RTL9300_VLAN_APP_PKT_CTRL_MLD_ACT_MASK                                                               (0x3 << RTL9300_VLAN_APP_PKT_CTRL_MLD_ACT_OFFSET)
  #define RTL9300_VLAN_APP_PKT_CTRL_IGMP_ACT_OFFSET                                                            (0)
  #define RTL9300_VLAN_APP_PKT_CTRL_IGMP_ACT_MASK                                                              (0x3 << RTL9300_VLAN_APP_PKT_CTRL_IGMP_ACT_OFFSET)

#define RTL9300_VLAN_PORT_IGR_FLTR_ADDR(port)                                                                  (0x8160 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL9300_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_MASK(port)                                                   (0x3 << RTL9300_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port))

#define RTL9300_VLAN_PORT_EGR_FLTR_ADDR(port)                                                                  (0x8168 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_MASK(port)                                                    (0x1 << RTL9300_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL9300_VLAN_PORT_TAG_STS_CTRL_ADDR(port)                                                              (0xC620 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_STS_OFFSET                                                   (6)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_STS_MASK                                                     (0x3 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_STS_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_STS_OFFSET                                                   (4)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_STS_MASK                                                     (0x3 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_STS_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_KEEP_OFFSET                                                  (3)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_OTAG_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_KEEP_OFFSET                                                  (2)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_EGR_ITAG_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_OTAG_KEEP_OFFSET                                                  (1)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_OTAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_OTAG_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_ITAG_KEEP_OFFSET                                                  (0)
  #define RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_ITAG_KEEP_MASK                                                    (0x1 << RTL9300_VLAN_PORT_TAG_STS_CTRL_IGR_ITAG_KEEP_OFFSET)

#define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ADDR(port)                                                             (0xC694 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_IDX_OFFSET                                                     (4)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_IDX_MASK                                                       (0x3 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_IDX_OFFSET)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_KEEP_OFFSET                                                    (3)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_KEEP_MASK                                                      (0x1 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_OTPID_KEEP_OFFSET)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_IDX_OFFSET                                                     (1)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_IDX_MASK                                                       (0x3 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_IDX_OFFSET)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_KEEP_OFFSET                                                    (0)
  #define RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_KEEP_MASK                                                      (0x1 << RTL9300_VLAN_PORT_EGR_TPID_CTRL_ITPID_KEEP_OFFSET)

/*
 * Feature: VLAN Profile 
 */
#define RTL9300_VLAN_PROFILE_SET_ADDR(index)                                                                   (0x9600 + (((index) * 20))) /* index: 0-7 */
  #define RTL9300_VLAN_PROFILE_SET_L2_LRN_EN_OFFSET                                                            (130)
  #define RTL9300_VLAN_PROFILE_SET_L2_LRN_EN_MASK                                                              (0x1 << RTL9300_VLAN_PROFILE_SET_L2_LRN_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UC_RT_EN_OFFSET                                                         (129)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_UC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UC_RT_EN_OFFSET                                                         (128)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_UC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_BDG_MODE_OFFSET                                                      (127)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_BDG_MODE_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_MC_BDG_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_BDG_MODE_OFFSET                                                      (126)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_BDG_MODE_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_MC_BDG_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_RT_EN_OFFSET                                                         (125)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_MC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_RT_EN_OFFSET                                                         (124)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_RT_EN_MASK                                                           (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_MC_RT_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_EN_OFFSET                                                      (123)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_EN_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_DFLT_ROUTE_EN_OFFSET                                               (122)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_DFLT_ROUTE_EN_MASK                                                 (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_MODE_OFFSET                                                    (121)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_MODE_MASK                                                      (0x1 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_CHK_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_FAIL_ACT_OFFSET                                                    (119)
  #define RTL9300_VLAN_PROFILE_SET_IP4_URPF_FAIL_ACT_MASK                                                      (0x3 << RTL9300_VLAN_PROFILE_SET_IP4_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_EN_OFFSET                                                      (118)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_EN_MASK                                                        (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_DFLT_ROUTE_EN_OFFSET                                               (117)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_DFLT_ROUTE_EN_MASK                                                 (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_MODE_OFFSET                                                    (116)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_MODE_MASK                                                      (0x1 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_CHK_MODE_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_FAIL_ACT_OFFSET                                                    (114)
  #define RTL9300_VLAN_PROFILE_SET_IP6_URPF_FAIL_ACT_MASK                                                      (0x3 << RTL9300_VLAN_PROFILE_SET_IP6_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_0_OFFSET                                                   (112)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_0_MASK                                                     (0x3 << RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_0_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_1_OFFSET                                                   (110)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_1_MASK                                                     (0x3 << RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_224_0_1_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_239_0_0_OFFSET                                                   (108)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_239_0_0_MASK                                                     (0x3 << RTL9300_VLAN_PROFILE_SET_IP4_MC_ACT_239_0_0_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_ACT_0000_00XX_OFFSET                                                 (106)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_ACT_0000_00XX_MASK                                                   (0x3 << RTL9300_VLAN_PROFILE_SET_IP6_MC_ACT_0000_00XX_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MLD_ACT_0_X_X_OFFSET                                                    (104)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MLD_ACT_0_X_X_MASK                                                      (0x3 << RTL9300_VLAN_PROFILE_SET_IP6_MLD_ACT_0_X_X_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MLD_ACT_DB8_X_X_OFFSET                                                  (102)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MLD_ACT_DB8_X_X_MASK                                                    (0x3 << RTL9300_VLAN_PROFILE_SET_IP6_MLD_ACT_DB8_X_X_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_L2_MC_BDG_LU_MIS_ACT_OFFSET                                                 (100)
  #define RTL9300_VLAN_PROFILE_SET_L2_MC_BDG_LU_MIS_ACT_MASK                                                   (0x3 << RTL9300_VLAN_PROFILE_SET_L2_MC_BDG_LU_MIS_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_L2BDG_LU_MIS_ACT_OFFSET                                              (98)
  #define RTL9300_VLAN_PROFILE_SET_IP4_MC_L2BDG_LU_MIS_ACT_MASK                                                (0x3 << RTL9300_VLAN_PROFILE_SET_IP4_MC_L2BDG_LU_MIS_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_L2BDG_LU_MIS_ACT_OFFSET                                              (96)
  #define RTL9300_VLAN_PROFILE_SET_IP6_MC_L2BDG_LU_MIS_ACT_MASK                                                (0x3 << RTL9300_VLAN_PROFILE_SET_IP6_MC_L2BDG_LU_MIS_ACT_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_L2_UNKN_MC_FLD_PMSK_OFFSET                                                  (64)
  #define RTL9300_VLAN_PROFILE_SET_L2_UNKN_MC_FLD_PMSK_MASK                                                    (0x1FFFFFFF << RTL9300_VLAN_PROFILE_SET_L2_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UNKN_MC_FLD_PMSK_OFFSET                                                 (32)
  #define RTL9300_VLAN_PROFILE_SET_IP4_UNKN_MC_FLD_PMSK_MASK                                                   (0x1FFFFFFF << RTL9300_VLAN_PROFILE_SET_IP4_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UNKN_MC_FLD_PMSK_OFFSET                                                 (0)
  #define RTL9300_VLAN_PROFILE_SET_IP6_UNKN_MC_FLD_PMSK_MASK                                                   (0x1FFFFFFF << RTL9300_VLAN_PROFILE_SET_IP6_UNKN_MC_FLD_PMSK_OFFSET)

/*
 * Feature: (IEEE802.1v) Protocol-based VLAN 
 */
#define RTL9300_VLAN_PPB_VLAN_SET_ADDR(index)                                                                  (0x816C + (((index) << 2))) /* index: 0-7 */
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_OFFSET                                                          (16)
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_MASK                                                            (0x3 << RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_OFFSET)
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_VALUE_OFFSET                                                    (0)
  #define RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_VALUE_MASK                                                      (0xFFFF << RTL9300_VLAN_PPB_VLAN_SET_FRAME_TYPE_VALUE_OFFSET)

#define RTL9300_VLAN_PORT_PPB_VLAN_SET_ADDR(index1, index2)                                                    (0x818C + (index1 << 5) + (((index2) << 2))) /* index1: 0-28, index2: 0-7 */
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_OFFSET                                                      (17)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_MASK                                                        (0x1 << RTL9300_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_AS_OFFSET                                                         (16)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_AS_MASK                                                           (0x1 << RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_AS_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_OFFSET                                                            (13)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_MASK                                                              (0x7 << RTL9300_VLAN_PORT_PPB_VLAN_SET_PRI_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_AS_OFFSET                                                         (12)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_AS_MASK                                                           (0x1 << RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_AS_OFFSET)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_OFFSET                                                            (0)
  #define RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_MASK                                                              (0xFFF << RTL9300_VLAN_PORT_PPB_VLAN_SET_VID_OFFSET)

/*
 * Feature: MAC-based VLAN 
 */
/*
 * Feature: IP-subnet-based VLAN 
 */
/*
 * Feature: VLAN Range Check 
 */
#define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_ADDR(index)                                                         (0x9000 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_OFFSET)

#define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_ADDR(index)                                                         (0x9080 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_OFFSET)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_OFFSET)

#define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_ADDR(index)                                                         (0xC708 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_OFFSET)

#define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_ADDR(index)                                                         (0xC788 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_OFFSET                                                       (24)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_MASK                                                         (0x1 << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_OFFSET                                                      (12)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_OFFSET)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_OFFSET                                                      (0)
  #define RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_MASK                                                        (0xFFF << RTL9300_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_OFFSET)

/*
 * Feature: VLAN Translation 
 */
#define RTL9300_VLAN_IVC_BLK_CTRL_ADDR(index)                                                                  (0x9100 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_VLAN_IVC_BLK_CTRL_MODE_OFFSET(index)                                                         ((index & 0x7) << 1)
  #define RTL9300_VLAN_IVC_BLK_CTRL_MODE_MASK(index)                                                           (0x3 << RTL9300_VLAN_IVC_BLK_CTRL_MODE_OFFSET(index))

#define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_ADDR(port)                                                           (0x8C00 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET                                                 (2)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_MASK                                                   (0x1 << RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_OFFSET                                                     (1)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_MASK                                                       (0x1 << RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_OFFSET)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_CNVT_EN_OFFSET                                                     (0)
  #define RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_CNVT_EN_MASK                                                       (0x1 << RTL9300_VLAN_PORT_L2TBL_CNVT_CTRL_CNVT_EN_OFFSET)

#define RTL9300_VLAN_IVC_CTRL_ADDR(port)                                                                       (0x9104 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_IVC_CTRL_VID_RANGE_SET_IDX_OFFSET                                                       (4)
  #define RTL9300_VLAN_IVC_CTRL_VID_RANGE_SET_IDX_MASK                                                         (0x1 << RTL9300_VLAN_IVC_CTRL_VID_RANGE_SET_IDX_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_IP_VLAN_EN_OFFSET                                                              (3)
  #define RTL9300_VLAN_IVC_CTRL_IP_VLAN_EN_MASK                                                                (0x1 << RTL9300_VLAN_IVC_CTRL_IP_VLAN_EN_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_MAC_VLAN_EN_OFFSET                                                             (2)
  #define RTL9300_VLAN_IVC_CTRL_MAC_VLAN_EN_MASK                                                               (0x1 << RTL9300_VLAN_IVC_CTRL_MAC_VLAN_EN_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_OTAG_LU_MIS_DROP_OFFSET                                                        (1)
  #define RTL9300_VLAN_IVC_CTRL_OTAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_IVC_CTRL_OTAG_LU_MIS_DROP_OFFSET)
  #define RTL9300_VLAN_IVC_CTRL_ITAG_LU_MIS_DROP_OFFSET                                                        (0)
  #define RTL9300_VLAN_IVC_CTRL_ITAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_IVC_CTRL_ITAG_LU_MIS_DROP_OFFSET)

#define RTL9300_VLAN_EVC_CTRL_ADDR(port)                                                                       (0xC808 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_VLAN_EVC_CTRL_VID_RANGE_SET_IDX_OFFSET                                                       (2)
  #define RTL9300_VLAN_EVC_CTRL_VID_RANGE_SET_IDX_MASK                                                         (0x1 << RTL9300_VLAN_EVC_CTRL_VID_RANGE_SET_IDX_OFFSET)
  #define RTL9300_VLAN_EVC_CTRL_OTAG_LU_MIS_DROP_OFFSET                                                        (1)
  #define RTL9300_VLAN_EVC_CTRL_OTAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_EVC_CTRL_OTAG_LU_MIS_DROP_OFFSET)
  #define RTL9300_VLAN_EVC_CTRL_ITAG_LU_MIS_DROP_OFFSET                                                        (0)
  #define RTL9300_VLAN_EVC_CTRL_ITAG_LU_MIS_DROP_MASK                                                          (0x1 << RTL9300_VLAN_EVC_CTRL_ITAG_LU_MIS_DROP_OFFSET)

#define RTL9300_VLAN_IVC_ENTRY_INDICATION_ADDR(index)                                                          (0x9178 + (((index >> 5) << 2))) /* index: 0-1023 */
  #define RTL9300_VLAN_IVC_ENTRY_INDICATION_HIT_OFFSET(index)                                                  (index % 0x20)
  #define RTL9300_VLAN_IVC_ENTRY_INDICATION_HIT_MASK(index)                                                    (0x1 << RTL9300_VLAN_IVC_ENTRY_INDICATION_HIT_OFFSET(index))

#define RTL9300_VLAN_EVC_ENTRY_INDICATION_ADDR(index)                                                          (0xC87C + (((index >> 5) << 2))) /* index: 0-511 */
  #define RTL9300_VLAN_EVC_ENTRY_INDICATION_HIT_OFFSET(index)                                                  (index % 0x20)
  #define RTL9300_VLAN_EVC_ENTRY_INDICATION_HIT_MASK(index)                                                    (0x1 << RTL9300_VLAN_EVC_ENTRY_INDICATION_HIT_OFFSET(index))

/*
 * Feature: RMA 
 */
#define RTL9300_RMA_CTRL_0_ADDR                                                                                (0x9800)
  #define RTL9300_RMA_CTRL_0_RMA_0F_ACT_OFFSET                                                                 (30)
  #define RTL9300_RMA_CTRL_0_RMA_0F_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0F_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0E_ACT_OFFSET                                                                 (28)
  #define RTL9300_RMA_CTRL_0_RMA_0E_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0E_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0D_ACT_OFFSET                                                                 (26)
  #define RTL9300_RMA_CTRL_0_RMA_0D_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0D_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0C_ACT_OFFSET                                                                 (24)
  #define RTL9300_RMA_CTRL_0_RMA_0C_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0C_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0B_ACT_OFFSET                                                                 (22)
  #define RTL9300_RMA_CTRL_0_RMA_0B_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0B_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_0A_ACT_OFFSET                                                                 (20)
  #define RTL9300_RMA_CTRL_0_RMA_0A_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_0A_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_09_ACT_OFFSET                                                                 (18)
  #define RTL9300_RMA_CTRL_0_RMA_09_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_09_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_08_ACT_OFFSET                                                                 (16)
  #define RTL9300_RMA_CTRL_0_RMA_08_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_08_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_07_ACT_OFFSET                                                                 (14)
  #define RTL9300_RMA_CTRL_0_RMA_07_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_07_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_06_ACT_OFFSET                                                                 (12)
  #define RTL9300_RMA_CTRL_0_RMA_06_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_06_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_05_ACT_OFFSET                                                                 (10)
  #define RTL9300_RMA_CTRL_0_RMA_05_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_05_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_04_ACT_OFFSET                                                                 (8)
  #define RTL9300_RMA_CTRL_0_RMA_04_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_04_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_03_ACT_OFFSET                                                                 (6)
  #define RTL9300_RMA_CTRL_0_RMA_03_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_03_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_02_ACT_OFFSET                                                                 (4)
  #define RTL9300_RMA_CTRL_0_RMA_02_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_02_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_0_RMA_01_ACT_OFFSET                                                                 (2)
  #define RTL9300_RMA_CTRL_0_RMA_01_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_0_RMA_01_ACT_OFFSET)

#define RTL9300_RMA_CTRL_1_ADDR                                                                                (0x9804)
  #define RTL9300_RMA_CTRL_1_RMA_1F_ACT_OFFSET                                                                 (30)
  #define RTL9300_RMA_CTRL_1_RMA_1F_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1F_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1E_ACT_OFFSET                                                                 (28)
  #define RTL9300_RMA_CTRL_1_RMA_1E_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1E_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1D_ACT_OFFSET                                                                 (26)
  #define RTL9300_RMA_CTRL_1_RMA_1D_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1D_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1C_ACT_OFFSET                                                                 (24)
  #define RTL9300_RMA_CTRL_1_RMA_1C_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1C_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1B_ACT_OFFSET                                                                 (22)
  #define RTL9300_RMA_CTRL_1_RMA_1B_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1B_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_1A_ACT_OFFSET                                                                 (20)
  #define RTL9300_RMA_CTRL_1_RMA_1A_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_1A_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_19_ACT_OFFSET                                                                 (18)
  #define RTL9300_RMA_CTRL_1_RMA_19_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_19_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_18_ACT_OFFSET                                                                 (16)
  #define RTL9300_RMA_CTRL_1_RMA_18_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_18_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_17_ACT_OFFSET                                                                 (14)
  #define RTL9300_RMA_CTRL_1_RMA_17_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_17_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_16_ACT_OFFSET                                                                 (12)
  #define RTL9300_RMA_CTRL_1_RMA_16_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_16_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_15_ACT_OFFSET                                                                 (10)
  #define RTL9300_RMA_CTRL_1_RMA_15_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_15_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_14_ACT_OFFSET                                                                 (8)
  #define RTL9300_RMA_CTRL_1_RMA_14_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_14_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_13_ACT_OFFSET                                                                 (6)
  #define RTL9300_RMA_CTRL_1_RMA_13_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_13_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_12_ACT_OFFSET                                                                 (4)
  #define RTL9300_RMA_CTRL_1_RMA_12_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_12_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_11_ACT_OFFSET                                                                 (2)
  #define RTL9300_RMA_CTRL_1_RMA_11_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_11_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_1_RMA_10_ACT_OFFSET                                                                 (0)
  #define RTL9300_RMA_CTRL_1_RMA_10_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_1_RMA_10_ACT_OFFSET)

#define RTL9300_RMA_CTRL_2_ADDR                                                                                (0x9808)
  #define RTL9300_RMA_CTRL_2_RMA_2F_ACT_OFFSET                                                                 (30)
  #define RTL9300_RMA_CTRL_2_RMA_2F_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2F_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2E_ACT_OFFSET                                                                 (28)
  #define RTL9300_RMA_CTRL_2_RMA_2E_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2E_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2D_ACT_OFFSET                                                                 (26)
  #define RTL9300_RMA_CTRL_2_RMA_2D_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2D_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2C_ACT_OFFSET                                                                 (24)
  #define RTL9300_RMA_CTRL_2_RMA_2C_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2C_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2B_ACT_OFFSET                                                                 (22)
  #define RTL9300_RMA_CTRL_2_RMA_2B_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2B_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_2A_ACT_OFFSET                                                                 (20)
  #define RTL9300_RMA_CTRL_2_RMA_2A_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_2A_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_29_ACT_OFFSET                                                                 (18)
  #define RTL9300_RMA_CTRL_2_RMA_29_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_29_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_28_ACT_OFFSET                                                                 (16)
  #define RTL9300_RMA_CTRL_2_RMA_28_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_28_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_27_ACT_OFFSET                                                                 (14)
  #define RTL9300_RMA_CTRL_2_RMA_27_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_27_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_26_ACT_OFFSET                                                                 (12)
  #define RTL9300_RMA_CTRL_2_RMA_26_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_26_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_25_ACT_OFFSET                                                                 (10)
  #define RTL9300_RMA_CTRL_2_RMA_25_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_25_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_24_ACT_OFFSET                                                                 (8)
  #define RTL9300_RMA_CTRL_2_RMA_24_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_24_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_23_ACT_OFFSET                                                                 (6)
  #define RTL9300_RMA_CTRL_2_RMA_23_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_23_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_22_ACT_OFFSET                                                                 (4)
  #define RTL9300_RMA_CTRL_2_RMA_22_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_22_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_21_ACT_OFFSET                                                                 (2)
  #define RTL9300_RMA_CTRL_2_RMA_21_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_21_ACT_OFFSET)
  #define RTL9300_RMA_CTRL_2_RMA_20_ACT_OFFSET                                                                 (0)
  #define RTL9300_RMA_CTRL_2_RMA_20_ACT_MASK                                                                   (0x3 << RTL9300_RMA_CTRL_2_RMA_20_ACT_OFFSET)

#define RTL9300_RMA_MIRROR_CTRL_ADDR                                                                           (0x980C)
  #define RTL9300_RMA_MIRROR_CTRL_MIRROR_ACT_OFFSET                                                            (0)
  #define RTL9300_RMA_MIRROR_CTRL_MIRROR_ACT_MASK                                                              (0x1 << RTL9300_RMA_MIRROR_CTRL_MIRROR_ACT_OFFSET)

#define RTL9300_RMA_SMAC_LRN_CTRL_ADDR(port)                                                                   (0x9810 + (((port >> 5) << 2))) /* port: 0-47 */
  #define RTL9300_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port)                                                           (port % 0x20)
  #define RTL9300_RMA_SMAC_LRN_CTRL_LRN_MASK(port)                                                             (0x1 << RTL9300_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port))

#define RTL9300_RMA_MGN_LRN_CTRL_ADDR                                                                          (0x9818)
  #define RTL9300_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET                                                              (2)
  #define RTL9300_RMA_MGN_LRN_CTRL_PTP_LRN_MASK                                                                (0x1 << RTL9300_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET)
  #define RTL9300_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET                                                             (1)
  #define RTL9300_RMA_MGN_LRN_CTRL_LLDP_LRN_MASK                                                               (0x1 << RTL9300_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET)
  #define RTL9300_RMA_MGN_LRN_CTRL_EAPOL_LRN_OFFSET                                                            (0)
  #define RTL9300_RMA_MGN_LRN_CTRL_EAPOL_LRN_MASK                                                              (0x1 << RTL9300_RMA_MGN_LRN_CTRL_EAPOL_LRN_OFFSET)

#define RTL9300_RMA_PORT_BPDU_CTRL_ADDR(port)                                                                  (0x981C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL9300_RMA_PORT_BPDU_CTRL_ACT_MASK(port)                                                            (0x3 << RTL9300_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port))

#define RTL9300_RMA_PORT_PTP_CTRL_ADDR(port)                                                                   (0x9824 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_PTP_CTRL_UDP_ACT_OFFSET                                                             (2)
  #define RTL9300_RMA_PORT_PTP_CTRL_UDP_ACT_MASK                                                               (0x3 << RTL9300_RMA_PORT_PTP_CTRL_UDP_ACT_OFFSET)
  #define RTL9300_RMA_PORT_PTP_CTRL_ETH2_ACT_OFFSET                                                            (0)
  #define RTL9300_RMA_PORT_PTP_CTRL_ETH2_ACT_MASK                                                              (0x3 << RTL9300_RMA_PORT_PTP_CTRL_ETH2_ACT_OFFSET)

#define RTL9300_RMA_PORT_LLDP_CTRL_ADDR(port)                                                                  (0x9898 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL9300_RMA_PORT_LLDP_CTRL_ACT_MASK(port)                                                            (0x3 << RTL9300_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port))

#define RTL9300_RMA_PORT_EAPOL_CTRL_ADDR(port)                                                                 (0x98A0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_RMA_PORT_EAPOL_CTRL_ACT_OFFSET(port)                                                         ((port & 0xF) << 1)
  #define RTL9300_RMA_PORT_EAPOL_CTRL_ACT_MASK(port)                                                           (0x3 << RTL9300_RMA_PORT_EAPOL_CTRL_ACT_OFFSET(port))

#define RTL9300_RMA_FLD_PMSK_ADDR                                                                              (0x98A8)
  #define RTL9300_RMA_FLD_PMSK_PMSK_OFFSET                                                                     (0)
  #define RTL9300_RMA_FLD_PMSK_PMSK_MASK                                                                       (0x1FFFFFFF << RTL9300_RMA_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_BPDU_FLD_PMSK_ADDR                                                                         (0x98AC)
  #define RTL9300_RMA_BPDU_FLD_PMSK_PMSK_OFFSET                                                                (0)
  #define RTL9300_RMA_BPDU_FLD_PMSK_PMSK_MASK                                                                  (0x1FFFFFFF << RTL9300_RMA_BPDU_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_EAPOL_FLD_PMSK_ADDR                                                                        (0x98B0)
  #define RTL9300_RMA_EAPOL_FLD_PMSK_PMSK_OFFSET                                                               (0)
  #define RTL9300_RMA_EAPOL_FLD_PMSK_PMSK_MASK                                                                 (0x1FFFFFFF << RTL9300_RMA_EAPOL_FLD_PMSK_PMSK_OFFSET)

#define RTL9300_RMA_USR_DEF_CTRL_ADDR(port)                                                                    (0x98B4 + (((port) * 20))) /* port: 0-3 */
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_HI_OFFSET                                                          (128)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_HI_MASK                                                            (0xFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_HI_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_LO_OFFSET                                                          (96)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_LO_MASK                                                            (0xFFFFFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MAX_LO_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_HI_OFFSET                                                          (64)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_HI_MASK                                                            (0xFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_HI_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_LO_OFFSET                                                          (32)
  #define RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_LO_MASK                                                            (0xFFFFFFFF << RTL9300_RMA_USR_DEF_CTRL_ADDR_MIN_LO_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ETHER_TYPE_OFFSET                                                           (8)
  #define RTL9300_RMA_USR_DEF_CTRL_ETHER_TYPE_MASK                                                             (0xFFFF << RTL9300_RMA_USR_DEF_CTRL_ETHER_TYPE_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_VLAN_OFFSET                                                          (7)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_VLAN_MASK                                                            (0x1 << RTL9300_RMA_USR_DEF_CTRL_BYPASS_VLAN_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_LRN_OFFSET                                                                  (6)
  #define RTL9300_RMA_USR_DEF_CTRL_LRN_MASK                                                                    (0x1 << RTL9300_RMA_USR_DEF_CTRL_LRN_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_STP_OFFSET                                                           (5)
  #define RTL9300_RMA_USR_DEF_CTRL_BYPASS_STP_MASK                                                             (0x1 << RTL9300_RMA_USR_DEF_CTRL_BYPASS_STP_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_ACT_OFFSET                                                                  (3)
  #define RTL9300_RMA_USR_DEF_CTRL_ACT_MASK                                                                    (0x3 << RTL9300_RMA_USR_DEF_CTRL_ACT_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_TYPE_OFFSET                                                                 (1)
  #define RTL9300_RMA_USR_DEF_CTRL_TYPE_MASK                                                                   (0x3 << RTL9300_RMA_USR_DEF_CTRL_TYPE_OFFSET)
  #define RTL9300_RMA_USR_DEF_CTRL_EN_OFFSET                                                                   (0)
  #define RTL9300_RMA_USR_DEF_CTRL_EN_MASK                                                                     (0x1 << RTL9300_RMA_USR_DEF_CTRL_EN_OFFSET)

/*
 * Feature: Link Aggregation 
 */
#define RTL9300_TRK_MBR_CTRL_ADDR(index)                                                                       (0x9904 + (((index) << 2))) /* index: 0-13 */
  #define RTL9300_TRK_MBR_CTRL_HASH_MSK_IDX_OFFSET                                                             (28)
  #define RTL9300_TRK_MBR_CTRL_HASH_MSK_IDX_MASK                                                               (0x3 << RTL9300_TRK_MBR_CTRL_HASH_MSK_IDX_OFFSET)
  #define RTL9300_TRK_MBR_CTRL_TRK_PPM_OFFSET                                                                  (0)
  #define RTL9300_TRK_MBR_CTRL_TRK_PPM_MASK                                                                    (0xFFFFFFF << RTL9300_TRK_MBR_CTRL_TRK_PPM_OFFSET)

#define RTL9300_TRK_HASH_CTRL_ADDR(index)                                                                      (0x993C + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_TRK_HASH_CTRL_HASH_MSK_OFFSET                                                                (0)
  #define RTL9300_TRK_HASH_CTRL_HASH_MSK_MASK                                                                  (0x7F << RTL9300_TRK_HASH_CTRL_HASH_MSK_OFFSET)

#define RTL9300_TRK_SHFT_CTRL_ADDR                                                                             (0x994C)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_OFFSET                                                      (18)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_MASK                                                        (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_OFFSET                                                      (15)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_MASK                                                        (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DIP_OFFSET                                                          (12)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DIP_MASK                                                            (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DIP_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SIP_OFFSET                                                          (9)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SIP_MASK                                                            (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SIP_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_OFFSET                                                         (6)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_MASK                                                           (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_OFFSET                                                         (3)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_MASK                                                           (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_OFFSET)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SPP_OFFSET                                                          (0)
  #define RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SPP_MASK                                                            (0x7 << RTL9300_TRK_SHFT_CTRL_SHIFT_BITS_SPP_OFFSET)

#define RTL9300_TRK_FLTR_CTRL_ADDR                                                                             (0x9950)
  #define RTL9300_TRK_FLTR_CTRL_TRK_MBR_FLTR_OFFSET                                                            (0)
  #define RTL9300_TRK_FLTR_CTRL_TRK_MBR_FLTR_MASK                                                              (0xFFFFFFF << RTL9300_TRK_FLTR_CTRL_TRK_MBR_FLTR_OFFSET)

#define RTL9300_TRK_SPR_CTRL_ADDR(index)                                                                       (0x9954 + (((index) << 2))) /* index: 0-13 */
  #define RTL9300_TRK_SPR_CTRL_SEP_BCAST_EN_OFFSET                                                             (2)
  #define RTL9300_TRK_SPR_CTRL_SEP_BCAST_EN_MASK                                                               (0x1 << RTL9300_TRK_SPR_CTRL_SEP_BCAST_EN_OFFSET)
  #define RTL9300_TRK_SPR_CTRL_SEP_DLF_EN_OFFSET                                                               (1)
  #define RTL9300_TRK_SPR_CTRL_SEP_DLF_EN_MASK                                                                 (0x1 << RTL9300_TRK_SPR_CTRL_SEP_DLF_EN_OFFSET)
  #define RTL9300_TRK_SPR_CTRL_SEP_KWN_MC_EN_OFFSET                                                            (0)
  #define RTL9300_TRK_SPR_CTRL_SEP_KWN_MC_EN_MASK                                                              (0x1 << RTL9300_TRK_SPR_CTRL_SEP_KWN_MC_EN_OFFSET)

#define RTL9300_TRK_SPR_SEL_CTRL_ADDR                                                                          (0x998C)
  #define RTL9300_TRK_SPR_SEL_CTRL_SEP_PORT_SEL_OFFSET                                                         (0)
  #define RTL9300_TRK_SPR_SEL_CTRL_SEP_PORT_SEL_MASK                                                           (0x1 << RTL9300_TRK_SPR_SEL_CTRL_SEP_PORT_SEL_OFFSET)

#define RTL9300_TRK_MBR_CTRL_ENCAP_ADDR(index)                                                                 (0xC8BC + (((index) << 2))) /* index: 0-13 */
  #define RTL9300_TRK_MBR_CTRL_ENCAP_TRK_PPM_OFFSET                                                            (0)
  #define RTL9300_TRK_MBR_CTRL_ENCAP_TRK_PPM_MASK                                                              (0xFFFFFFF << RTL9300_TRK_MBR_CTRL_ENCAP_TRK_PPM_OFFSET)

/*
 * Feature: Spanning Tree 
 */
#define RTL9300_ST_CTRL_ADDR                                                                                   (0x852C)
  #define RTL9300_ST_CTRL_MSTI_MODE_OFFSET                                                                     (0)
  #define RTL9300_ST_CTRL_MSTI_MODE_MASK                                                                       (0x1 << RTL9300_ST_CTRL_MSTI_MODE_OFFSET)

/*
 * Feature: Port Isolation 
 */
#define RTL9300_PORT_ISO_CTRL_ADDR(index)                                                                      (0xA080 + (((index) << 2))) /* index: 0-28 */
  #define RTL9300_PORT_ISO_CTRL_P_ISO_MBR_0_OFFSET                                                             (0)
  #define RTL9300_PORT_ISO_CTRL_P_ISO_MBR_0_MASK                                                               (0x1FFFFFFF << RTL9300_PORT_ISO_CTRL_P_ISO_MBR_0_OFFSET)

#define RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_ADDR                                                              (0xA0F4)
  #define RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_OFFSET                                           (0)
  #define RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_MASK                                             (0x1 << RTL9300_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_OFFSET)

#define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_ADDR(index)                                                          (0xA100 + (((index) << 3))) /* index: 0-15 */
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_OFFSET                                                  (32)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_MASK                                                    (0x1FFFFFFF << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_OFFSET                                                   (14)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_MASK                                                     (0xFFF << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_OFFSET                                                   (2)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_MASK                                                     (0xFFF << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_RESTRICT_ROUTE_OFFSET                                              (1)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_RESTRICT_ROUTE_MASK                                                (0x1 << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_RESTRICT_ROUTE_OFFSET)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_OFFSET                                                       (0)
  #define RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_MASK                                                         (0x1 << RTL9300_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_OFFSET)

#define RTL9300_PORT_ISO_VB_EGR_CTRL_ADDR(port)                                                                (0xA180 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_MASK(port)                                            (0x1 << RTL9300_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_OFFSET(port))

/*
 * Feature: MAC Forwarding Control 
 */
#define RTL9300_L2_CTRL_ADDR                                                                                   (0x8C74)
  #define RTL9300_L2_CTRL_L2_STT_MV_REF_OFFSET                                                                 (11)
  #define RTL9300_L2_CTRL_L2_STT_MV_REF_MASK                                                                   (0x1 << RTL9300_L2_CTRL_L2_STT_MV_REF_OFFSET)
  #define RTL9300_L2_CTRL_LUTCAM_EN_OFFSET                                                                     (10)
  #define RTL9300_L2_CTRL_LUTCAM_EN_MASK                                                                       (0x1 << RTL9300_L2_CTRL_LUTCAM_EN_OFFSET)
  #define RTL9300_L2_CTRL_HASH_FULL_ACT_OFFSET                                                                 (8)
  #define RTL9300_L2_CTRL_HASH_FULL_ACT_MASK                                                                   (0x3 << RTL9300_L2_CTRL_HASH_FULL_ACT_OFFSET)
  #define RTL9300_L2_CTRL_LINK_DOWN_P_INVLD_OFFSET                                                             (7)
  #define RTL9300_L2_CTRL_LINK_DOWN_P_INVLD_MASK                                                               (0x1 << RTL9300_L2_CTRL_LINK_DOWN_P_INVLD_OFFSET)
  #define RTL9300_L2_CTRL_MC_BC_SA_ACT_OFFSET                                                                  (5)
  #define RTL9300_L2_CTRL_MC_BC_SA_ACT_MASK                                                                    (0x3 << RTL9300_L2_CTRL_MC_BC_SA_ACT_OFFSET)
  #define RTL9300_L2_CTRL_ZERO_SA_ACT_OFFSET                                                                   (3)
  #define RTL9300_L2_CTRL_ZERO_SA_ACT_MASK                                                                     (0x3 << RTL9300_L2_CTRL_ZERO_SA_ACT_OFFSET)
  #define RTL9300_L2_CTRL_ZERO_SA_LRN_OFFSET                                                                   (2)
  #define RTL9300_L2_CTRL_ZERO_SA_LRN_MASK                                                                     (0x1 << RTL9300_L2_CTRL_ZERO_SA_LRN_OFFSET)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK1_OFFSET                                                             (1)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK1_MASK                                                               (0x1 << RTL9300_L2_CTRL_L2_HASH_ALGO_BLK1_OFFSET)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK0_OFFSET                                                             (0)
  #define RTL9300_L2_CTRL_L2_HASH_ALGO_BLK0_MASK                                                               (0x1 << RTL9300_L2_CTRL_L2_HASH_ALGO_BLK0_OFFSET)

#define RTL9300_L2_AGE_CTRL_ADDR                                                                               (0x8C78)
  #define RTL9300_L2_AGE_CTRL_SUS_AGE_MAX_OFFSET                                                               (22)
  #define RTL9300_L2_AGE_CTRL_SUS_AGE_MAX_MASK                                                                 (0x7 << RTL9300_L2_AGE_CTRL_SUS_AGE_MAX_OFFSET)
  #define RTL9300_L2_AGE_CTRL_FAST_AGE_OUT_OFFSET                                                              (21)
  #define RTL9300_L2_AGE_CTRL_FAST_AGE_OUT_MASK                                                                (0x1 << RTL9300_L2_AGE_CTRL_FAST_AGE_OUT_OFFSET)
  #define RTL9300_L2_AGE_CTRL_AGE_UNIT_OFFSET                                                                  (0)
  #define RTL9300_L2_AGE_CTRL_AGE_UNIT_MASK                                                                    (0x1FFFFF << RTL9300_L2_AGE_CTRL_AGE_UNIT_OFFSET)

#define RTL9300_L2_PORT_AGE_CTRL_ADDR(port)                                                                    (0x8C7C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_AGE_CTRL_AGE_EN_OFFSET(port)                                                         (port % 0x1D)
  #define RTL9300_L2_PORT_AGE_CTRL_AGE_EN_MASK(port)                                                           (0x1 << RTL9300_L2_PORT_AGE_CTRL_AGE_EN_OFFSET(port))

#define RTL9300_L2_TRK_AGE_CTRL_ADDR(port)                                                                     (0x8C80 + (((port / 14) << 2))) /* port: 0-13 */
  #define RTL9300_L2_TRK_AGE_CTRL_AGE_EN_OFFSET(port)                                                          (port % 0xE)
  #define RTL9300_L2_TRK_AGE_CTRL_AGE_EN_MASK(port)                                                            (0x1 << RTL9300_L2_TRK_AGE_CTRL_AGE_EN_OFFSET(port))

#define RTL9300_L2_PORT_SALRN_ADDR(port)                                                                       (0x8C84 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_SALRN_SALRN_OFFSET(port)                                                             ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_SALRN_SALRN_MASK(port)                                                               (0x3 << RTL9300_L2_PORT_SALRN_SALRN_OFFSET(port))

#define RTL9300_L2_PORT_NEW_SA_FWD_ADDR(port)                                                                  (0x8C8C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_MASK(port)                                                     (0x3 << RTL9300_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port))

#define RTL9300_L2_DYN_PORT_MV_ACT_ADDR(port)                                                                  (0x8C94 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_DYN_PORT_MV_ACT_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL9300_L2_DYN_PORT_MV_ACT_ACT_MASK(port)                                                            (0x3 << RTL9300_L2_DYN_PORT_MV_ACT_ACT_OFFSET(port))

#define RTL9300_L2_DYN_PORT_MV_LRN_ADDR(port)                                                                  (0x8C9C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_DYN_PORT_MV_LRN_LRN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_L2_DYN_PORT_MV_LRN_LRN_MASK(port)                                                            (0x1 << RTL9300_L2_DYN_PORT_MV_LRN_LRN_OFFSET(port))

#define RTL9300_L2_STT_PORT_MV_ACT_ADDR(port)                                                                  (0x8CA0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_STT_PORT_MV_ACT_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL9300_L2_STT_PORT_MV_ACT_ACT_MASK(port)                                                            (0x3 << RTL9300_L2_STT_PORT_MV_ACT_ACT_OFFSET(port))

#define RTL9300_L2_STT_PORT_MV_LRN_ADDR(port)                                                                  (0x8CA8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_STT_PORT_MV_LRN_LRN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_L2_STT_PORT_MV_LRN_LRN_MASK(port)                                                            (0x1 << RTL9300_L2_STT_PORT_MV_LRN_LRN_OFFSET(port))

#define RTL9300_L2_STT_TRK_MV_ACT_ADDR(port)                                                                   (0x8CAC + (((port / 14) << 2))) /* port: 0-13 */
  #define RTL9300_L2_STT_TRK_MV_ACT_ACT_OFFSET(port)                                                           ((port % 0xE) << 1)
  #define RTL9300_L2_STT_TRK_MV_ACT_ACT_MASK(port)                                                             (0x3 << RTL9300_L2_STT_TRK_MV_ACT_ACT_OFFSET(port))

#define RTL9300_L2_STT_TRK_MV_LRN_ADDR(port)                                                                   (0x8CB0 + (((port / 14) << 2))) /* port: 0-13 */
  #define RTL9300_L2_STT_TRK_MV_LRN_LRN_OFFSET(port)                                                           (port % 0xE)
  #define RTL9300_L2_STT_TRK_MV_LRN_LRN_MASK(port)                                                             (0x1 << RTL9300_L2_STT_TRK_MV_LRN_LRN_OFFSET(port))

#define RTL9300_L2_GLB_STT_PORT_MV_ACT_ADDR                                                                    (0x8CB4)
  #define RTL9300_L2_GLB_STT_PORT_MV_ACT_ACT_OFFSET                                                            (0)
  #define RTL9300_L2_GLB_STT_PORT_MV_ACT_ACT_MASK                                                              (0x3 << RTL9300_L2_GLB_STT_PORT_MV_ACT_ACT_OFFSET)

#define RTL9300_L2_GLB_STT_PORT_MV_LRN_ADDR                                                                    (0x8CB8)
  #define RTL9300_L2_GLB_STT_PORT_MV_LRN_LRN_OFFSET                                                            (0)
  #define RTL9300_L2_GLB_STT_PORT_MV_LRN_LRN_MASK                                                              (0x1 << RTL9300_L2_GLB_STT_PORT_MV_LRN_LRN_OFFSET)

#define RTL9300_L2_PORT_MV_FORBID_ADDR(port)                                                                   (0x8CBC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_MV_FORBID_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_L2_PORT_MV_FORBID_EN_MASK(port)                                                              (0x1 << RTL9300_L2_PORT_MV_FORBID_EN_OFFSET(port))

#define RTL9300_L2_TRK_MV_FORBID_ADDR(port)                                                                    (0x8CC0 + (((port / 14) << 2))) /* port: 0-13 */
  #define RTL9300_L2_TRK_MV_FORBID_EN_OFFSET(port)                                                             (port % 0xE)
  #define RTL9300_L2_TRK_MV_FORBID_EN_MASK(port)                                                               (0x1 << RTL9300_L2_TRK_MV_FORBID_EN_OFFSET(port))

#define RTL9300_L2_PORT_MV_FORBID_CTRL_ADDR                                                                    (0x8CC4)
  #define RTL9300_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_OFFSET                                                     (0)
  #define RTL9300_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_MASK                                                       (0x3 << RTL9300_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_OFFSET)

#define RTL9300_L2_PORT_SABLK_CTRL_ADDR(port)                                                                  (0x8CC8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_SABLK_CTRL_EN_OFFSET(port)                                                           (port % 0x1D)
  #define RTL9300_L2_PORT_SABLK_CTRL_EN_MASK(port)                                                             (0x1 << RTL9300_L2_PORT_SABLK_CTRL_EN_OFFSET(port))

#define RTL9300_L2_PORT_DABLK_CTRL_ADDR(port)                                                                  (0x8CCC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_DABLK_CTRL_EN_OFFSET(port)                                                           (port % 0x1D)
  #define RTL9300_L2_PORT_DABLK_CTRL_EN_MASK(port)                                                             (0x1 << RTL9300_L2_PORT_DABLK_CTRL_EN_OFFSET(port))

#define RTL9300_L2_UNKN_UC_FLD_PMSK_ADDR                                                                       (0x8CD0)
  #define RTL9300_L2_UNKN_UC_FLD_PMSK_PORTMASK_OFFSET                                                          (0)
  #define RTL9300_L2_UNKN_UC_FLD_PMSK_PORTMASK_MASK                                                            (0x1FFFFFFF << RTL9300_L2_UNKN_UC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL9300_L2_BC_FLD_PMSK_ADDR                                                                            (0x8CD4)
  #define RTL9300_L2_BC_FLD_PMSK_PORTMASK_OFFSET                                                               (0)
  #define RTL9300_L2_BC_FLD_PMSK_PORTMASK_MASK                                                                 (0x1FFFFFFF << RTL9300_L2_BC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL9300_L2_PORT_UC_LM_ACT_ADDR(port)                                                                   (0x8CD8 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_UC_LM_ACT_ACT_OFFSET(port)                                                           ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_UC_LM_ACT_ACT_MASK(port)                                                             (0x3 << RTL9300_L2_PORT_UC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_PORT_L2_MC_LM_ACT_ADDR(port)                                                                (0x8CE0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_L2_MC_LM_ACT_ACT_OFFSET(port)                                                        ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_L2_MC_LM_ACT_ACT_MASK(port)                                                          (0x3 << RTL9300_L2_PORT_L2_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_PORT_IP4_MC_LM_ACT_ADDR(port)                                                               (0x8CE8 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_IP4_MC_LM_ACT_ACT_OFFSET(port)                                                       ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_IP4_MC_LM_ACT_ACT_MASK(port)                                                         (0x3 << RTL9300_L2_PORT_IP4_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_PORT_IP6_MC_LM_ACT_ADDR(port)                                                               (0x8CF0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_L2_PORT_IP6_MC_LM_ACT_ACT_OFFSET(port)                                                       ((port & 0xF) << 1)
  #define RTL9300_L2_PORT_IP6_MC_LM_ACT_ACT_MASK(port)                                                         (0x3 << RTL9300_L2_PORT_IP6_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9300_L2_LRN_CONSTRT_CTRL_ADDR                                                                       (0x8CF8)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                       (2)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                         (0x7FFF << RTL9300_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_ACT_OFFSET                                                               (0)
  #define RTL9300_L2_LRN_CONSTRT_CTRL_ACT_MASK                                                                 (0x3 << RTL9300_L2_LRN_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_LRN_CONSTRT_CNT_ADDR                                                                        (0x8CFC)
  #define RTL9300_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET                                                            (0)
  #define RTL9300_L2_LRN_CONSTRT_CNT_LRN_CNT_MASK                                                              (0x7FFF << RTL9300_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ADDR(port)                                                            (0x8D00 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                  (2)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                    (0x7FFF << RTL9300_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ACT_OFFSET                                                          (0)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ACT_MASK                                                            (0x3 << RTL9300_L2_LRN_PORT_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_LRN_PORT_CONSTRT_CNT_ADDR(port)                                                             (0x8D74 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL9300_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_MASK                                                         (0x7FFF << RTL9300_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ADDR(port)                                                             (0x8DE8 + (((port) << 2))) /* port: 0-13 */
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                   (2)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                     (0x7FFF << RTL9300_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ACT_OFFSET                                                           (0)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ACT_MASK                                                             (0x3 << RTL9300_L2_LRN_TRK_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_LRN_TRK_CONSTRT_CNT_ADDR(port)                                                              (0x8E20 + (((port) << 2))) /* port: 0-13 */
  #define RTL9300_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_OFFSET                                                        (0)
  #define RTL9300_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_MASK                                                          (0x7FFF << RTL9300_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_ADDR(index)                                                          (0x8E58 + (((index) << 3))) /* index: 0-7 */
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_OFFSET                                                        (32)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_MASK                                                          (0xFFF << RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_OFFSET)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_OFFSET                                                     (15)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_MASK                                                       (0x3F << RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_OFFSET)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_OFFSET                                                 (0)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_MASK                                                   (0x7FFF << RTL9300_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_OFFSET)

#define RTL9300_L2_LRN_VLAN_CONSTRT_CNT_ADDR(index)                                                            (0x8E98 + (((index) << 2))) /* index: 0-7 */
  #define RTL9300_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL9300_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_MASK                                                         (0x7FFF << RTL9300_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9300_L2_VLAN_CONSTRT_CTRL_ADDR                                                                      (0x8EB8)
  #define RTL9300_L2_VLAN_CONSTRT_CTRL_ACT_OFFSET                                                              (0)
  #define RTL9300_L2_VLAN_CONSTRT_CTRL_ACT_MASK                                                                (0x3 << RTL9300_L2_VLAN_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9300_L2_CONSTRT_PORT_CNT_DBG_ADDR(port)                                                             (0x8EBC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port)                                         (port % 0x1D)
  #define RTL9300_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_MASK(port)                                           (0x1 << RTL9300_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port))

#define RTL9300_L2_CONSTRT_TRK_CNT_DBG_ADDR(port)                                                              (0x8EC0 + (((port / 14) << 2))) /* port: 0-13 */
  #define RTL9300_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port)                                          (port % 0xE)
  #define RTL9300_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_MASK(port)                                            (0x1 << RTL9300_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port))

#define RTL9300_L2_CONSTRT_SYS_CNT_DBG_ADDR                                                                    (0x8EC4)
  #define RTL9300_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_OFFSET                                                (0)
  #define RTL9300_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_MASK                                                  (0x1 << RTL9300_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_OFFSET)

#define RTL9300_L2_CONSTRT_VLAN_CNT_DBG_ADDR(index)                                                            (0x8EC8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index)                                        (index % 0x8)
  #define RTL9300_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_MASK(index)                                          (0x1 << RTL9300_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index))

#define RTL9300_L2_TBL_FLUSH_CTRL_ADDR                                                                         (0x8ECC)
  #define RTL9300_L2_TBL_FLUSH_CTRL_STS_OFFSET                                                                 (50)
  #define RTL9300_L2_TBL_FLUSH_CTRL_STS_MASK                                                                   (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_STS_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ACT_OFFSET                                                                 (49)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ACT_MASK                                                                   (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_ACT_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET                                                            (48)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_CMP_MASK                                                              (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_OFFSET                                                         (47)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_MASK                                                           (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET                                                            (46)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_CMP_MASK                                                              (0x1 << RTL9300_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET                                                          (44)
  #define RTL9300_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_MASK                                                            (0x3 << RTL9300_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_OFFSET                                                                (32)
  #define RTL9300_L2_TBL_FLUSH_CTRL_FVID_MASK                                                                  (0xFFF << RTL9300_L2_TBL_FLUSH_CTRL_FVID_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_OFFSET                                                             (12)
  #define RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_MASK                                                               (0xFFF << RTL9300_L2_TBL_FLUSH_CTRL_AGG_VID_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_ID_OFFSET                                                             (6)
  #define RTL9300_L2_TBL_FLUSH_CTRL_PORT_ID_MASK                                                               (0x3F << RTL9300_L2_TBL_FLUSH_CTRL_PORT_ID_OFFSET)
  #define RTL9300_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_OFFSET                                                   (0)
  #define RTL9300_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_MASK                                                     (0x3F << RTL9300_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_OFFSET)

#define RTL9300_L2_SRC_P_FLTR_ADDR(port)                                                                       (0x8ED4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_L2_SRC_P_FLTR_SRC_FLTR_EN_OFFSET(port)                                                       (port % 0x1D)
  #define RTL9300_L2_SRC_P_FLTR_SRC_FLTR_EN_MASK(port)                                                         (0x1 << RTL9300_L2_SRC_P_FLTR_SRC_FLTR_EN_OFFSET(port))

/*
 * Feature: L2 & IP Multicast 
 */
/*
 * Feature: L2 Entry Notification 
 */
#define RTL9300_L2_NOTIFICATION_CTRL_ADDR                                                                      (0xD740)
  #define RTL9300_L2_NOTIFICATION_CTRL_SUSPEND_NOTIFICATION_EN_OFFSET                                          (13)
  #define RTL9300_L2_NOTIFICATION_CTRL_SUSPEND_NOTIFICATION_EN_MASK                                            (0x1 << RTL9300_L2_NOTIFICATION_CTRL_SUSPEND_NOTIFICATION_EN_OFFSET)
  #define RTL9300_L2_NOTIFICATION_CTRL_LINKDOWN_FLUSH_EN_OFFSET                                                (12)
  #define RTL9300_L2_NOTIFICATION_CTRL_LINKDOWN_FLUSH_EN_MASK                                                  (0x1 << RTL9300_L2_NOTIFICATION_CTRL_LINKDOWN_FLUSH_EN_OFFSET)
  #define RTL9300_L2_NOTIFICATION_CTRL_BP_THR_OFFSET                                                           (2)
  #define RTL9300_L2_NOTIFICATION_CTRL_BP_THR_MASK                                                             (0x3FF << RTL9300_L2_NOTIFICATION_CTRL_BP_THR_OFFSET)
  #define RTL9300_L2_NOTIFICATION_CTRL_FIFO_EMPTY_OFFSET                                                       (1)
  #define RTL9300_L2_NOTIFICATION_CTRL_FIFO_EMPTY_MASK                                                         (0x1 << RTL9300_L2_NOTIFICATION_CTRL_FIFO_EMPTY_OFFSET)
  #define RTL9300_L2_NOTIFICATION_CTRL_NOTIFICATION_EN_OFFSET                                                  (0)
  #define RTL9300_L2_NOTIFICATION_CTRL_NOTIFICATION_EN_MASK                                                    (0x1 << RTL9300_L2_NOTIFICATION_CTRL_NOTIFICATION_EN_OFFSET)

#define RTL9300_L2_NOTIFY_RING_BASE_ADDR_ADDR                                                                  (0xD744)
  #define RTL9300_L2_NOTIFY_RING_BASE_ADDR_BASE_ADDR_OFFSET                                                    (0)
  #define RTL9300_L2_NOTIFY_RING_BASE_ADDR_BASE_ADDR_MASK                                                      (0xFFFFFFFF << RTL9300_L2_NOTIFY_RING_BASE_ADDR_BASE_ADDR_OFFSET)

#define RTL9300_L2_NOTIFY_RING_CUR_ADDR_ADDR                                                                   (0xD748)
  #define RTL9300_L2_NOTIFY_RING_CUR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9300_L2_NOTIFY_RING_CUR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9300_L2_NOTIFY_RING_CUR_ADDR_CUR_ADDR_OFFSET)

#define RTL9300_L2_NOTIFY_IF_INTR_MSK_ADDR                                                                     (0xD74C)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_DONE_OFFSET                                                       (2)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_DONE_MASK                                                         (0x1 << RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_DONE_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET                                                (1)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_MASK                                                  (0x1 << RTL9300_L2_NOTIFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                          (0)
  #define RTL9300_L2_NOTIFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_MASK                                            (0x1 << RTL9300_L2_NOTIFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)

#define RTL9300_L2_NOTIFY_IF_INTR_STS_ADDR                                                                     (0xD750)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_DONE_OFFSET                                                       (2)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_DONE_MASK                                                         (0x1 << RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_DONE_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET                                                (1)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_MASK                                                  (0x1 << RTL9300_L2_NOTIFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                          (0)
  #define RTL9300_L2_NOTIFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_MASK                                            (0x1 << RTL9300_L2_NOTIFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)

#define RTL9300_DMA_L2MSG_TMROUT_ADDR                                                                          (0xD754)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET                                               (17)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_MASK                                                 (0x1 << RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_OFFSET                                                  (16)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_MASK                                                    (0x1 << RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_OFFSET)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_OFFSET                                                 (0)
  #define RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_MASK                                                   (0xFFFF << RTL9300_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_OFFSET)

#define RTL9300_DMA_L2MSG_CNT_SEL_ADDR                                                                         (0xD758)
  #define RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_RST_OFFSET                                                       (4)
  #define RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_RST_MASK                                                         (0x1 << RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_RST_OFFSET)
  #define RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_OFFSET                                                   (0)
  #define RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_MASK                                                     (0xF << RTL9300_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_OFFSET)

#define RTL9300_DMA_RDMA_CNT_SEL_ADDR                                                                          (0xD75C)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET                                                   (6)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_MASK                                                     (0x1 << RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET                                                   (5)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_MASK                                                     (0x1 << RTL9300_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET                                                     (0)
  #define RTL9300_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_MASK                                                       (0x1F << RTL9300_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET)

/*
 * Feature: L2 Misc. 
 */
#define RTL9300_MAC_TX_DISABLE_ADDR                                                                            (0x1001C)
  #define RTL9300_MAC_TX_DISABLE_DIS_PORT_MASK_OFFSET                                                          (0)
  #define RTL9300_MAC_TX_DISABLE_DIS_PORT_MASK_MASK                                                            (0x1FFFFFFF << RTL9300_MAC_TX_DISABLE_DIS_PORT_MASK_OFFSET)

/*
 * Feature: Storm Control (B/M/UM/DLF) 
 */
#define RTL9300_STORM_CTRL_ADDR                                                                                (0x8800)
  #define RTL9300_STORM_CTRL_INC_BYPASS_PKT_OFFSET                                                             (10)
  #define RTL9300_STORM_CTRL_INC_BYPASS_PKT_MASK                                                               (0x1 << RTL9300_STORM_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL9300_STORM_CTRL_INC_IFG_OFFSET                                                                    (9)
  #define RTL9300_STORM_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL9300_STORM_CTRL_INC_IFG_OFFSET)
  #define RTL9300_STORM_CTRL_ARP_VLAN_CONSTRT_OFFSET                                                           (8)
  #define RTL9300_STORM_CTRL_ARP_VLAN_CONSTRT_MASK                                                             (0x1 << RTL9300_STORM_CTRL_ARP_VLAN_CONSTRT_OFFSET)
  #define RTL9300_STORM_CTRL_DHCP_VLAN_CONSTRT_OFFSET                                                          (7)
  #define RTL9300_STORM_CTRL_DHCP_VLAN_CONSTRT_MASK                                                            (0x1 << RTL9300_STORM_CTRL_DHCP_VLAN_CONSTRT_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_RIP_OFFSET                                                                  (6)
  #define RTL9300_STORM_CTRL_ADMIT_RIP_MASK                                                                    (0x1 << RTL9300_STORM_CTRL_ADMIT_RIP_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_DHCP_OFFSET                                                                 (5)
  #define RTL9300_STORM_CTRL_ADMIT_DHCP_MASK                                                                   (0x1 << RTL9300_STORM_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_ARPREQ_OFFSET                                                               (4)
  #define RTL9300_STORM_CTRL_ADMIT_ARPREQ_MASK                                                                 (0x1 << RTL9300_STORM_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_RMA_OFFSET                                                                  (3)
  #define RTL9300_STORM_CTRL_ADMIT_RMA_MASK                                                                    (0x1 << RTL9300_STORM_CTRL_ADMIT_RMA_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_BPDU_OFFSET                                                                 (2)
  #define RTL9300_STORM_CTRL_ADMIT_BPDU_MASK                                                                   (0x1 << RTL9300_STORM_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_RTKPKT_OFFSET                                                               (1)
  #define RTL9300_STORM_CTRL_ADMIT_RTKPKT_MASK                                                                 (0x1 << RTL9300_STORM_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL9300_STORM_CTRL_ADMIT_IGMP_OFFSET                                                                 (0)
  #define RTL9300_STORM_CTRL_ADMIT_IGMP_MASK                                                                   (0x1 << RTL9300_STORM_CTRL_ADMIT_IGMP_OFFSET)

#define RTL9300_STORM_LB_CTRL_ADDR                                                                             (0x8804)
  #define RTL9300_STORM_LB_CTRL_TICK_OFFSET                                                                    (16)
  #define RTL9300_STORM_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL9300_STORM_LB_CTRL_TICK_OFFSET)
  #define RTL9300_STORM_LB_CTRL_TKN_OFFSET                                                                     (0)
  #define RTL9300_STORM_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL9300_STORM_LB_CTRL_TKN_OFFSET)

#define RTL9300_STORM_LB_PPS_CTRL_ADDR                                                                         (0x8808)
  #define RTL9300_STORM_LB_PPS_CTRL_TICK_OFFSET                                                                (4)
  #define RTL9300_STORM_LB_PPS_CTRL_TICK_MASK                                                                  (0xFFF << RTL9300_STORM_LB_PPS_CTRL_TICK_OFFSET)
  #define RTL9300_STORM_LB_PPS_CTRL_TKN_OFFSET                                                                 (0)
  #define RTL9300_STORM_LB_PPS_CTRL_TKN_MASK                                                                   (0xF << RTL9300_STORM_LB_PPS_CTRL_TKN_OFFSET)

#define RTL9300_STORM_LB_PROTO_CTRL_ADDR                                                                       (0x9200)
  #define RTL9300_STORM_LB_PROTO_CTRL_TICK_OFFSET                                                              (4)
  #define RTL9300_STORM_LB_PROTO_CTRL_TICK_MASK                                                                (0xFFFFF << RTL9300_STORM_LB_PROTO_CTRL_TICK_OFFSET)
  #define RTL9300_STORM_LB_PROTO_CTRL_TKN_OFFSET                                                               (0)
  #define RTL9300_STORM_LB_PROTO_CTRL_TKN_MASK                                                                 (0xF << RTL9300_STORM_LB_PROTO_CTRL_TKN_OFFSET)

#define RTL9300_STORM_PORT_CTRL_ADDR(port)                                                                     (0x880C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_CTRL_MODE_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_STORM_PORT_CTRL_MODE_MASK(port)                                                              (0x1 << RTL9300_STORM_PORT_CTRL_MODE_OFFSET(port))

#define RTL9300_STORM_PORT_UC_CTRL_ADDR(port)                                                                  (0x8810 + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_UC_CTRL_TYPE_OFFSET                                                               (57)
  #define RTL9300_STORM_PORT_UC_CTRL_TYPE_MASK                                                                 (0x1 << RTL9300_STORM_PORT_UC_CTRL_TYPE_OFFSET)
  #define RTL9300_STORM_PORT_UC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9300_STORM_PORT_UC_CTRL_EN_MASK                                                                   (0x1 << RTL9300_STORM_PORT_UC_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_UC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9300_STORM_PORT_UC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9300_STORM_PORT_UC_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_UC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9300_STORM_PORT_UC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9300_STORM_PORT_UC_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_UC_LB_RST_ADDR(port)                                                                (0x88F8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_UC_LB_RST_RST_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_STORM_PORT_UC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9300_STORM_PORT_UC_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_UC_EXCEED_FLAG_ADDR(port)                                                           (0x88FC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_UC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_STORM_PORT_UC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9300_STORM_PORT_UC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_MC_CTRL_ADDR(port)                                                                  (0x8900 + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_MC_CTRL_TYPE_OFFSET                                                               (57)
  #define RTL9300_STORM_PORT_MC_CTRL_TYPE_MASK                                                                 (0x1 << RTL9300_STORM_PORT_MC_CTRL_TYPE_OFFSET)
  #define RTL9300_STORM_PORT_MC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9300_STORM_PORT_MC_CTRL_EN_MASK                                                                   (0x1 << RTL9300_STORM_PORT_MC_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_MC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9300_STORM_PORT_MC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9300_STORM_PORT_MC_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_MC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9300_STORM_PORT_MC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9300_STORM_PORT_MC_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_MC_LB_RST_ADDR(port)                                                                (0x89E8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_MC_LB_RST_RST_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_STORM_PORT_MC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9300_STORM_PORT_MC_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_MC_EXCEED_FLAG_ADDR(port)                                                           (0x89EC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_MC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_STORM_PORT_MC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9300_STORM_PORT_MC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_BC_CTRL_ADDR(port)                                                                  (0x89F0 + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_BC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9300_STORM_PORT_BC_CTRL_EN_MASK                                                                   (0x1 << RTL9300_STORM_PORT_BC_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_BC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9300_STORM_PORT_BC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9300_STORM_PORT_BC_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_BC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9300_STORM_PORT_BC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9300_STORM_PORT_BC_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_BC_LB_RST_ADDR(port)                                                                (0x8AD8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_BC_LB_RST_RST_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_STORM_PORT_BC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9300_STORM_PORT_BC_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_BC_EXCEED_FLAG_ADDR(port)                                                           (0x8ADC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_BC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x1D)
  #define RTL9300_STORM_PORT_BC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9300_STORM_PORT_BC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_ADDR(port)                                                          (0x9204 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_EN_OFFSET                                                         (20)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_EN_MASK                                                           (0x1 << RTL9300_STORM_PORT_PROTO_DHCP_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_RATE_MASK                                                         (0x1FF << RTL9300_STORM_PORT_PROTO_DHCP_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9300_STORM_PORT_PROTO_DHCP_CTRL_BURST_MASK                                                        (0xFF << RTL9300_STORM_PORT_PROTO_DHCP_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_ADDR(port)                                                        (0x9278 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_RST_OFFSET(port)                                                (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9300_STORM_PORT_PROTO_DHCP_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_ADDR(port)                                                   (0x927C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9300_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_ADDR(port)                                                          (0x9280 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_EN_OFFSET                                                         (20)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_EN_MASK                                                           (0x1 << RTL9300_STORM_PORT_PROTO_BPDU_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_RATE_MASK                                                         (0x1FF << RTL9300_STORM_PORT_PROTO_BPDU_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9300_STORM_PORT_PROTO_BPDU_CTRL_BURST_MASK                                                        (0xFF << RTL9300_STORM_PORT_PROTO_BPDU_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_ADDR(port)                                                        (0x92F4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_RST_OFFSET(port)                                                (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9300_STORM_PORT_PROTO_BPDU_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_ADDR(port)                                                   (0x92F8 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9300_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_ADDR(port)                                                          (0x92FC + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_EN_OFFSET                                                         (20)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_EN_MASK                                                           (0x1 << RTL9300_STORM_PORT_PROTO_IGMP_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_RATE_MASK                                                         (0x1FF << RTL9300_STORM_PORT_PROTO_IGMP_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9300_STORM_PORT_PROTO_IGMP_CTRL_BURST_MASK                                                        (0xFF << RTL9300_STORM_PORT_PROTO_IGMP_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_ADDR(port)                                                        (0x9370 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_RST_OFFSET(port)                                                (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9300_STORM_PORT_PROTO_IGMP_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_ADDR(port)                                                   (0x9374 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9300_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_ARP_CTRL_ADDR(port)                                                           (0x9378 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_EN_OFFSET                                                          (20)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_EN_MASK                                                            (0x1 << RTL9300_STORM_PORT_PROTO_ARP_CTRL_EN_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_RATE_OFFSET                                                        (8)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_RATE_MASK                                                          (0x1FF << RTL9300_STORM_PORT_PROTO_ARP_CTRL_RATE_OFFSET)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_BURST_OFFSET                                                       (0)
  #define RTL9300_STORM_PORT_PROTO_ARP_CTRL_BURST_MASK                                                         (0xFF << RTL9300_STORM_PORT_PROTO_ARP_CTRL_BURST_OFFSET)

#define RTL9300_STORM_PORT_PROTO_ARP_LB_RST_ADDR(port)                                                         (0x93EC + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_ARP_LB_RST_RST_OFFSET(port)                                                 (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_ARP_LB_RST_RST_MASK(port)                                                   (0x1 << RTL9300_STORM_PORT_PROTO_ARP_LB_RST_RST_OFFSET(port))

#define RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_ADDR(port)                                                    (0x93F0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_OFFSET(port)                                           (port % 0x1D)
  #define RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_MASK(port)                                             (0x1 << RTL9300_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_OFFSET(port))

/*
 * Feature: Ingress Bandwidth Control 
 */
#define RTL9300_IGBW_CTRL_ADDR                                                                                 (0x7E00)
  #define RTL9300_IGBW_CTRL_INC_BYPASS_PKT_OFFSET                                                              (8)
  #define RTL9300_IGBW_CTRL_INC_BYPASS_PKT_MASK                                                                (0x1 << RTL9300_IGBW_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL9300_IGBW_CTRL_INC_IFG_OFFSET                                                                     (7)
  #define RTL9300_IGBW_CTRL_INC_IFG_MASK                                                                       (0x1 << RTL9300_IGBW_CTRL_INC_IFG_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_RIP_OFFSET                                                                   (6)
  #define RTL9300_IGBW_CTRL_ADMIT_RIP_MASK                                                                     (0x1 << RTL9300_IGBW_CTRL_ADMIT_RIP_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_DHCP_OFFSET                                                                  (5)
  #define RTL9300_IGBW_CTRL_ADMIT_DHCP_MASK                                                                    (0x1 << RTL9300_IGBW_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_ARPREQ_OFFSET                                                                (4)
  #define RTL9300_IGBW_CTRL_ADMIT_ARPREQ_MASK                                                                  (0x1 << RTL9300_IGBW_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_RMA_OFFSET                                                                   (3)
  #define RTL9300_IGBW_CTRL_ADMIT_RMA_MASK                                                                     (0x1 << RTL9300_IGBW_CTRL_ADMIT_RMA_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_BPDU_OFFSET                                                                  (2)
  #define RTL9300_IGBW_CTRL_ADMIT_BPDU_MASK                                                                    (0x1 << RTL9300_IGBW_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_RTKPKT_OFFSET                                                                (1)
  #define RTL9300_IGBW_CTRL_ADMIT_RTKPKT_MASK                                                                  (0x1 << RTL9300_IGBW_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL9300_IGBW_CTRL_ADMIT_IGMP_OFFSET                                                                  (0)
  #define RTL9300_IGBW_CTRL_ADMIT_IGMP_MASK                                                                    (0x1 << RTL9300_IGBW_CTRL_ADMIT_IGMP_OFFSET)

#define RTL9300_IGBW_LB_CTRL_ADDR                                                                              (0x7E04)
  #define RTL9300_IGBW_LB_CTRL_TICK_OFFSET                                                                     (16)
  #define RTL9300_IGBW_LB_CTRL_TICK_MASK                                                                       (0xFFFF << RTL9300_IGBW_LB_CTRL_TICK_OFFSET)
  #define RTL9300_IGBW_LB_CTRL_TKN_OFFSET                                                                      (0)
  #define RTL9300_IGBW_LB_CTRL_TKN_MASK                                                                        (0xFFFF << RTL9300_IGBW_LB_CTRL_TKN_OFFSET)

#define RTL9300_IGBW_PORT_CTRL_ADDR(port)                                                                      (0x7E08 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_CTRL_BW_EN_OFFSET                                                                  (20)
  #define RTL9300_IGBW_PORT_CTRL_BW_EN_MASK                                                                    (0x1 << RTL9300_IGBW_PORT_CTRL_BW_EN_OFFSET)
  #define RTL9300_IGBW_PORT_CTRL_RATE_OFFSET                                                                   (0)
  #define RTL9300_IGBW_PORT_CTRL_RATE_MASK                                                                     (0xFFFFF << RTL9300_IGBW_PORT_CTRL_RATE_OFFSET)

#define RTL9300_IGBW_PORT_BURST_CTRL_ADDR(port)                                                                (0x7E7C + (((port) << 3))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_ON_OFFSET                                                          (32)
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_ON_MASK                                                            (0x7FFFFFFF << RTL9300_IGBW_PORT_BURST_CTRL_HIGH_ON_OFFSET)
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_OFF_OFFSET                                                         (0)
  #define RTL9300_IGBW_PORT_BURST_CTRL_HIGH_OFF_MASK                                                           (0x7FFFFFFF << RTL9300_IGBW_PORT_BURST_CTRL_HIGH_OFF_OFFSET)

#define RTL9300_IGBW_PORT_LB_RST_ADDR(port)                                                                    (0x7F64 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_LB_RST_RST_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_IGBW_PORT_LB_RST_RST_MASK(port)                                                              (0x1 << RTL9300_IGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL9300_IGBW_PORT_EXCEED_FLAG_ADDR(port)                                                               (0x7F68 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_EXCEED_FLAG_FLAG_OFFSET(port)                                                      (port % 0x1D)
  #define RTL9300_IGBW_PORT_EXCEED_FLAG_FLAG_MASK(port)                                                        (0x1 << RTL9300_IGBW_PORT_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_IGBW_PORT_FC_CTRL_ADDR(port)                                                                   (0x7F6C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_IGBW_PORT_FC_CTRL_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_IGBW_PORT_FC_CTRL_EN_MASK(port)                                                              (0x1 << RTL9300_IGBW_PORT_FC_CTRL_EN_OFFSET(port))

/*
 * Feature: Egress Bandwidth Control 
 */
#define RTL9300_EGBW_CTRL_ADDR                                                                                 (0x7860)
  #define RTL9300_EGBW_CTRL_INC_IFG_OFFSET                                                                     (1)
  #define RTL9300_EGBW_CTRL_INC_IFG_MASK                                                                       (0x1 << RTL9300_EGBW_CTRL_INC_IFG_OFFSET)
  #define RTL9300_EGBW_CTRL_RATE_MODE_CPU_OFFSET                                                               (0)
  #define RTL9300_EGBW_CTRL_RATE_MODE_CPU_MASK                                                                 (0x1 << RTL9300_EGBW_CTRL_RATE_MODE_CPU_OFFSET)

#define RTL9300_EGBW_CPU_PPS_LB_CTRL_ADDR                                                                      (0x7864)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TKN_OFFSET                                                              (24)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TKN_MASK                                                                (0xFF << RTL9300_EGBW_CPU_PPS_LB_CTRL_TKN_OFFSET)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TICK_OFFSET                                                             (0)
  #define RTL9300_EGBW_CPU_PPS_LB_CTRL_TICK_MASK                                                               (0xFFFFFF << RTL9300_EGBW_CPU_PPS_LB_CTRL_TICK_OFFSET)

#define RTL9300_EGBW_LB_CTRL_ADDR                                                                              (0x7868)
  #define RTL9300_EGBW_LB_CTRL_TKN_OFFSET                                                                      (16)
  #define RTL9300_EGBW_LB_CTRL_TKN_MASK                                                                        (0xFFFF << RTL9300_EGBW_LB_CTRL_TKN_OFFSET)
  #define RTL9300_EGBW_LB_CTRL_TICK_OFFSET                                                                     (0)
  #define RTL9300_EGBW_LB_CTRL_TICK_MASK                                                                       (0xFFFF << RTL9300_EGBW_LB_CTRL_TICK_OFFSET)

#define RTL9300_EGBW_PORT_CTRL_ADDR(port)                                                                      (0x7600 + (((port) << 4))) /* port: 0-28 */
  #define RTL9300_EGBW_PORT_CTRL_EN_OFFSET                                                                     (52)
  #define RTL9300_EGBW_PORT_CTRL_EN_MASK                                                                       (0x1 << RTL9300_EGBW_PORT_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_PORT_CTRL_RATE_OFFSET                                                                   (32)
  #define RTL9300_EGBW_PORT_CTRL_RATE_MASK                                                                     (0xFFFFF << RTL9300_EGBW_PORT_CTRL_RATE_OFFSET)
  #define RTL9300_EGBW_PORT_CTRL_BURST_OFFSET                                                                  (0)
  #define RTL9300_EGBW_PORT_CTRL_BURST_MASK                                                                    (0xFFFF << RTL9300_EGBW_PORT_CTRL_BURST_OFFSET)

#define RTL9300_EGBW_PORT_LB_RST_ADDR(port)                                                                    (0x786C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_EGBW_PORT_LB_RST_RST_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_EGBW_PORT_LB_RST_RST_MASK(port)                                                              (0x1 << RTL9300_EGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL9300_EGBW_PORT_LB_EXCEED_FLAG_ADDR(port)                                                            (0x7870 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_EGBW_PORT_LB_EXCEED_FLAG_FLAG_OFFSET(port)                                                   (port % 0x1D)
  #define RTL9300_EGBW_PORT_LB_EXCEED_FLAG_FLAG_MASK(port)                                                     (0x1 << RTL9300_EGBW_PORT_LB_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_ADDR(port, index)                                                      (0x3C00 + (port << 9) + (((index) << 3))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_EN_OFFSET                                                            (52)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_EN_MASK                                                              (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_RATE_OFFSET                                                          (32)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_RATE_MASK                                                            (0xFFFFF << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_RATE_OFFSET)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_BURST_OFFSET                                                         (0)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_BURST_MASK                                                           (0xFFFF << RTL9300_EGBW_PORT_Q_MAX_LB_CTRL_BURST_OFFSET)

#define RTL9300_EGBW_PORT_Q_MAX_LB_RST_ADDR(port, index)                                                       (0x3C40 + (port << 9) + (((index >> 3) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_RST_RST_OFFSET(index)                                                     (index % 0x8)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_RST_RST_MASK(index)                                                       (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_RST_RST_OFFSET(index))

#define RTL9300_EGBW_PORT_Q_MAX_LB_EXCEED_FLAG_ADDR(port, index)                                               (0x3C44 + (port << 9) + (((index >> 3) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_MAX_LB_EXCEED_FLAG_FLAG_OFFSET(index)                                            (index % 0x8)
  #define RTL9300_EGBW_PORT_Q_MAX_LB_EXCEED_FLAG_FLAG_MASK(index)                                              (0x1 << RTL9300_EGBW_PORT_Q_MAX_LB_EXCEED_FLAG_FLAG_OFFSET(index))

#define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_ADDR(index)                                                             (0x7A58 + (((index) << 3))) /* index: 0-31 */
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_EN_OFFSET                                                             (52)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_EN_MASK                                                               (0x1 << RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_RATE_OFFSET                                                           (32)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_RATE_MASK                                                             (0xFFFFF << RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_RATE_OFFSET)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_BURST_OFFSET                                                          (0)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_BURST_MASK                                                            (0xFFFF << RTL9300_EGBW_CPU_Q_MAX_LB_CTRL_BURST_OFFSET)

#define RTL9300_EGBW_CPU_Q_MAX_LB_RST_ADDR(index)                                                              (0x7B58 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_EGBW_CPU_Q_MAX_LB_RST_RST_OFFSET(index)                                                      (index % 0x20)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_RST_RST_MASK(index)                                                        (0x1 << RTL9300_EGBW_CPU_Q_MAX_LB_RST_RST_OFFSET(index))

#define RTL9300_EGBW_CPU_Q_MAX_LB_EXCEED_FLAG_ADDR(index)                                                      (0x7B5C + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_EGBW_CPU_Q_MAX_LB_EXCEED_FLAG_FLAG_OFFSET(index)                                             (index % 0x20)
  #define RTL9300_EGBW_CPU_Q_MAX_LB_EXCEED_FLAG_FLAG_MASK(index)                                               (0x1 << RTL9300_EGBW_CPU_Q_MAX_LB_EXCEED_FLAG_FLAG_OFFSET(index))

#define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_ADDR(port, index)                                           (0x3C48 + (port << 9) + (((index) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_BURST_OFFSET                                              (0)
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_BURST_MASK                                                (0xFFFF << RTL9300_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_BURST_OFFSET)

#define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_ADDR(port, index)                                                  (0x3C68 + (port << 9) + (((index) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_EN_OFFSET                                                        (20)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_EN_MASK                                                          (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_RATE_OFFSET                                                      (0)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_RATE_MASK                                                        (0xFFFFF << RTL9300_EGBW_PORT_Q_ASSURED_LB_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_ADDR(port, index)                                                      (0x3C88 + (port << 9) + (((index) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_EN_OFFSET                                                            (20)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_EN_MASK                                                              (0x1 << RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_EN_OFFSET)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_RATE_OFFSET                                                          (0)
  #define RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_RATE_MASK                                                            (0xFFFFF << RTL9300_EGBW_PORT_Q_FIX_LB_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_ADDR(port, index)                                               (0x3CA8 + (port << 9) + (((index >> 3) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_RST_OFFSET(index)                                             (index % 0x8)
  #define RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_RST_MASK(index)                                               (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_FIX_LB_RST_RST_OFFSET(index))

#define RTL9300_EGBW_PORT_Q_ASSURED_LB_EXCEED_FLAG_ADDR(port, index)                                           (0x3CAC + (port << 9) + (((index >> 3) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_EXCEED_FLAG_FLAG_OFFSET(index)                                        (index % 0x8)
  #define RTL9300_EGBW_PORT_Q_ASSURED_LB_EXCEED_FLAG_FLAG_MASK(index)                                          (0x1 << RTL9300_EGBW_PORT_Q_ASSURED_LB_EXCEED_FLAG_FLAG_OFFSET(index))

#define RTL9300_EGBW_RATE_10M_CTRL_ADDR                                                                        (0x7874)
  #define RTL9300_EGBW_RATE_10M_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9300_EGBW_RATE_10M_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9300_EGBW_RATE_10M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_100M_CTRL_ADDR                                                                       (0x7878)
  #define RTL9300_EGBW_RATE_100M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9300_EGBW_RATE_100M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9300_EGBW_RATE_100M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_1G_CTRL_ADDR                                                                         (0x787C)
  #define RTL9300_EGBW_RATE_1G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9300_EGBW_RATE_1G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9300_EGBW_RATE_1G_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_500M_CTRL_ADDR                                                                       (0x7880)
  #define RTL9300_EGBW_RATE_500M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9300_EGBW_RATE_500M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9300_EGBW_RATE_500M_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_10G_CTRL_ADDR                                                                        (0x7884)
  #define RTL9300_EGBW_RATE_10G_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9300_EGBW_RATE_10G_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9300_EGBW_RATE_10G_CTRL_RATE_OFFSET)

#define RTL9300_EGBW_RATE_2500M_CTRL_ADDR                                                                      (0x7888)
  #define RTL9300_EGBW_RATE_2500M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9300_EGBW_RATE_2500M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9300_EGBW_RATE_2500M_CTRL_RATE_OFFSET)

/*
 * Feature: Meter Marker 
 */
#define RTL9300_METER_GLB_CTRL_ADDR                                                                            (0x9A00)
  #define RTL9300_METER_GLB_CTRL_INC_IFG_OFFSET                                                                (0)
  #define RTL9300_METER_GLB_CTRL_INC_IFG_MASK                                                                  (0x1 << RTL9300_METER_GLB_CTRL_INC_IFG_OFFSET)

#define RTL9300_METER_LB_EXCEED_STS_ADDR(index1, index2)                                                       (0x9A04 + (index1 << 2) + (((index2 >> 4) << 2))) /* index1: 0-15, index2: 0-15 */
  #define RTL9300_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2)                                                 (index2 % 0x10)
  #define RTL9300_METER_LB_EXCEED_STS_LB_EXCEED_MASK(index2)                                                   (0x1 << RTL9300_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2))

#define RTL9300_METER_LB_GLB_EXCEED_STS_ADDR                                                                   (0x9A44)
  #define RTL9300_METER_LB_GLB_EXCEED_STS_LB_EXCEED_OFFSET                                                     (0)
  #define RTL9300_METER_LB_GLB_EXCEED_STS_LB_EXCEED_MASK                                                       (0xFFFF << RTL9300_METER_LB_GLB_EXCEED_STS_LB_EXCEED_OFFSET)

#define RTL9300_METER_CNTR_CTRL_ADDR                                                                           (0x9A48)
  #define RTL9300_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET                                                         (3)
  #define RTL9300_METER_CNTR_CTRL_CNT_METER_IDX_MASK                                                           (0xFF << RTL9300_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET)
  #define RTL9300_METER_CNTR_CTRL_UNIT_OFFSET                                                                  (1)
  #define RTL9300_METER_CNTR_CTRL_UNIT_MASK                                                                    (0x3 << RTL9300_METER_CNTR_CTRL_UNIT_OFFSET)
  #define RTL9300_METER_CNTR_CTRL_CNTR_CLR_OFFSET                                                              (0)
  #define RTL9300_METER_CNTR_CTRL_CNTR_CLR_MASK                                                                (0x1 << RTL9300_METER_CNTR_CTRL_CNTR_CLR_OFFSET)

#define RTL9300_METER_GREEN_CNTR_STS_ADDR                                                                      (0x9A4C)
  #define RTL9300_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET                                                       (0)
  #define RTL9300_METER_GREEN_CNTR_STS_GREEN_CNTR_MASK                                                         (0xFFFFFFFF << RTL9300_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET)

#define RTL9300_METER_YELLOW_CNTR_STS_ADDR                                                                     (0x9A50)
  #define RTL9300_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET                                                     (0)
  #define RTL9300_METER_YELLOW_CNTR_STS_YELLOW_CNTR_MASK                                                       (0xFFFFFFFF << RTL9300_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET)

#define RTL9300_METER_RED_CNTR_STS_ADDR                                                                        (0x9A54)
  #define RTL9300_METER_RED_CNTR_STS_RED_CNTR_OFFSET                                                           (0)
  #define RTL9300_METER_RED_CNTR_STS_RED_CNTR_MASK                                                             (0xFFFFFFFF << RTL9300_METER_RED_CNTR_STS_RED_CNTR_OFFSET)

#define RTL9300_METER_TOTAL_CNTR_STS_ADDR                                                                      (0x9A58)
  #define RTL9300_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET                                                       (0)
  #define RTL9300_METER_TOTAL_CNTR_STS_TOTAL_CNTR_MASK                                                         (0xFFFFFFFF << RTL9300_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET)

#define RTL9300_METER_LB_CTRL_ADDR                                                                             (0x9A5C)
  #define RTL9300_METER_LB_CTRL_TICK_OFFSET                                                                    (16)
  #define RTL9300_METER_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL9300_METER_LB_CTRL_TICK_OFFSET)
  #define RTL9300_METER_LB_CTRL_TKN_OFFSET                                                                     (0)
  #define RTL9300_METER_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL9300_METER_LB_CTRL_TKN_OFFSET)

#define RTL9300_METER_LB_PPS_CTRL_ADDR                                                                         (0x9A60)
  #define RTL9300_METER_LB_PPS_CTRL_TICK_OFFSET                                                                (16)
  #define RTL9300_METER_LB_PPS_CTRL_TICK_MASK                                                                  (0xFFFF << RTL9300_METER_LB_PPS_CTRL_TICK_OFFSET)
  #define RTL9300_METER_LB_PPS_CTRL_TKN_OFFSET                                                                 (0)
  #define RTL9300_METER_LB_PPS_CTRL_TKN_MASK                                                                   (0xFFFF << RTL9300_METER_LB_PPS_CTRL_TKN_OFFSET)

/*
 * Feature: FlowControl & Backpressure 
 */
#define RTL9300_FC_CTRL_ADDR                                                                                   (0xD000)
  #define RTL9300_FC_CTRL_PRECISE_DROP_ALL_EN_OFFSET                                                           (1)
  #define RTL9300_FC_CTRL_PRECISE_DROP_ALL_EN_MASK                                                             (0x1 << RTL9300_FC_CTRL_PRECISE_DROP_ALL_EN_OFFSET)
  #define RTL9300_FC_CTRL_GUAR_PAGE_EN_OFFSET                                                                  (0)
  #define RTL9300_FC_CTRL_GUAR_PAGE_EN_MASK                                                                    (0x1 << RTL9300_FC_CTRL_GUAR_PAGE_EN_OFFSET)

#define RTL9300_FC_PORT_ACT_CTRL_ADDR(port)                                                                    (0xD004 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_ACT_CTRL_ACT_OFFSET                                                                  (12)
  #define RTL9300_FC_PORT_ACT_CTRL_ACT_MASK                                                                    (0x1 << RTL9300_FC_PORT_ACT_CTRL_ACT_OFFSET)
  #define RTL9300_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_MASK                                                         (0xFFF << RTL9300_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET)

#define RTL9300_FC_GLB_SYS_UTIL_THR_ADDR                                                                       (0xD078)
  #define RTL9300_FC_GLB_SYS_UTIL_THR_THR_OFFSET                                                               (0)
  #define RTL9300_FC_GLB_SYS_UTIL_THR_THR_MASK                                                                 (0xFFF << RTL9300_FC_GLB_SYS_UTIL_THR_THR_OFFSET)

#define RTL9300_FC_GLB_DROP_THR_ADDR                                                                           (0xD07C)
  #define RTL9300_FC_GLB_DROP_THR_DROP_ALL_OFFSET                                                              (0)
  #define RTL9300_FC_GLB_DROP_THR_DROP_ALL_MASK                                                                (0xFFF << RTL9300_FC_GLB_DROP_THR_DROP_ALL_OFFSET)

#define RTL9300_FC_GLB_HI_THR_ADDR                                                                             (0xD080)
  #define RTL9300_FC_GLB_HI_THR_ON_OFFSET                                                                      (16)
  #define RTL9300_FC_GLB_HI_THR_ON_MASK                                                                        (0xFFF << RTL9300_FC_GLB_HI_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_HI_THR_OFF_OFFSET                                                                     (0)
  #define RTL9300_FC_GLB_HI_THR_OFF_MASK                                                                       (0xFFF << RTL9300_FC_GLB_HI_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_LO_THR_ADDR                                                                             (0xD084)
  #define RTL9300_FC_GLB_LO_THR_ON_OFFSET                                                                      (16)
  #define RTL9300_FC_GLB_LO_THR_ON_MASK                                                                        (0xFFF << RTL9300_FC_GLB_LO_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_LO_THR_OFF_OFFSET                                                                     (0)
  #define RTL9300_FC_GLB_LO_THR_OFF_MASK                                                                       (0xFFF << RTL9300_FC_GLB_LO_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_FCOFF_HI_THR_ADDR                                                                       (0xD088)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_ON_OFFSET                                                                (16)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_ON_MASK                                                                  (0xFFF << RTL9300_FC_GLB_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_OFF_OFFSET                                                               (0)
  #define RTL9300_FC_GLB_FCOFF_HI_THR_OFF_MASK                                                                 (0xFFF << RTL9300_FC_GLB_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9300_FC_GLB_FCOFF_LO_THR_ADDR                                                                       (0xD08C)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_ON_OFFSET                                                                (16)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_ON_MASK                                                                  (0xFFF << RTL9300_FC_GLB_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_OFF_OFFSET                                                               (0)
  #define RTL9300_FC_GLB_FCOFF_LO_THR_OFF_MASK                                                                 (0xFFF << RTL9300_FC_GLB_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_HI_THR_ADDR                                                                           (0xD090)
  #define RTL9300_FC_JUMBO_HI_THR_ON_OFFSET                                                                    (16)
  #define RTL9300_FC_JUMBO_HI_THR_ON_MASK                                                                      (0xFFF << RTL9300_FC_JUMBO_HI_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_HI_THR_OFF_OFFSET                                                                   (0)
  #define RTL9300_FC_JUMBO_HI_THR_OFF_MASK                                                                     (0xFFF << RTL9300_FC_JUMBO_HI_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_LO_THR_ADDR                                                                           (0xD094)
  #define RTL9300_FC_JUMBO_LO_THR_ON_OFFSET                                                                    (16)
  #define RTL9300_FC_JUMBO_LO_THR_ON_MASK                                                                      (0xFFF << RTL9300_FC_JUMBO_LO_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_LO_THR_OFF_OFFSET                                                                   (0)
  #define RTL9300_FC_JUMBO_LO_THR_OFF_MASK                                                                     (0xFFF << RTL9300_FC_JUMBO_LO_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_FCOFF_HI_THR_ADDR                                                                     (0xD098)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET                                                              (16)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_ON_MASK                                                                (0xFFF << RTL9300_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_FC_JUMBO_FCOFF_HI_THR_OFF_MASK                                                               (0xFFF << RTL9300_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_FCOFF_LO_THR_ADDR                                                                     (0xD09C)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET                                                              (16)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_ON_MASK                                                                (0xFFF << RTL9300_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_FC_JUMBO_FCOFF_LO_THR_OFF_MASK                                                               (0xFFF << RTL9300_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9300_FC_JUMBO_THR_ADJUST_ADDR                                                                       (0xD0A0)
  #define RTL9300_FC_JUMBO_THR_ADJUST_EN_OFFSET                                                                (31)
  #define RTL9300_FC_JUMBO_THR_ADJUST_EN_MASK                                                                  (0x1 << RTL9300_FC_JUMBO_THR_ADJUST_EN_OFFSET)
  #define RTL9300_FC_JUMBO_THR_ADJUST_STS_OFFSET                                                               (30)
  #define RTL9300_FC_JUMBO_THR_ADJUST_STS_MASK                                                                 (0x1 << RTL9300_FC_JUMBO_THR_ADJUST_STS_OFFSET)
  #define RTL9300_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET                                                           (16)
  #define RTL9300_FC_JUMBO_THR_ADJUST_PKT_LEN_MASK                                                             (0x3FFF << RTL9300_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET)
  #define RTL9300_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET                                                 (0)
  #define RTL9300_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_MASK                                                   (0xFFF << RTL9300_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET)

#define RTL9300_FC_PORT_HI_THR_ADDR(index)                                                                     (0xD0A4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_HI_THR_ON_OFFSET                                                                     (16)
  #define RTL9300_FC_PORT_HI_THR_ON_MASK                                                                       (0xFFF << RTL9300_FC_PORT_HI_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_HI_THR_OFF_OFFSET                                                                    (0)
  #define RTL9300_FC_PORT_HI_THR_OFF_MASK                                                                      (0xFFF << RTL9300_FC_PORT_HI_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_LO_THR_ADDR(index)                                                                     (0xD0B4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_LO_THR_ON_OFFSET                                                                     (16)
  #define RTL9300_FC_PORT_LO_THR_ON_MASK                                                                       (0xFFF << RTL9300_FC_PORT_LO_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_LO_THR_OFF_OFFSET                                                                    (0)
  #define RTL9300_FC_PORT_LO_THR_OFF_MASK                                                                      (0xFFF << RTL9300_FC_PORT_LO_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_FCOFF_HI_THR_ADDR(index)                                                               (0xD0C4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_FCOFF_HI_THR_ON_OFFSET                                                               (16)
  #define RTL9300_FC_PORT_FCOFF_HI_THR_ON_MASK                                                                 (0xFFF << RTL9300_FC_PORT_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_FCOFF_HI_THR_OFF_OFFSET                                                              (0)
  #define RTL9300_FC_PORT_FCOFF_HI_THR_OFF_MASK                                                                (0xFFF << RTL9300_FC_PORT_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_FCOFF_LO_THR_ADDR(index)                                                               (0xD0D4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_FCOFF_LO_THR_ON_OFFSET                                                               (16)
  #define RTL9300_FC_PORT_FCOFF_LO_THR_ON_MASK                                                                 (0xFFF << RTL9300_FC_PORT_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9300_FC_PORT_FCOFF_LO_THR_OFF_OFFSET                                                              (0)
  #define RTL9300_FC_PORT_FCOFF_LO_THR_OFF_MASK                                                                (0xFFF << RTL9300_FC_PORT_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_GUAR_THR_ADDR(index)                                                                   (0xD0E4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_FC_PORT_GUAR_THR_THR_OFFSET                                                                  (0)
  #define RTL9300_FC_PORT_GUAR_THR_THR_MASK                                                                    (0xFFF << RTL9300_FC_PORT_GUAR_THR_THR_OFFSET)

#define RTL9300_FC_PORT_THR_SET_SEL_ADDR(port)                                                                 (0xD0F4 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_THR_SET_SEL_IDX_OFFSET(port)                                                         ((port & 0xF) << 1)
  #define RTL9300_FC_PORT_THR_SET_SEL_IDX_MASK(port)                                                           (0x3 << RTL9300_FC_PORT_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9300_FC_PORT_EGR_DROP_CTRL_ADDR(port)                                                               (0xBB80 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET                                                     (1)
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_MASK                                                       (0x1 << RTL9300_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET)
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET                                                    (0)
  #define RTL9300_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_MASK                                                      (0x1 << RTL9300_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET)

#define RTL9300_FC_HOL_PRVNT_CTRL_ADDR                                                                         (0xBBF4)
  #define RTL9300_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET                                                               (3)
  #define RTL9300_FC_HOL_PRVNT_CTRL_BC_EN_MASK                                                                 (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET)
  #define RTL9300_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET                                                            (2)
  #define RTL9300_FC_HOL_PRVNT_CTRL_L2_MC_EN_MASK                                                              (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET)
  #define RTL9300_FC_HOL_PRVNT_CTRL_IP_MC_EN_OFFSET                                                            (1)
  #define RTL9300_FC_HOL_PRVNT_CTRL_IP_MC_EN_MASK                                                              (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_IP_MC_EN_OFFSET)
  #define RTL9300_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET                                                          (0)
  #define RTL9300_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_MASK                                                            (0x1 << RTL9300_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_ADDR(index1, index2)                                                   (0xBBF8 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-27, index2: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_EN_OFFSET(index2)                                                    (index2 % 0x8)
  #define RTL9300_FC_PORT_Q_EGR_DROP_CTRL_EN_MASK(index2)                                                      (0x1 << RTL9300_FC_PORT_Q_EGR_DROP_CTRL_EN_OFFSET(index2))

#define RTL9300_FC_CPU_Q_EGR_DROP_CTRL_ADDR(index)                                                             (0xBC68 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_DROP_CTRL_EN_OFFSET(index)                                                      (index % 0x20)
  #define RTL9300_FC_CPU_Q_EGR_DROP_CTRL_EN_MASK(index)                                                        (0x1 << RTL9300_FC_CPU_Q_EGR_DROP_CTRL_EN_OFFSET(index))

#define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_ADDR(index1, index2)                                             (0xBC6C + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-27, index2: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index2)                                              (index2 % 0x8)
  #define RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_EN_MASK(index2)                                                (0x1 << RTL9300_FC_PORT_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index2))

#define RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_ADDR(index)                                                       (0xBCDC + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index)                                                (index % 0x20)
  #define RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_MASK(index)                                                  (0x1 << RTL9300_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index))

#define RTL9300_FC_Q_EGR_DROP_THR_ADDR(index1, index2)                                                         (0x788C + (index1 * 12) + (((index2) << 2))) /* index1: 0-7, index2: 0-2 */
  #define RTL9300_FC_Q_EGR_DROP_THR_ON_OFFSET                                                                  (16)
  #define RTL9300_FC_Q_EGR_DROP_THR_ON_MASK                                                                    (0xFFF << RTL9300_FC_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9300_FC_Q_EGR_DROP_THR_OFF_OFFSET                                                                 (0)
  #define RTL9300_FC_Q_EGR_DROP_THR_OFF_MASK                                                                   (0xFFF << RTL9300_FC_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9300_FC_CPU_Q_EGR_DROP_THR_ADDR(index)                                                              (0x7B60 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_ON_OFFSET                                                              (16)
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_ON_MASK                                                                (0xFFF << RTL9300_FC_CPU_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_OFF_OFFSET                                                             (0)
  #define RTL9300_FC_CPU_Q_EGR_DROP_THR_OFF_MASK                                                               (0xFFF << RTL9300_FC_CPU_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_ADDR(port)                                                        (0x78EC + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_MASK(port)                                                  (0x3 << RTL9300_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9300_FC_GLB_PAGE_CNT_ADDR                                                                           (0xD0FC)
  #define RTL9300_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET                                                          (0)
  #define RTL9300_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_MASK                                                            (0xFFF << RTL9300_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_PAGE_CNT_ADDR(port)                                                                    (0xD100 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET                                                           (0)
  #define RTL9300_FC_PORT_PAGE_CNT_P_PAGE_CNT_MASK                                                             (0xFFF << RTL9300_FC_PORT_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_FC_GLB_PAGE_PEAKCNT_ADDR                                                                       (0xD174)
  #define RTL9300_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET                                                  (0)
  #define RTL9300_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_MASK                                                    (0xFFF << RTL9300_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET)

#define RTL9300_FC_PORT_CUR_PAGE_CNT_ADDR(port)                                                                (0xD178 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_CUR_PAGE_CNT_P_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_CUR_PAGE_CNT_P_PAGE_CNT_MASK                                                         (0xFFF << RTL9300_FC_PORT_CUR_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_PEAK_PAGE_CNT_ADDR(port)                                                               (0xD1EC + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_OFFSET                                                 (16)
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_MASK                                                   (0xFFF << RTL9300_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_OFFSET)
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                                  (0)
  #define RTL9300_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                                    (0xFFF << RTL9300_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)

#define RTL9300_FC_PORT_EGR_PAGE_CNT_ADDR(port)                                                                (0x7608 + (((port) << 4))) /* port: 0-28 */
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                                   (16)
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                                     (0x7FFF << RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_MASK                                                         (0x7FFF << RTL9300_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_ADDR(port, index)                                                       (0x3CB0 + (port << 9) + (((index) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET                                                 (16)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_MASK                                                   (0x7FFF << RTL9300_FC_PORT_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_Q_PAGE_CNT_OFFSET                                                     (0)
  #define RTL9300_FC_PORT_Q_EGR_PAGE_CNT_Q_PAGE_CNT_MASK                                                       (0x7FFF << RTL9300_FC_PORT_Q_EGR_PAGE_CNT_Q_PAGE_CNT_OFFSET)

#define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_ADDR(index)                                                              (0x7BE0 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET                                                  (16)
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_MASK                                                    (0x7FFF << RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_CNT_OFFSET                                                      (0)
  #define RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_CNT_MASK                                                        (0x7FFF << RTL9300_FC_CPU_Q_EGR_PAGE_CNT_Q_PAGE_CNT_OFFSET)

#define RTL9300_FC_PORT_Q_EGR_PKT_CNT_ADDR(port, index)                                                        (0x3CD0 + (port << 9) + (((index) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET                                                   (16)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_MASK                                                     (0x1FFF << RTL9300_FC_PORT_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_Q_PKT_CNT_OFFSET                                                       (0)
  #define RTL9300_FC_PORT_Q_EGR_PKT_CNT_Q_PKT_CNT_MASK                                                         (0x1FFF << RTL9300_FC_PORT_Q_EGR_PKT_CNT_Q_PKT_CNT_OFFSET)

#define RTL9300_FC_CPU_Q_EGR_PKT_CNT_ADDR(index)                                                               (0x7C60 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET                                                    (16)
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_MASK                                                      (0x1FFF << RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET)
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_CNT_OFFSET                                                        (0)
  #define RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_CNT_MASK                                                          (0x1FFF << RTL9300_FC_CPU_Q_EGR_PKT_CNT_Q_PKT_CNT_OFFSET)

#define RTL9300_FC_REPCT_Q_HSM_THR_ADDR(index)                                                                 (0xA300 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSM_THR_ON_OFFSET                                                                 (16)
  #define RTL9300_FC_REPCT_Q_HSM_THR_ON_MASK                                                                   (0x7F << RTL9300_FC_REPCT_Q_HSM_THR_ON_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSM_THR_OFF_OFFSET                                                                (4)
  #define RTL9300_FC_REPCT_Q_HSM_THR_OFF_MASK                                                                  (0x7F << RTL9300_FC_REPCT_Q_HSM_THR_OFF_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSM_THR_WEIGHT_OFFSET                                                             (0)
  #define RTL9300_FC_REPCT_Q_HSM_THR_WEIGHT_MASK                                                               (0x3 << RTL9300_FC_REPCT_Q_HSM_THR_WEIGHT_OFFSET)

#define RTL9300_FC_REPCT_Q_HSA_THR_ADDR(index)                                                                 (0x78F4 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSA_THR_ON_OFFSET                                                                 (16)
  #define RTL9300_FC_REPCT_Q_HSA_THR_ON_MASK                                                                   (0x3FF << RTL9300_FC_REPCT_Q_HSA_THR_ON_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSA_THR_OFF_OFFSET                                                                (0)
  #define RTL9300_FC_REPCT_Q_HSA_THR_OFF_MASK                                                                  (0x3FF << RTL9300_FC_REPCT_Q_HSA_THR_OFF_OFFSET)

#define RTL9300_FC_PORT_REPCT_FC_EN_ADDR(port)                                                                 (0xA308 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_FC_PORT_REPCT_FC_EN_EN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_FC_PORT_REPCT_FC_EN_EN_MASK(port)                                                            (0x1 << RTL9300_FC_PORT_REPCT_FC_EN_EN_OFFSET(port))

#define RTL9300_FC_REPCT_Q_PORT_SEL_EN_ADDR(port)                                                              (0xA30C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_FC_REPCT_Q_PORT_SEL_EN_EN_OFFSET(port)                                                       (port % 0x1D)
  #define RTL9300_FC_REPCT_Q_PORT_SEL_EN_EN_MASK(port)                                                         (0x1 << RTL9300_FC_REPCT_Q_PORT_SEL_EN_EN_OFFSET(port))

#define RTL9300_FC_REPCT_Q_PORT_SEL_ADDR(port)                                                                 (0xA310 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_FC_REPCT_Q_PORT_SEL_Q_ID_OFFSET(port)                                                        (port % 0x1D)
  #define RTL9300_FC_REPCT_Q_PORT_SEL_Q_ID_MASK(port)                                                          (0x1 << RTL9300_FC_REPCT_Q_PORT_SEL_Q_ID_OFFSET(port))

#define RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_ADDR(index)                                                         (0xA314 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_Q_ID_OFFSET(index)                                                (index % 0x8)
  #define RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_Q_ID_MASK(index)                                                  (0x1 << RTL9300_FC_REPCT_Q_INT_PRI_MAPPING_Q_ID_OFFSET(index))

#define RTL9300_FC_REPCT_Q_HSM_CNT_ADDR(index)                                                                 (0xA318 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_PEAKCNT_OFFSET                                                        (16)
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_PEAKCNT_MASK                                                          (0x7F << RTL9300_FC_REPCT_Q_HSM_CNT_HSM_PEAKCNT_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_CNT_OFFSET                                                            (0)
  #define RTL9300_FC_REPCT_Q_HSM_CNT_HSM_CNT_MASK                                                              (0x7F << RTL9300_FC_REPCT_Q_HSM_CNT_HSM_CNT_OFFSET)

#define RTL9300_FC_REPCT_Q_HSA_CNT_ADDR(index)                                                                 (0x78FC + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_PEAKCNT_OFFSET                                                        (16)
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_PEAKCNT_MASK                                                          (0x3FF << RTL9300_FC_REPCT_Q_HSA_CNT_HSA_PEAKCNT_OFFSET)
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_CNT_OFFSET                                                            (0)
  #define RTL9300_FC_REPCT_Q_HSA_CNT_HSA_CNT_MASK                                                              (0x3FF << RTL9300_FC_REPCT_Q_HSA_CNT_HSA_CNT_OFFSET)

/*
 * Feature: Congestion Avoidance 
 */
#define RTL9300_SWRED_PORT_CTRL_ADDR(port)                                                                     (0x7904 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL9300_SWRED_PORT_CTRL_DROP_TYPE_SEL_OFFSET(port)                                                   (port % 0x1C)
  #define RTL9300_SWRED_PORT_CTRL_DROP_TYPE_SEL_MASK(port)                                                     (0x1 << RTL9300_SWRED_PORT_CTRL_DROP_TYPE_SEL_OFFSET(port))

#define RTL9300_SWRED_QUEUE_DROP_CTRL_ADDR(index1, index2)                                                     (0x7908 + (index1 * 12) + (((index2) << 2))) /* index1: 0-7, index2: 0-2 */
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_RATE_OFFSET                                                            (24)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_RATE_MASK                                                              (0xFF << RTL9300_SWRED_QUEUE_DROP_CTRL_RATE_OFFSET)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MAX_OFFSET                                                             (12)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MAX_MASK                                                               (0xFFF << RTL9300_SWRED_QUEUE_DROP_CTRL_MAX_OFFSET)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MIN_OFFSET                                                             (0)
  #define RTL9300_SWRED_QUEUE_DROP_CTRL_MIN_MASK                                                               (0xFFF << RTL9300_SWRED_QUEUE_DROP_CTRL_MIN_OFFSET)

#define RTL9300_SWRED_DROP_CNTR_PIDX_ADDR(index)                                                               (0x10020 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index)                                              ((index & 0x3) * 5)
  #define RTL9300_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_MASK(index)                                                (0x1F << RTL9300_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index))

#define RTL9300_SWRED_DROP_CNTR_CIDX_ADDR(index)                                                               (0x10024 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index)                                             ((index & 0x3) << 1)
  #define RTL9300_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_MASK(index)                                               (0x3 << RTL9300_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index))

#define RTL9300_SWRED_DROP_CNTR_ADDR(index)                                                                    (0x10028 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL9300_SWRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index)                                                  ((index & 0x1) << 4)
  #define RTL9300_SWRED_DROP_CNTR_DROP_CNTR_GRP_MASK(index)                                                    (0xFFFF << RTL9300_SWRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index))

#define RTL9300_SWRED_DROP_CNTR_RST_ADDR                                                                       (0x10030)
  #define RTL9300_SWRED_DROP_CNTR_RST_RST_OFFSET                                                               (0)
  #define RTL9300_SWRED_DROP_CNTR_RST_RST_MASK                                                                 (0x1 << RTL9300_SWRED_DROP_CNTR_RST_RST_OFFSET)

#define RTL9300_SC_P_CTRL_ADDR                                                                                 (0x7968)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET                                                             (16)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_H_MASK                                                               (0xFFF << RTL9300_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_OFFSET                                                               (0)
  #define RTL9300_SC_P_CTRL_DRAIN_OUT_THR_MASK                                                                 (0xFFF << RTL9300_SC_P_CTRL_DRAIN_OUT_THR_OFFSET)

#define RTL9300_SC_P_EN_ADDR(port)                                                                             (0x3220 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_SC_P_EN_CNGST_TMR_H_OFFSET                                                                   (20)
  #define RTL9300_SC_P_EN_CNGST_TMR_H_MASK                                                                     (0xF << RTL9300_SC_P_EN_CNGST_TMR_H_OFFSET)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET                                                          (16)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_H_MASK                                                            (0xF << RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET)
  #define RTL9300_SC_P_EN_CNGST_TMR_OFFSET                                                                     (4)
  #define RTL9300_SC_P_EN_CNGST_TMR_MASK                                                                       (0xF << RTL9300_SC_P_EN_CNGST_TMR_OFFSET)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET                                                            (0)
  #define RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_MASK                                                              (0xF << RTL9300_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET)

#define RTL9300_SWQ_RST_CTRL_ADDR                                                                              (0xD260)
  #define RTL9300_SWQ_RST_CTRL_SYS_EN_OFFSET                                                                   (28)
  #define RTL9300_SWQ_RST_CTRL_SYS_EN_MASK                                                                     (0x1 << RTL9300_SWQ_RST_CTRL_SYS_EN_OFFSET)
  #define RTL9300_SWQ_RST_CTRL_SYS_THR_OFFSET                                                                  (16)
  #define RTL9300_SWQ_RST_CTRL_SYS_THR_MASK                                                                    (0xFFF << RTL9300_SWQ_RST_CTRL_SYS_THR_OFFSET)
  #define RTL9300_SWQ_RST_CTRL_PORT_EN_OFFSET                                                                  (12)
  #define RTL9300_SWQ_RST_CTRL_PORT_EN_MASK                                                                    (0x1 << RTL9300_SWQ_RST_CTRL_PORT_EN_OFFSET)
  #define RTL9300_SWQ_RST_CTRL_PORT_THR_OFFSET                                                                 (0)
  #define RTL9300_SWQ_RST_CTRL_PORT_THR_MASK                                                                   (0xFFF << RTL9300_SWQ_RST_CTRL_PORT_THR_OFFSET)

#define RTL9300_SWQ_RST_FLAG_ADDR                                                                              (0xD264)
  #define RTL9300_SWQ_RST_FLAG_FLAG_OFFSET                                                                     (0)
  #define RTL9300_SWQ_RST_FLAG_FLAG_MASK                                                                       (0x1 << RTL9300_SWQ_RST_FLAG_FLAG_OFFSET)

/*
 * Feature: Ingress Priority Decision 
 */
#define RTL9300_PRI_SEL_CTRL_ADDR                                                                              (0x9400)
  #define RTL9300_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_OFFSET                                                        (11)
  #define RTL9300_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_MASK                                                          (0x1 << RTL9300_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_OFFSET                                                  (10)
  #define RTL9300_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_MASK                                                    (0x1 << RTL9300_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_OFFSET                                                 (9)
  #define RTL9300_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_MASK                                                   (0x1 << RTL9300_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET                                                            (8)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_EN_MASK                                                              (0x1 << RTL9300_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET                                                           (0)
  #define RTL9300_PRI_SEL_CTRL_DSCP_INVLD_VAL_MASK                                                             (0x3F << RTL9300_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET)

#define RTL9300_PRI_SEL_PORT_CTRL_ADDR(port)                                                                   (0x9404 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_OFFSET(port)                                        (port % 0x1D)
  #define RTL9300_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_MASK(port)                                          (0x1 << RTL9300_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_OFFSET(port))

#define RTL9300_PRI_SEL_REMAP_PORT_ADDR(port)                                                                  (0x9408 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL9300_PRI_SEL_REMAP_PORT_INTPRI_PORT_OFFSET(port)                                                  ((port % 0xA) * 3)
  #define RTL9300_PRI_SEL_REMAP_PORT_INTPRI_PORT_MASK(port)                                                    (0x7 << RTL9300_PRI_SEL_REMAP_PORT_INTPRI_PORT_OFFSET(port))

#define RTL9300_PRI_SEL_REMAP_IPRI_CFI0_ADDR(index)                                                            (0x9414 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_IPRI_CFI1_ADDR(index)                                                            (0x9418 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_OPRI_DEI0_ADDR(index)                                                            (0x941C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_OPRI_DEI1_ADDR(index)                                                            (0x9420 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9300_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_MASK(index)                                         (0x7 << RTL9300_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_OFFSET(index))

#define RTL9300_PRI_SEL_REMAP_DSCP_ADDR(index)                                                                 (0x9424 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index)                                                 ((index % 0xA) * 3)
  #define RTL9300_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_MASK(index)                                                   (0x7 << RTL9300_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index))

#define RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_ADDR(port)                                                           (0x9440 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_PRI_SEL_TB_IDX_OFFSET(port)                                        ((port & 0xF) << 1)
  #define RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_PRI_SEL_TB_IDX_MASK(port)                                          (0x3 << RTL9300_PRI_SEL_PORT_TBL_IDX_CTRL_PRI_SEL_TB_IDX_OFFSET(port))

#define RTL9300_PRI_SEL_TBL_CTRL_ADDR(index)                                                                   (0x9448 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ROUT_OFFSET                                                              (28)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ROUT_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_ROUT_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_OFFSET                                                        (24)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_MASK                                                          (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_OFFSET                                                          (20)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_MASK                                                            (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_OTAG_OFFSET                                                              (16)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_OTAG_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_OTAG_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ITAG_OFFSET                                                              (12)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_ITAG_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_ITAG_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_DSCP_OFFSET                                                              (8)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_DSCP_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_DSCP_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_IGR_ACL_OFFSET                                                           (4)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_IGR_ACL_MASK                                                             (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_IGR_ACL_OFFSET)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PORT_OFFSET                                                              (0)
  #define RTL9300_PRI_SEL_TBL_CTRL_WT_PORT_MASK                                                                (0xF << RTL9300_PRI_SEL_TBL_CTRL_WT_PORT_OFFSET)

#define RTL9300_DP_SEL_REMAP_ITAG_CFI0_ADDR(index)                                                             (0x9458 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_ITAG_CFI1_ADDR(index)                                                             (0x945C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_OTAG_DEI0_ADDR(index)                                                             (0x9460 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_OTAG_DEI1_ADDR(index)                                                             (0x9464 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9300_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_IPRI_MASK(index)                                              (0x3 << RTL9300_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_IPRI_OFFSET(index))

#define RTL9300_DP_SEL_REMAP_DSCP_ADDR(index)                                                                  (0x9468 + (((index >> 4) << 2))) /* index: 0-63 */
  #define RTL9300_DP_SEL_REMAP_DSCP_DP_DSCP_OFFSET(index)                                                      ((index & 0xF) << 1)
  #define RTL9300_DP_SEL_REMAP_DSCP_DP_DSCP_MASK(index)                                                        (0x3 << RTL9300_DP_SEL_REMAP_DSCP_DP_DSCP_OFFSET(index))

#define RTL9300_DP_SEL_PORT_TBL_CTRL_ADDR(port)                                                                (0x9478 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_OTAG_OFFSET                                                          (8)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_OTAG_MASK                                                            (0x3 << RTL9300_DP_SEL_PORT_TBL_CTRL_WT_OTAG_OFFSET)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_ITAG_OFFSET                                                          (4)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_ITAG_MASK                                                            (0x3 << RTL9300_DP_SEL_PORT_TBL_CTRL_WT_ITAG_OFFSET)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_DSCP_OFFSET                                                          (0)
  #define RTL9300_DP_SEL_PORT_TBL_CTRL_WT_DSCP_MASK                                                            (0x3 << RTL9300_DP_SEL_PORT_TBL_CTRL_WT_DSCP_OFFSET)

/*
 * Feature: Scheduling & Queue Management 
 */
#define RTL9300_QM_INTPRI2QID_CTRL_ADDR(index)                                                                 (0x9BC0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_QM_INTPRI2QID_CTRL_QID_OFFSET(index)                                                         ((index & 0x7) * 3)
  #define RTL9300_QM_INTPRI2QID_CTRL_QID_MASK(index)                                                           (0x7 << RTL9300_QM_INTPRI2QID_CTRL_QID_OFFSET(index))

#define RTL9300_QM_CPUQID2QID_CTRL_ADDR(index)                                                                 (0x9BC4 + (((index / 10) << 2))) /* index: 0-31 */
  #define RTL9300_QM_CPUQID2QID_CTRL_QID_OFFSET(index)                                                         ((index % 0xA) * 3)
  #define RTL9300_QM_CPUQID2QID_CTRL_QID_MASK(index)                                                           (0x7 << RTL9300_QM_CPUQID2QID_CTRL_QID_OFFSET(index))

#define RTL9300_QM_RSN2CPUQID_CTRL_0_ADDR                                                                      (0x9BD4)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_CAPWAP_OFFSET                                                           (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_CAPWAP_MASK                                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_CAPWAP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_OAMPDU_OFFSET                                                           (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_OAMPDU_MASK                                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_OAMPDU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_RLDP_RLPP_OFFSET                                                        (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_RLDP_RLPP_MASK                                                          (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_RLDP_RLPP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L2_ERR_PKT_OFFSET                                                       (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L2_ERR_PKT_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_L2_ERR_PKT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPUC_RPF_OFFSET                                                      (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPUC_RPF_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPUC_RPF_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPMC_RPF_OFFSET                                                      (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPMC_RPF_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_0_L3_IPMC_RPF_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_1_ADDR                                                                      (0x9BD8)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_INN_OUTER_CFI_EQL_1_OFFSET                                              (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_INN_OUTER_CFI_EQL_1_MASK                                                (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_INN_OUTER_CFI_EQL_1_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IVC_OFFSET                                                              (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IVC_MASK                                                                (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_IVC_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IGR_VLAN_FLTR_OFFSET                                                    (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IGR_VLAN_FLTR_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_IGR_VLAN_FLTR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_L2_UC_MC_BRIDGE_LU_MISS_OFFSET                                          (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_L2_UC_MC_BRIDGE_LU_MISS_MASK                                            (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_L2_UC_MC_BRIDGE_LU_MISS_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IP6_BRIDGE_LU_MISS_OFFSET                                               (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_IP6_BRIDGE_LU_MISS_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_IP6_BRIDGE_LU_MISS_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_PTP_OFFSET                                                              (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_1_PTP_MASK                                                                (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_1_PTP_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_2_ADDR                                                                      (0x9BDC)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_0_OFFSET                                                    (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_0_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_0_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_1_OFFSET                                                    (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_1_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_1_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_2_OFFSET                                                    (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_2_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_2_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_3_OFFSET                                                    (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_3_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_USR_DEF_3_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_BPDU_OFFSET                                                         (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_BPDU_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_BPDU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LACP_OFFSET                                                         (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LACP_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_2_RMA_LACP_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_3_ADDR                                                                      (0x9BE0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_LLDP_OFFSET                                                         (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_LLDP_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_LLDP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_EAPOL_OFFSET                                                        (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_EAPOL_MASK                                                          (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_EAPOL_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_XX_OFFSET                                                           (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_XX_MASK                                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_RMA_XX_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTER_MAC_IF_OFFSET                                                    (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTER_MAC_IF_MASK                                                      (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_ROUTER_MAC_IF_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_L3_IPUC_NON_IP_PKT_OFFSET                                               (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_L3_IPUC_NON_IP_PKT_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_L3_IPUC_NON_IP_PKT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_IP4_IP6_HDR_ERR_OFFSET                                                  (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_3_IP4_IP6_HDR_ERR_MASK                                                    (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_3_IP4_IP6_HDR_ERR_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_4_ADDR                                                                      (0x9BE4)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_ROUTING_IP_CHK_OFFSET                                                   (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_ROUTING_IP_CHK_MASK                                                     (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_ROUTING_IP_CHK_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_L3_ROUTING_DIP_DMAC_MISMATCH_OFFSET                                     (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_L3_ROUTING_DIP_DMAC_MISMATCH_MASK                                       (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_L3_ROUTING_DIP_DMAC_MISMATCH_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_HOP_BY_HOP_OFFSET                                             (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_HOP_BY_HOP_MASK                                               (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_HOP_BY_HOP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_ROUTING_HDR_OFFSET                                            (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_ROUTING_HDR_MASK                                              (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP6_UC_MC_ROUTING_HDR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP_OPT_OFFSET                                                       (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP_OPT_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP_OPT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP6_MC_ROUTING_LU_MISS_OFFSET                                       (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP6_MC_ROUTING_LU_MISS_MASK                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_4_IP4_IP6_MC_ROUTING_LU_MISS_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_5_ADDR                                                                      (0x9BE8)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPUC_NULL_ROUTE_OFFSET                                               (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPUC_NULL_ROUTE_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPUC_NULL_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPUC_PBR_NULL_ROUTE_OFFSET                                           (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPUC_PBR_NULL_ROUTE_MASK                                             (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_IPUC_PBR_NULL_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_HOST_ROUTE_OFFSET                                                 (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_HOST_ROUTE_MASK                                                   (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_HOST_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_NET_ROUTE_OFFSET                                                  (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_NET_ROUTE_MASK                                                    (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_UC_NET_ROUTE_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_BRIDGE_ENTRY_OFFSET                                               (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_BRIDGE_ENTRY_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_BRIDGE_ENTRY_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_ROUTE_ENTRY_OFFSET                                                (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_ROUTE_ENTRY_MASK                                                  (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_5_L3_MC_ROUTE_ENTRY_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_6_ADDR                                                                      (0x9BEC)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_L3_IPMC_ASSERT_OFFSET                                                   (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_L3_IPMC_ASSERT_MASK                                                     (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_L3_IPMC_ASSERT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_ROUTING_EXCPT_NH_AGE_OUT_ACT_OFFSET                                     (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_ROUTING_EXCPT_NH_AGE_OUT_ACT_MASK                                       (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_ROUTING_EXCPT_NH_AGE_OUT_ACT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IP4_IP6_ICMP_REDRT_OFFSET                                               (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IP4_IP6_ICMP_REDRT_MASK                                                 (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IP4_IP6_ICMP_REDRT_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_MTU_OFFSET                                                         (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_MTU_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_MTU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_MTU_OFFSET                                                         (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_MTU_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPMC_MTU_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_TTL_OFFSET                                                         (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_TTL_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_6_IPUC_TTL_OFFSET)

#define RTL9300_QM_RSN2CPUQID_CTRL_7_ADDR                                                                      (0x9BF0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IPMC_TTL_OFFSET                                                         (25)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IPMC_TTL_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_IPMC_TTL_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IGMP_MLD_OFFSET                                                         (20)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IGMP_MLD_MASK                                                           (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_IGMP_MLD_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_DHCP_DHCP6_OFFSET                                                       (15)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_DHCP_DHCP6_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_DHCP_DHCP6_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_ARP_REQ_REP_OFFSET                                                      (10)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_ARP_REQ_REP_MASK                                                        (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_ARP_REQ_REP_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IP4_IP6_RESERVED_ADDR_OFFSET                                            (5)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_IP4_IP6_RESERVED_ADDR_MASK                                              (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_IP4_IP6_RESERVED_ADDR_OFFSET)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_NORMAL_FWD_OFFSET                                                       (0)
  #define RTL9300_QM_RSN2CPUQID_CTRL_7_NORMAL_FWD_MASK                                                         (0x1F << RTL9300_QM_RSN2CPUQID_CTRL_7_NORMAL_FWD_OFFSET)

#define RTL9300_QM_FLAG2CPUQID_CTRL_0_ADDR                                                                     (0x9BF4)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_MAC_CST_OFFSET                                                         (25)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_MAC_CST_MASK                                                           (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_MAC_CST_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_NEW_SA_OFFSET                                                          (20)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_NEW_SA_MASK                                                            (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_NEW_SA_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_OFFSET                                                      (15)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_OFFSET                                                     (10)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_MASK                                                       (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_OFFSET                                                      (5)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_OFFSET                                                       (0)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_MASK                                                         (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_OFFSET)

#define RTL9300_QM_FLAG2CPUQID_CTRL_1_ADDR                                                                     (0x9BF8)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_OFFSET                                                      (20)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_MASK                                                        (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_OFFSET                                                        (15)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_MASK                                                          (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_OFFSET                                                         (10)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_MASK                                                           (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_L3_ERR_OFFSET                                                          (5)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_L3_ERR_MASK                                                            (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_L3_ERR_OFFSET)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_OFFSET                                                         (0)
  #define RTL9300_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_MASK                                                           (0x1F << RTL9300_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_OFFSET)

#define RTL9300_SCHED_PORT_Q_CTRL_ADDR(port, index)                                                            (0x3CF0 + (port << 9) + (((index) << 2))) /* port: 0-27, index: 0-7 */
  #define RTL9300_SCHED_PORT_Q_CTRL_STRICT_EN_OFFSET                                                           (7)
  #define RTL9300_SCHED_PORT_Q_CTRL_STRICT_EN_MASK                                                             (0x1 << RTL9300_SCHED_PORT_Q_CTRL_STRICT_EN_OFFSET)
  #define RTL9300_SCHED_PORT_Q_CTRL_WEIGHT_OFFSET                                                              (0)
  #define RTL9300_SCHED_PORT_Q_CTRL_WEIGHT_MASK                                                                (0x7F << RTL9300_SCHED_PORT_Q_CTRL_WEIGHT_OFFSET)

#define RTL9300_SCHED_CPU_Q_CTRL_ADDR(index)                                                                   (0x7CE0 + (((index) << 2))) /* index: 0-31 */
  #define RTL9300_SCHED_CPU_Q_CTRL_STRICT_EN_OFFSET                                                            (7)
  #define RTL9300_SCHED_CPU_Q_CTRL_STRICT_EN_MASK                                                              (0x1 << RTL9300_SCHED_CPU_Q_CTRL_STRICT_EN_OFFSET)
  #define RTL9300_SCHED_CPU_Q_CTRL_WEIGHT_OFFSET                                                               (0)
  #define RTL9300_SCHED_CPU_Q_CTRL_WEIGHT_MASK                                                                 (0x7F << RTL9300_SCHED_CPU_Q_CTRL_WEIGHT_OFFSET)

#define RTL9300_SCHED_PORT_ALGO_CTRL_ADDR(port)                                                                (0x796C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port)                                                 (port % 0x1D)
  #define RTL9300_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_MASK(port)                                                   (0x1 << RTL9300_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port))

/*
 * Feature: Remarking 
 */
#define RTL9300_RMK_CTRL_ADDR                                                                                  (0xC8F4)
  #define RTL9300_RMK_CTRL_IPRI_RMK_SRC_OFFSET                                                                 (8)
  #define RTL9300_RMK_CTRL_IPRI_RMK_SRC_MASK                                                                   (0x3 << RTL9300_RMK_CTRL_IPRI_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_OPRI_RMK_SRC_OFFSET                                                                 (6)
  #define RTL9300_RMK_CTRL_OPRI_RMK_SRC_MASK                                                                   (0x3 << RTL9300_RMK_CTRL_OPRI_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_DEI_RMK_SRC_OFFSET                                                                  (5)
  #define RTL9300_RMK_CTRL_DEI_RMK_SRC_MASK                                                                    (0x1 << RTL9300_RMK_CTRL_DEI_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_DSCP_RMK_SRC_OFFSET                                                                 (2)
  #define RTL9300_RMK_CTRL_DSCP_RMK_SRC_MASK                                                                   (0x7 << RTL9300_RMK_CTRL_DSCP_RMK_SRC_OFFSET)
  #define RTL9300_RMK_CTRL_IPRI_DFLT_CFG_OFFSET                                                                (1)
  #define RTL9300_RMK_CTRL_IPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL9300_RMK_CTRL_IPRI_DFLT_CFG_OFFSET)
  #define RTL9300_RMK_CTRL_OPRI_DFLT_CFG_OFFSET                                                                (0)
  #define RTL9300_RMK_CTRL_OPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL9300_RMK_CTRL_OPRI_DFLT_CFG_OFFSET)

#define RTL9300_RMK_PORT_CTRL_ADDR(port)                                                                       (0xC8F8 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_OFFSET                                                         (16)
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_MASK                                                           (0x1 << RTL9300_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_IPRI_DFLT_PRI_OFFSET                                                           (12)
  #define RTL9300_RMK_PORT_CTRL_IPRI_DFLT_PRI_MASK                                                             (0x7 << RTL9300_RMK_PORT_CTRL_IPRI_DFLT_PRI_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_OPRI_DFLT_PRI_OFFSET                                                           (8)
  #define RTL9300_RMK_PORT_CTRL_OPRI_DFLT_PRI_MASK                                                             (0x7 << RTL9300_RMK_PORT_CTRL_OPRI_DFLT_PRI_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_IPRI_DFLT_SRC_OFFSET                                                           (6)
  #define RTL9300_RMK_PORT_CTRL_IPRI_DFLT_SRC_MASK                                                             (0x1 << RTL9300_RMK_PORT_CTRL_IPRI_DFLT_SRC_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_OPRI_DFLT_SRC_OFFSET                                                           (4)
  #define RTL9300_RMK_PORT_CTRL_OPRI_DFLT_SRC_MASK                                                             (0x3 << RTL9300_RMK_PORT_CTRL_OPRI_DFLT_SRC_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_EN_OFFSET                                                              (3)
  #define RTL9300_RMK_PORT_CTRL_DEI_RMK_EN_MASK                                                                (0x1 << RTL9300_RMK_PORT_CTRL_DEI_RMK_EN_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET                                                             (2)
  #define RTL9300_RMK_PORT_CTRL_DSCP_RMK_EN_MASK                                                               (0x1 << RTL9300_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_OPRI_RMK_EN_OFFSET                                                             (1)
  #define RTL9300_RMK_PORT_CTRL_OPRI_RMK_EN_MASK                                                               (0x1 << RTL9300_RMK_PORT_CTRL_OPRI_RMK_EN_OFFSET)
  #define RTL9300_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET                                                             (0)
  #define RTL9300_RMK_PORT_CTRL_IPRI_RMK_EN_MASK                                                               (0x1 << RTL9300_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET)

#define RTL9300_RMK_INTPRI2IPRI_CTRL_ADDR(index)                                                               (0xC96C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define RTL9300_RMK_INTPRI2IPRI_CTRL_IPRI_MASK(index)                                                        (0x7 << RTL9300_RMK_INTPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_IPRI2IPRI_CTRL_ADDR(index)                                                                 (0xC970 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_IPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_IPRI2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_IPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_OPRI2IPRI_CTRL_ADDR(index)                                                                 (0xC974 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_OPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_OPRI2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_OPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_DSCP2IPRI_CTRL_ADDR(index)                                                                 (0xC978 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_RMK_DSCP2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index % 0xA) * 3)
  #define RTL9300_RMK_DSCP2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_DSCP2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9300_RMK_INTPRI2OPRI_CTRL_ADDR(index)                                                               (0xC994 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define RTL9300_RMK_INTPRI2OPRI_CTRL_OPRI_MASK(index)                                                        (0x7 << RTL9300_RMK_INTPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_IPRI2OPRI_CTRL_ADDR(index)                                                                 (0xC998 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_IPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_IPRI2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_IPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_OPRI2OPRI_CTRL_ADDR(index)                                                                 (0xC99C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_OPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9300_RMK_OPRI2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_OPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_DSCP2OPRI_CTRL_ADDR(index)                                                                 (0xC9A0 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9300_RMK_DSCP2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index % 0xA) * 3)
  #define RTL9300_RMK_DSCP2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9300_RMK_DSCP2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9300_RMK_INTPRI2DEI_CTRL_ADDR(index)                                                                (0xC9BC + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2DEI_CTRL_DEI_OFFSET(index)                                                        (index % 0x8)
  #define RTL9300_RMK_INTPRI2DEI_CTRL_DEI_MASK(index)                                                          (0x1 << RTL9300_RMK_INTPRI2DEI_CTRL_DEI_OFFSET(index))

#define RTL9300_RMK_DP2DEI_CTRL_ADDR(index)                                                                    (0xC9C0 + (((index / 3) << 2))) /* index: 0-2 */
  #define RTL9300_RMK_DP2DEI_CTRL_DEI_OFFSET(index)                                                            (index % 0x3)
  #define RTL9300_RMK_DP2DEI_CTRL_DEI_MASK(index)                                                              (0x1 << RTL9300_RMK_DP2DEI_CTRL_DEI_OFFSET(index))

#define RTL9300_RMK_INTPRI2DSCP_CTRL_ADDR(index)                                                               (0xC9C4 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                      ((index % 0x5) * 6)
  #define RTL9300_RMK_INTPRI2DSCP_CTRL_DSCP_MASK(index)                                                        (0x3F << RTL9300_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_IPRI2DSCP_CTRL_ADDR(index)                                                                 (0xC9CC + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_IPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9300_RMK_IPRI2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9300_RMK_IPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_OPRI2DSCP_CTRL_ADDR(index)                                                                 (0xC9D4 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9300_RMK_OPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9300_RMK_OPRI2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9300_RMK_OPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_DSCP2DSCP_CTRL_ADDR(index)                                                                 (0xC9DC + (((index / 5) << 2))) /* index: 0-63 */
  #define RTL9300_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9300_RMK_DSCP2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9300_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9300_RMK_DPINTPRI2DSCP_CTRL_ADDR(index1, index2)                                                    (0xCA10 + (index1 << 3) + (((index2 / 5) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL9300_RMK_DPINTPRI2DSCP_CTRL_DSCP_OFFSET(index2)                                                   ((index2 % 0x5) * 6)
  #define RTL9300_RMK_DPINTPRI2DSCP_CTRL_DSCP_MASK(index2)                                                     (0x3F << RTL9300_RMK_DPINTPRI2DSCP_CTRL_DSCP_OFFSET(index2))

/*
 * Feature: 802.1Qav 
 */
#define RTL9300_AVB_PORT_CLASS_A_EN_ADDR(port)                                                                 (0x9B5C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_AVB_PORT_CLASS_A_EN_EN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_AVB_PORT_CLASS_A_EN_EN_MASK(port)                                                            (0x1 << RTL9300_AVB_PORT_CLASS_A_EN_EN_OFFSET(port))

#define RTL9300_AVB_PORT_CLASS_B_EN_ADDR(port)                                                                 (0x9B60 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_AVB_PORT_CLASS_B_EN_EN_OFFSET(port)                                                          (port % 0x1D)
  #define RTL9300_AVB_PORT_CLASS_B_EN_EN_MASK(port)                                                            (0x1 << RTL9300_AVB_PORT_CLASS_B_EN_EN_OFFSET(port))

#define RTL9300_AVB_CTRL_ADDR                                                                                  (0x9B64)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET                                                     (21)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_MASK                                                       (0x7 << RTL9300_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET                                                     (18)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_MASK                                                       (0x7 << RTL9300_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_RMK_PRI_OFFSET                                                          (15)
  #define RTL9300_AVB_CTRL_CLASS_NON_B_RMK_PRI_MASK                                                            (0x7 << RTL9300_AVB_CTRL_CLASS_NON_B_RMK_PRI_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_RMK_PRI_OFFSET                                                          (12)
  #define RTL9300_AVB_CTRL_CLASS_NON_A_RMK_PRI_MASK                                                            (0x7 << RTL9300_AVB_CTRL_CLASS_NON_A_RMK_PRI_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_B_QID_OFFSET                                                                  (9)
  #define RTL9300_AVB_CTRL_CLASS_B_QID_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_B_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_A_QID_OFFSET                                                                  (6)
  #define RTL9300_AVB_CTRL_CLASS_A_QID_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_A_QID_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_B_PRI_OFFSET                                                                  (3)
  #define RTL9300_AVB_CTRL_CLASS_B_PRI_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_B_PRI_OFFSET)
  #define RTL9300_AVB_CTRL_CLASS_A_PRI_OFFSET                                                                  (0)
  #define RTL9300_AVB_CTRL_CLASS_A_PRI_MASK                                                                    (0x7 << RTL9300_AVB_CTRL_CLASS_A_PRI_OFFSET)

/*
 * Feature: Layer 3 Routing 
 */
#define RTL9300_L3_IP_ROUTE_CTRL_ADDR                                                                          (0xA320)
  #define RTL9300_L3_IP_ROUTE_CTRL_NONIP_ACT_OFFSET                                                            (4)
  #define RTL9300_L3_IP_ROUTE_CTRL_NONIP_ACT_MASK                                                              (0x1 << RTL9300_L3_IP_ROUTE_CTRL_NONIP_ACT_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_OFFSET                                                        (3)
  #define RTL9300_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_MASK                                                          (0x1 << RTL9300_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_OFFSET                                                       (2)
  #define RTL9300_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_MASK                                                         (0x1 << RTL9300_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_OFFSET                                                       (1)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_MASK                                                         (0x1 << RTL9300_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_OFFSET)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_OFFSET                                                      (0)
  #define RTL9300_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_MASK                                                        (0x1 << RTL9300_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_OFFSET)

#define RTL9300_L3_HOST_TBL_CTRL_ADDR                                                                          (0xA324)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_OFFSET                                                    (5)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_OFFSET                                                    (4)
  #define RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_OFFSET                                                    (3)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_OFFSET                                                    (2)
  #define RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_MASK                                                      (0x1 << RTL9300_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_OFFSET)
  #define RTL9300_L3_HOST_TBL_CTRL_LU_MODE_SEL_OFFSET                                                          (0)
  #define RTL9300_L3_HOST_TBL_CTRL_LU_MODE_SEL_MASK                                                            (0x1 << RTL9300_L3_HOST_TBL_CTRL_LU_MODE_SEL_OFFSET)

#define RTL9300_L3_IPUC_ROUTE_CTRL_ADDR                                                                        (0xA328)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                       (10)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                         (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                       (9)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                         (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET                                                        (7)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_MASK                                                          (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_OFFSET                                                        (5)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_MASK                                                          (0x3 << RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_OFFSET                                                        (4)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_MASK                                                          (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                       (3)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                         (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET                                                        (2)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_MASK                                                          (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                        (1)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                          (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_GLB_EN_OFFSET                                                             (0)
  #define RTL9300_L3_IPUC_ROUTE_CTRL_GLB_EN_MASK                                                               (0x1 << RTL9300_L3_IPUC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IP6UC_ROUTE_CTRL_ADDR                                                                       (0xA32C)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET                                                       (10)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                      (9)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                        (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET                                                     (8)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_MASK                                                       (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET                                                       (7)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ACT_OFFSET                                                           (6)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ACT_MASK                                                             (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_HBH_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                 (4)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                   (0x3 << RTL9300_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                      (3)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                        (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET                                                       (2)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                       (1)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_GLB_EN_OFFSET                                                            (0)
  #define RTL9300_L3_IP6UC_ROUTE_CTRL_GLB_EN_MASK                                                              (0x1 << RTL9300_L3_IP6UC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IPMC_ROUTE_CTRL_ADDR                                                                        (0xA330)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_LU_MIS_ACT_OFFSET                                                         (11)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_LU_MIS_ACT_MASK                                                           (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_LU_MIS_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                       (10)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                         (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                       (9)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                         (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET                                                   (8)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_MASK                                                     (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET                                                        (6)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_MASK                                                          (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                  (4)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                    (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                       (2)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                         (0x3 << RTL9300_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                        (1)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                          (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_GLB_EN_OFFSET                                                             (0)
  #define RTL9300_L3_IPMC_ROUTE_CTRL_GLB_EN_MASK                                                               (0x1 << RTL9300_L3_IPMC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IP6MC_ROUTE_CTRL_ADDR                                                                       (0xA334)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_LU_MIS_ACT_OFFSET                                                        (12)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_LU_MIS_ACT_MASK                                                          (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_LU_MIS_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET                                                       (11)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                      (10)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                        (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET                                                  (9)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_MASK                                                    (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_SRC_VLAN_FLTR_EN_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET                                                     (8)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_MASK                                                       (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET                                                       (7)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ACT_OFFSET                                                           (6)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ACT_MASK                                                             (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_HBH_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                 (4)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                   (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                      (2)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                        (0x3 << RTL9300_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                       (1)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                         (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_GLB_EN_OFFSET                                                            (0)
  #define RTL9300_L3_IP6MC_ROUTE_CTRL_GLB_EN_MASK                                                              (0x1 << RTL9300_L3_IP6MC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9300_L3_IP_MTU_CTRL_ADDR(index)                                                                     (0xA338 + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL9300_L3_IP_MTU_CTRL_MTU_VAL_OFFSET(index)                                                         ((index & 0x1) << 4)
  #define RTL9300_L3_IP_MTU_CTRL_MTU_VAL_MASK(index)                                                           (0xFFFF << RTL9300_L3_IP_MTU_CTRL_MTU_VAL_OFFSET(index))

#define RTL9300_L3_IP6_MTU_CTRL_ADDR(index)                                                                    (0xA348 + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL9300_L3_IP6_MTU_CTRL_MTU_VAL_OFFSET(index)                                                        ((index & 0x1) << 4)
  #define RTL9300_L3_IP6_MTU_CTRL_MTU_VAL_MASK(index)                                                          (0xFFFF << RTL9300_L3_IP6_MTU_CTRL_MTU_VAL_OFFSET(index))

#define RTL9300_L3_PORT_IP_ROUTE_CTRL_ADDR(port)                                                               (0xA358 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET                                                   (3)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_MASK                                                     (0x3 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_OFFSET                                                   (2)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_MASK                                                     (0x1 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_OFFSET)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET                                              (1)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_MASK                                                (0x1 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_OFFSET                                                     (0)
  #define RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_MASK                                                       (0x1 << RTL9300_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_OFFSET)

#define RTL9300_L3_PORT_IP6_ROUTE_CTRL_ADDR(port)                                                              (0xA3CC + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET                                                  (3)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_MASK                                                    (0x3 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_OFFSET                                                  (2)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_MASK                                                    (0x1 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_OFFSET)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET                                             (1)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_MASK                                               (0x1 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_OFFSET                                                    (0)
  #define RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_MASK                                                      (0x1 << RTL9300_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_OFFSET)

#define RTL9300_L3_ENTRY_COUNTER_CTRL_ADDR(index)                                                              (0xA440 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_CNTR_LATCH_OFFSET                                                      (14)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_CNTR_LATCH_MASK                                                        (0x1 << RTL9300_L3_ENTRY_COUNTER_CTRL_CNTR_LATCH_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_IDX_OFFSET                                                    (1)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_IDX_MASK                                                      (0x1FFF << RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_IDX_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_CNTR_MODE_OFFSET                                              (0)
  #define RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_CNTR_MODE_MASK                                                (0x1 << RTL9300_L3_ENTRY_COUNTER_CTRL_L3_ENTRY_CNTR_MODE_OFFSET)

#define RTL9300_L3_ENTRY_COUNTER_DATA_ADDR(index)                                                              (0xA450 + (((index) << 3))) /* index: 0-3 */
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_HI_OFFSET                                                          (32)
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_HI_MASK                                                            (0xFFFFFFFF << RTL9300_L3_ENTRY_COUNTER_DATA_VAL_HI_OFFSET)
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_LO_OFFSET                                                          (0)
  #define RTL9300_L3_ENTRY_COUNTER_DATA_VAL_LO_MASK                                                            (0xFFFFFFFF << RTL9300_L3_ENTRY_COUNTER_DATA_VAL_LO_OFFSET)

#define RTL9300_L3_ENTRY_MV_CTRL_ADDR                                                                          (0xA470)
  #define RTL9300_L3_ENTRY_MV_CTRL_TO_OFFSET                                                                   (11)
  #define RTL9300_L3_ENTRY_MV_CTRL_TO_MASK                                                                     (0x1FF << RTL9300_L3_ENTRY_MV_CTRL_TO_OFFSET)
  #define RTL9300_L3_ENTRY_MV_CTRL_FROM_OFFSET                                                                 (2)
  #define RTL9300_L3_ENTRY_MV_CTRL_FROM_MASK                                                                   (0x1FF << RTL9300_L3_ENTRY_MV_CTRL_FROM_OFFSET)
  #define RTL9300_L3_ENTRY_MV_CTRL_CMD_OFFSET                                                                  (1)
  #define RTL9300_L3_ENTRY_MV_CTRL_CMD_MASK                                                                    (0x1 << RTL9300_L3_ENTRY_MV_CTRL_CMD_OFFSET)
  #define RTL9300_L3_ENTRY_MV_CTRL_EXEC_OFFSET                                                                 (0)
  #define RTL9300_L3_ENTRY_MV_CTRL_EXEC_MASK                                                                   (0x1 << RTL9300_L3_ENTRY_MV_CTRL_EXEC_OFFSET)

#define RTL9300_L3_ENTRY_MV_PARAM_ADDR                                                                         (0xA474)
  #define RTL9300_L3_ENTRY_MV_PARAM_LEN_OFFSET                                                                 (0)
  #define RTL9300_L3_ENTRY_MV_PARAM_LEN_MASK                                                                   (0x3FF << RTL9300_L3_ENTRY_MV_PARAM_LEN_OFFSET)

#define RTL9300_L3_HOST_ENTRY_HIT_ADDR(index)                                                                  (0xA478 + (((index >> 5) << 2))) /* index: 0-6143 */
  #define RTL9300_L3_HOST_ENTRY_HIT_HIT_STS_OFFSET(index)                                                      (index % 0x20)
  #define RTL9300_L3_HOST_ENTRY_HIT_HIT_STS_MASK(index)                                                        (0x1 << RTL9300_L3_HOST_ENTRY_HIT_HIT_STS_OFFSET(index))

#define RTL9300_L3_NET_ENTRY_HIT_ADDR(index)                                                                   (0xA778 + (((index >> 5) << 2))) /* index: 0-511 */
  #define RTL9300_L3_NET_ENTRY_HIT_HIT_STS_OFFSET(index)                                                       (index % 0x20)
  #define RTL9300_L3_NET_ENTRY_HIT_HIT_STS_MASK(index)                                                         (0x1 << RTL9300_L3_NET_ENTRY_HIT_HIT_STS_OFFSET(index))

#define RTL9300_L3_HW_LU_KEY_CTRL_ADDR                                                                         (0xA7B8)
  #define RTL9300_L3_HW_LU_KEY_CTRL_HASH_KEY_SEL_OFFSET                                                        (22)
  #define RTL9300_L3_HW_LU_KEY_CTRL_HASH_KEY_SEL_MASK                                                          (0x1 << RTL9300_L3_HW_LU_KEY_CTRL_HASH_KEY_SEL_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ROUND_OFFSET                                                               (21)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ROUND_MASK                                                                 (0x1 << RTL9300_L3_HW_LU_KEY_CTRL_ROUND_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_OFFSET                                                          (19)
  #define RTL9300_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_MASK                                                            (0x3 << RTL9300_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_IPMC_TYPE_OFFSET                                                           (18)
  #define RTL9300_L3_HW_LU_KEY_CTRL_IPMC_TYPE_MASK                                                             (0x1 << RTL9300_L3_HW_LU_KEY_CTRL_IPMC_TYPE_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_CTRL_VID_OFFSET                                                                 (0)
  #define RTL9300_L3_HW_LU_KEY_CTRL_VID_MASK                                                                   (0xFFF << RTL9300_L3_HW_LU_KEY_CTRL_VID_OFFSET)

#define RTL9300_L3_HW_LU_KEY_IP_CTRL_ADDR                                                                      (0xA7BC)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP3_OFFSET                                                              (96)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP3_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP3_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP2_OFFSET                                                              (64)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP2_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP2_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP1_OFFSET                                                              (32)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP1_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP1_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP_OFFSET                                                               (0)
  #define RTL9300_L3_HW_LU_KEY_IP_CTRL_IP_MASK                                                                 (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_IP_CTRL_IP_OFFSET)

#define RTL9300_L3_HW_LU_KEY_DIP_CTRL_ADDR                                                                     (0xA7CC)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP3_OFFSET                                                             (96)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP3_MASK                                                               (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP3_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP2_OFFSET                                                             (64)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP2_MASK                                                               (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP2_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP1_OFFSET                                                             (32)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP1_MASK                                                               (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP1_OFFSET)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP_OFFSET                                                              (0)
  #define RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP_MASK                                                                (0xFFFFFFFF << RTL9300_L3_HW_LU_KEY_DIP_CTRL_IP_OFFSET)

#define RTL9300_L3_HW_LU_CTRL_ADDR                                                                             (0xA7DC)
  #define RTL9300_L3_HW_LU_CTRL_EXEC_SRAM_OFFSET                                                               (31)
  #define RTL9300_L3_HW_LU_CTRL_EXEC_SRAM_MASK                                                                 (0x1 << RTL9300_L3_HW_LU_CTRL_EXEC_SRAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_RESULT_SRAM_OFFSET                                                             (30)
  #define RTL9300_L3_HW_LU_CTRL_RESULT_SRAM_MASK                                                               (0x1 << RTL9300_L3_HW_LU_CTRL_RESULT_SRAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_SRAM_OFFSET                                                          (16)
  #define RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_SRAM_MASK                                                            (0x1FFF << RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_SRAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_EXEC_TCAM_OFFSET                                                               (15)
  #define RTL9300_L3_HW_LU_CTRL_EXEC_TCAM_MASK                                                                 (0x1 << RTL9300_L3_HW_LU_CTRL_EXEC_TCAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_RESULT_TCAM_OFFSET                                                             (14)
  #define RTL9300_L3_HW_LU_CTRL_RESULT_TCAM_MASK                                                               (0x1 << RTL9300_L3_HW_LU_CTRL_RESULT_TCAM_OFFSET)
  #define RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_OFFSET                                                          (0)
  #define RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_MASK                                                            (0x1FF << RTL9300_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_OFFSET)

#define RTL9300_L3_HW_LU_INFO_SRAM_ADDR                                                                        (0xA7E0)
  #define RTL9300_L3_HW_LU_INFO_SRAM_VALID_BITMAP_BLK1_OFFSET                                                  (26)
  #define RTL9300_L3_HW_LU_INFO_SRAM_VALID_BITMAP_BLK1_MASK                                                    (0x3F << RTL9300_L3_HW_LU_INFO_SRAM_VALID_BITMAP_BLK1_OFFSET)
  #define RTL9300_L3_HW_LU_INFO_SRAM_HASH_IDX_BLK1_OFFSET                                                      (16)
  #define RTL9300_L3_HW_LU_INFO_SRAM_HASH_IDX_BLK1_MASK                                                        (0x1FF << RTL9300_L3_HW_LU_INFO_SRAM_HASH_IDX_BLK1_OFFSET)
  #define RTL9300_L3_HW_LU_INFO_SRAM_VALID_BITMAP_BLK0_OFFSET                                                  (10)
  #define RTL9300_L3_HW_LU_INFO_SRAM_VALID_BITMAP_BLK0_MASK                                                    (0x3F << RTL9300_L3_HW_LU_INFO_SRAM_VALID_BITMAP_BLK0_OFFSET)
  #define RTL9300_L3_HW_LU_INFO_SRAM_HASH_IDX_BLK0_OFFSET                                                      (0)
  #define RTL9300_L3_HW_LU_INFO_SRAM_HASH_IDX_BLK0_MASK                                                        (0x1FF << RTL9300_L3_HW_LU_INFO_SRAM_HASH_IDX_BLK0_OFFSET)

/*
 * Feature: Layer 3 Misc 
 */
/*
 * Feature: MIB Control 
 */
#define RTL9300_STAT_RST_ADDR                                                                                  (0x31E0)
  #define RTL9300_STAT_RST_RST_MIB_VAL_OFFSET                                                                  (1)
  #define RTL9300_STAT_RST_RST_MIB_VAL_MASK                                                                    (0x1 << RTL9300_STAT_RST_RST_MIB_VAL_OFFSET)
  #define RTL9300_STAT_RST_RST_GLB_MIB_OFFSET                                                                  (0)
  #define RTL9300_STAT_RST_RST_GLB_MIB_MASK                                                                    (0x1 << RTL9300_STAT_RST_RST_GLB_MIB_OFFSET)

#define RTL9300_STAT_PORT_RST_ADDR                                                                             (0x31E4)
  #define RTL9300_STAT_PORT_RST_RST_PORT_FLAG_OFFSET                                                           (5)
  #define RTL9300_STAT_PORT_RST_RST_PORT_FLAG_MASK                                                             (0x1 << RTL9300_STAT_PORT_RST_RST_PORT_FLAG_OFFSET)
  #define RTL9300_STAT_PORT_RST_RST_PORT_MIB_OFFSET                                                            (0)
  #define RTL9300_STAT_PORT_RST_RST_PORT_MIB_MASK                                                              (0x1F << RTL9300_STAT_PORT_RST_RST_PORT_MIB_OFFSET)

#define RTL9300_STAT_CTRL_ADDR                                                                                 (0x31E8)
  #define RTL9300_STAT_CTRL_TX_CNT_TAG_OFFSET                                                                  (1)
  #define RTL9300_STAT_CTRL_TX_CNT_TAG_MASK                                                                    (0x1 << RTL9300_STAT_CTRL_TX_CNT_TAG_OFFSET)
  #define RTL9300_STAT_CTRL_RX_CNT_TAG_OFFSET                                                                  (0)
  #define RTL9300_STAT_CTRL_RX_CNT_TAG_MASK                                                                    (0x1 << RTL9300_STAT_CTRL_RX_CNT_TAG_OFFSET)

#define RTL9300_STAT_CNT_SET1_CTRL_ADDR                                                                        (0x31EC)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET                                                   (16)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET                                                   (0)
  #define RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET)

#define RTL9300_STAT_CNT_SET0_CTRL_ADDR                                                                        (0x31F0)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET                                                   (16)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET                                                   (0)
  #define RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_MASK                                                     (0x3FFF << RTL9300_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET)

/*
 * Feature: MIB Counter 
 */
#define RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_ADDR                                                   (0x600)
  #define RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET                   (0)
  #define RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_MASK                     (0xFFFFFFFF << RTL9300_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET)

#define RTL9300_STAT_PORT_MIB_CNTR_ADDR(port)                                                                  (0x604 + (((port) << 8))) /* port: 0-28 */
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_H_OFFSET                                                       (2016)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_H_MASK                                                         (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_L_OFFSET                                                       (1984)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_L_MASK                                                         (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInOctets_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_H_OFFSET                                                      (1952)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_H_MASK                                                        (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_L_OFFSET                                                      (1920)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_L_MASK                                                        (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutOctets_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_H_OFFSET                                                    (1888)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_H_MASK                                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_L_OFFSET                                                    (1856)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_L_MASK                                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInUcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_H_OFFSET                                                (1824)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_H_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_L_OFFSET                                                (1792)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_L_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInMulticastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_H_OFFSET                                                (1760)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_H_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_L_OFFSET                                                (1728)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_L_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifInBroadcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_H_OFFSET                                                   (1696)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_H_MASK                                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_L_OFFSET                                                   (1664)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_L_MASK                                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutUcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_H_OFFSET                                               (1632)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_H_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_L_OFFSET                                               (1600)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_L_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutMulticastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_H_OFFSET                                               (1568)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_H_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_H_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_L_OFFSET                                               (1536)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_L_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutBroadcastPkts_L_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutDiscards_OFFSET                                                      (1504)
  #define RTL9300_STAT_PORT_MIB_CNTR_ifOutDiscards_MASK                                                        (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_ifOutDiscards_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot1dTpPortInDiscards_OFFSET                                              (1472)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot1dTpPortInDiscards_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot1dTpPortInDiscards_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSingleCollisionFrames_OFFSET                                     (1440)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSingleCollisionFrames_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSingleCollisionFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsMultipleCollisionFrames_OFFSET                                   (1408)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsMultipleCollisionFrames_MASK                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsMultipleCollisionFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsDeferredTransmissions_OFFSET                                     (1376)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsDeferredTransmissions_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsDeferredTransmissions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsLateCollisions_OFFSET                                            (1344)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsLateCollisions_MASK                                              (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsLateCollisions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsExcessiveCollisions_OFFSET                                       (1312)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsExcessiveCollisions_MASK                                         (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsExcessiveCollisions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSymbolErrors_OFFSET                                              (1280)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSymbolErrors_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3StatsSymbolErrors_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3ControlInUnknownOpcodes_OFFSET                                        (1248)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3ControlInUnknownOpcodes_MASK                                          (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3ControlInUnknownOpcodes_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3InPauseFrames_OFFSET                                                  (1216)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3InPauseFrames_MASK                                                    (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3InPauseFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3OutPauseFrames_OFFSET                                                 (1184)
  #define RTL9300_STAT_PORT_MIB_CNTR_dot3OutPauseFrames_MASK                                                   (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_dot3OutPauseFrames_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_etherStatsDropEvents_OFFSET                                               (1152)
  #define RTL9300_STAT_PORT_MIB_CNTR_etherStatsDropEvents_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_etherStatsDropEvents_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsBroadcastPkts_OFFSET                                         (1120)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsBroadcastPkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsBroadcastPkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsMulticastPkts_OFFSET                                         (1088)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsMulticastPkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsMulticastPkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCRCAlignErrors_OFFSET                                        (1056)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCRCAlignErrors_MASK                                          (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCRCAlignErrors_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsCRCAlignErrors_OFFSET                                        (1024)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsCRCAlignErrors_MASK                                          (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsCRCAlignErrors_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsUndersizePkts_OFFSET                                         (992)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsUndersizePkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsUndersizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsUndersizePkts_OFFSET                                         (960)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsUndersizePkts_MASK                                           (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsUndersizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsOversizePkts_OFFSET                                          (928)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsOversizePkts_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsOversizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsOversizePkts_OFFSET                                          (896)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsOversizePkts_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsOversizePkts_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsFragments_OFFSET                                             (864)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsFragments_MASK                                               (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsFragments_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsFragments_OFFSET                                             (832)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsFragments_MASK                                               (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsFragments_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsJabbers_OFFSET                                               (800)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsJabbers_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsJabbers_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsJabbers_OFFSET                                               (768)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsJabbers_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsJabbers_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCollisions_OFFSET                                            (736)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCollisions_MASK                                              (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsCollisions_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts64Octets_OFFSET                                          (704)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts64Octets_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts64Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts64Octets_OFFSET                                          (672)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts64Octets_MASK                                            (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts64Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts65to127Octets_OFFSET                                     (640)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts65to127Octets_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts65to127Octets_OFFSET                                     (608)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts65to127Octets_MASK                                       (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts128to255Octets_OFFSET                                    (576)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts128to255Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts128to255Octets_OFFSET                                    (544)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts128to255Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts256to511Octets_OFFSET                                    (512)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts256to511Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts256to511Octets_OFFSET                                    (480)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts256to511Octets_MASK                                      (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts512to1023Octets_OFFSET                                   (448)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts512to1023Octets_MASK                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts512to1023Octets_OFFSET                                   (416)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts512to1023Octets_MASK                                     (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts1024to1518Octets_OFFSET                                  (384)
  #define RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts1024to1518Octets_MASK                                    (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_tx_etherStatsPkts1024to1518Octets_OFFSET)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts1024to1518Octets_OFFSET                                  (352)
  #define RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts1024to1518Octets_MASK                                    (0xFFFFFFFF << RTL9300_STAT_PORT_MIB_CNTR_rx_etherStatsPkts1024to1518Octets_OFFSET)

/*
 * Feature: Private Counter 
 */
#define RTL9300_STAT_PORT_PRVTE_CNTR_ADDR(port)                                                                (0x2304 + (((port) << 7))) /* port: 0-28 */
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsUndersizedropPktsRT_OFFSET                                 (992)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsUndersizedropPktsRT_MASK                                   (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsUndersizedropPktsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPkts1519toMaxOctetsRT_OFFSET                               (960)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPkts1519toMaxOctetsRT_MASK                                 (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPkts1519toMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPkts1519toMaxOctetsRT_OFFSET                               (928)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPkts1519toMaxOctetsRT_MASK                                 (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPkts1519toMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsOverMaxOctetsRT_OFFSET                                 (896)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsOverMaxOctetsRT_MASK                                   (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsOverMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsOverMaxOctetsRT_OFFSET                                 (864)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsOverMaxOctetsRT_MASK                                   (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsOverMaxOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET                            (832)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET1RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET                            (800)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET1RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET                         (768)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRCSET1RT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET                         (736)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRCSET1RT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRCSET1RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET                            (704)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET0RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET                            (672)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET0RT_MASK                              (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsSET0RT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET                         (640)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRSET0CRT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_tx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET                         (608)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRSET0CRT_MASK                           (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rx_etherStatsPktsFlexibleOctetsCRSET0CRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_lengthFieldErrorRT_OFFSET                                               (576)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_lengthFieldErrorRT_MASK                                                 (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_lengthFieldErrorRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_falseCarrierTimesRT_OFFSET                                              (544)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_falseCarrierTimesRT_MASK                                                (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_falseCarrierTimesRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_underSizeOctetsRT_OFFSET                                                (512)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_underSizeOctetsRT_MASK                                                  (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_underSizeOctetsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_framingErrorsRT_OFFSET                                                  (480)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_framingErrorsRT_MASK                                                    (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_framingErrorsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_parserErrorsRT_OFFSET                                                   (448)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_parserErrorsRT_MASK                                                     (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_parserErrorsRT_OFFSET)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rxMacDiscardsRT_OFFSET                                                  (416)
  #define RTL9300_STAT_PORT_PRVTE_CNTR_rxMacDiscardsRT_MASK                                                    (0xFFFFFFFF << RTL9300_STAT_PORT_PRVTE_CNTR_rxMacDiscardsRT_OFFSET)

/*
 * Feature: Debug Counter 
 */
#define RTL9300_STAT_PRVTE_DROP_COUNTER0_ADDR                                                                  (0x10034)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER0_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER0_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER0_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER1_ADDR                                                                  (0x10038)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER1_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER1_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER1_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER2_ADDR                                                                  (0x1003C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER2_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER2_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER2_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER3_ADDR                                                                  (0x10040)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER3_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER3_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER3_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER4_ADDR                                                                  (0x10044)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER4_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER4_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER4_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER5_ADDR                                                                  (0x10048)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER5_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER5_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER5_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER6_ADDR                                                                  (0x1004C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER6_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER6_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER6_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER7_ADDR                                                                  (0x10050)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER7_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER7_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER7_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER8_ADDR                                                                  (0x10054)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER8_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER8_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER8_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER9_ADDR                                                                  (0x10058)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER9_REASON_OFFSET                                                       (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER9_REASON_MASK                                                         (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER9_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER10_ADDR                                                                 (0x1005C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER10_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER10_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER10_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER11_ADDR                                                                 (0x10060)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER11_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER11_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER11_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER12_ADDR                                                                 (0x10064)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER12_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER12_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER12_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER13_ADDR                                                                 (0x10068)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER13_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER13_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER13_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER14_ADDR                                                                 (0x1006C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER14_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER14_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER14_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER15_ADDR                                                                 (0x10070)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER15_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER15_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER15_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER16_ADDR                                                                 (0x10074)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER16_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER16_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER16_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER17_ADDR                                                                 (0x10078)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER17_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER17_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER17_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER18_ADDR                                                                 (0x1007C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER18_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER18_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER18_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER19_ADDR                                                                 (0x10080)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER19_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER19_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER19_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER20_ADDR                                                                 (0x10084)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER20_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER20_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER20_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER21_ADDR                                                                 (0x10088)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER21_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER21_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER21_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER22_ADDR                                                                 (0x1008C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER22_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER22_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER22_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER23_ADDR                                                                 (0x10090)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER23_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER23_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER23_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER24_ADDR                                                                 (0x10094)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER24_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER24_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER24_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER25_ADDR                                                                 (0x10098)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER25_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER25_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER25_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER26_ADDR                                                                 (0x1009C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER26_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER26_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER26_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER27_ADDR                                                                 (0x100A0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER27_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER27_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER27_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER28_ADDR                                                                 (0x100A4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER28_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER28_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER28_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER29_ADDR                                                                 (0x100A8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER29_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER29_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER29_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER30_ADDR                                                                 (0x100AC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER30_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER30_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER30_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER31_ADDR                                                                 (0x100B0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER31_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER31_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER31_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER32_ADDR                                                                 (0x100B4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER32_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER32_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER32_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER33_ADDR                                                                 (0x100B8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER33_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER33_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER33_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER34_ADDR                                                                 (0x100BC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER34_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER34_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER34_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER35_ADDR                                                                 (0x100C0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER35_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER35_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER35_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER36_ADDR                                                                 (0x100C4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER36_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER36_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER36_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER37_ADDR                                                                 (0x100C8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER37_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER37_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER37_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER38_ADDR                                                                 (0x100CC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER38_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER38_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER38_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER39_ADDR                                                                 (0x100D0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER39_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER39_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER39_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER40_ADDR                                                                 (0x100D4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER40_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER40_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER40_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER41_ADDR                                                                 (0x100D8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER41_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER41_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER41_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER42_ADDR                                                                 (0x100DC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER42_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER42_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER42_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER43_ADDR                                                                 (0x100E0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER43_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER43_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER43_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER44_ADDR                                                                 (0x100E4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER44_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER44_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER44_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER45_ADDR                                                                 (0x100E8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER45_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER45_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER45_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER46_ADDR                                                                 (0x100EC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER46_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER46_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER46_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER47_ADDR                                                                 (0x100F0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER47_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER47_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER47_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER48_ADDR                                                                 (0x100F4)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER48_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER48_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER48_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER49_ADDR                                                                 (0x100F8)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER49_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER49_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER49_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER50_ADDR                                                                 (0x100FC)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER50_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER50_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER50_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER51_ADDR                                                                 (0x10100)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER51_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER51_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER51_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER52_ADDR                                                                 (0x10104)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER52_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER52_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER52_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER53_ADDR                                                                 (0x10108)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER53_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER53_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER53_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER54_ADDR                                                                 (0x1010C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER54_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER54_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER54_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER55_ADDR                                                                 (0x10110)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER55_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER55_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER55_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER56_ADDR                                                                 (0x10114)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER56_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER56_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER56_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER57_ADDR                                                                 (0x10118)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER57_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER57_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER57_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER58_ADDR                                                                 (0x1011C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER58_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER58_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER58_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER59_ADDR                                                                 (0x10120)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER59_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER59_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER59_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER60_ADDR                                                                 (0x10124)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER60_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER60_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER60_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER61_ADDR                                                                 (0x10128)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER61_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER61_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER61_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER62_ADDR                                                                 (0x1012C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER62_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER62_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER62_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER63_ADDR                                                                 (0x10130)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER63_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER63_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER63_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER64_ADDR                                                                 (0x10134)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER64_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER64_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER64_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER65_ADDR                                                                 (0x10138)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER65_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER65_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER65_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER66_ADDR                                                                 (0x1013C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER66_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER66_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER66_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER67_ADDR                                                                 (0x10140)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER67_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER67_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER67_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER68_ADDR                                                                 (0x10144)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER68_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER68_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER68_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER69_ADDR                                                                 (0x10148)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER69_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER69_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER69_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER70_ADDR                                                                 (0x1014C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER70_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER70_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER70_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER71_ADDR                                                                 (0x10150)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER71_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER71_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER71_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER72_ADDR                                                                 (0x10154)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER72_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER72_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER72_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER73_ADDR                                                                 (0x10158)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER73_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER73_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER73_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER74_ADDR                                                                 (0x1015C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER74_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER74_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER74_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER75_ADDR                                                                 (0x10160)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER75_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER75_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER75_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER76_ADDR                                                                 (0x10164)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER76_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER76_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER76_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER77_ADDR                                                                 (0x10168)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER77_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER77_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER77_REASON_OFFSET)

#define RTL9300_STAT_PRVTE_DROP_COUNTER78_ADDR                                                                 (0x1016C)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER78_REASON_OFFSET                                                      (0)
  #define RTL9300_STAT_PRVTE_DROP_COUNTER78_REASON_MASK                                                        (0xFFFF << RTL9300_STAT_PRVTE_DROP_COUNTER78_REASON_OFFSET)

/*
 * Feature: Mirroring 
 */
#define RTL9300_MIR_CTRL_ADDR(index)                                                                           (0x9B80 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_CTRL_TRAFFIC_SEL_OFFSET                                                                  (13)
  #define RTL9300_MIR_CTRL_TRAFFIC_SEL_MASK                                                                    (0x1 << RTL9300_MIR_CTRL_TRAFFIC_SEL_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_TX_ISO_OFFSET                                                                   (12)
  #define RTL9300_MIR_CTRL_MTP_TX_ISO_MASK                                                                     (0x1 << RTL9300_MIR_CTRL_MTP_TX_ISO_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_VLAN_MODE_OFFSET                                                                (11)
  #define RTL9300_MIR_CTRL_MIR_VLAN_MODE_MASK                                                                  (0x1 << RTL9300_MIR_CTRL_MIR_VLAN_MODE_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_RX_TX_SEL_OFFSET                                                                (10)
  #define RTL9300_MIR_CTRL_MIR_RX_TX_SEL_MASK                                                                  (0x1 << RTL9300_MIR_CTRL_MIR_RX_TX_SEL_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_SELF_FLTER_OFFSET                                                               (9)
  #define RTL9300_MIR_CTRL_MTP_SELF_FLTER_MASK                                                                 (0x1 << RTL9300_MIR_CTRL_MTP_SELF_FLTER_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_OP_OFFSET                                                                       (8)
  #define RTL9300_MIR_CTRL_MIR_OP_MASK                                                                         (0x1 << RTL9300_MIR_CTRL_MIR_OP_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_PORT_OFFSET                                                                     (3)
  #define RTL9300_MIR_CTRL_MTP_PORT_MASK                                                                       (0x1F << RTL9300_MIR_CTRL_MTP_PORT_OFFSET)
  #define RTL9300_MIR_CTRL_MTP_IS_TRK_OFFSET                                                                   (2)
  #define RTL9300_MIR_CTRL_MTP_IS_TRK_MASK                                                                     (0x1 << RTL9300_MIR_CTRL_MTP_IS_TRK_OFFSET)
  #define RTL9300_MIR_CTRL_MIR_TYPE_OFFSET                                                                     (0)
  #define RTL9300_MIR_CTRL_MIR_TYPE_MASK                                                                       (0x3 << RTL9300_MIR_CTRL_MIR_TYPE_OFFSET)

#define RTL9300_MIR_SPM_CTRL_ADDR(index)                                                                       (0x9B90 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_SPM_CTRL_SPM_OFFSET                                                                      (0)
  #define RTL9300_MIR_SPM_CTRL_SPM_MASK                                                                        (0x1FFFFFFF << RTL9300_MIR_SPM_CTRL_SPM_OFFSET)

#define RTL9300_MIR_DPM_CTRL_ADDR(index)                                                                       (0x9BA0 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_DPM_CTRL_DPM_OFFSET                                                                      (0)
  #define RTL9300_MIR_DPM_CTRL_DPM_MASK                                                                        (0x1FFFFFFF << RTL9300_MIR_DPM_CTRL_DPM_OFFSET)

#define RTL9300_MIR_SAMPLE_RATE_CTRL_ADDR(index)                                                               (0x9BB0 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL9300_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_MASK(index)                                                 (0xFFFF << RTL9300_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index))

/*
 * Feature: RSPAN 
 */
#define RTL9300_MIR_RSPAN_VLAN_CTRL_ADDR(index)                                                                (0xCA28 + (((index) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET                                                    (16)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_MASK                                                      (0xFFFF << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET                                                     (13)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_MASK                                                       (0x7 << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET                                                     (12)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_MASK                                                       (0x1 << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET                                                     (0)
  #define RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_MASK                                                       (0xFFF << RTL9300_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET)

#define RTL9300_MIR_RSPAN_TX_CTRL_ADDR(index)                                                                  (0xCA38 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index)                                             (index % 0x4)
  #define RTL9300_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_MASK(index)                                               (0x1 << RTL9300_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index))

#define RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_ADDR(index)                                                           (0xCA3C + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index)                                       (index % 0x4)
  #define RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_MASK(index)                                         (0x1 << RTL9300_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index))

/*
 * Feature: PIE Template 
 */
#define RTL9300_PIE_BLK_LOOKUP_CTRL_ADDR(index)                                                                (0x9C80 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL9300_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index)                                                  (index % 0x10)
  #define RTL9300_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_MASK(index)                                                    (0x1 << RTL9300_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index))

#define RTL9300_PIE_BLK_PHASE_CTRL_ADDR(index)                                                                 (0x9C84 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL9300_PIE_BLK_PHASE_CTRL_PHASE_OFFSET(index)                                                       (index % 0x10)
  #define RTL9300_PIE_BLK_PHASE_CTRL_PHASE_MASK(index)                                                         (0x1 << RTL9300_PIE_BLK_PHASE_CTRL_PHASE_OFFSET(index))

#define RTL9300_PIE_TMPLTE_CTRL_ADDR(index1, index2)                                                           (0x9C88 + ((index1 - 5) * 12) + (((index2 / 5) << 2))) /* index1: 5-9, index2: 0-11 */
  #define RTL9300_PIE_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2)                                                  ((index2 % 0x5) * 6)
  #define RTL9300_PIE_TMPLTE_CTRL_TMPLTE_FIELD_MASK(index2)                                                    (0x3F << RTL9300_PIE_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2))

#define RTL9300_PIE_CTRL_ADDR                                                                                  (0x9CC4)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE0_IOTAG_SEL_OFFSET                                                        (14)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE0_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_IGR_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE1_IOTAG_SEL_OFFSET                                                        (12)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE1_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_IGR_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE2_IOTAG_SEL_OFFSET                                                        (10)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE2_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_IGR_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE4_IOTAG_SEL_OFFSET                                                        (8)
  #define RTL9300_PIE_CTRL_IGR_TMPLTE4_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_IGR_TMPLTE4_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE0_IOTAG_SEL_OFFSET                                                        (6)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE0_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_EGR_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE1_IOTAG_SEL_OFFSET                                                        (4)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE1_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_EGR_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE2_IOTAG_SEL_OFFSET                                                        (2)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE2_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_EGR_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE4_IOTAG_SEL_OFFSET                                                        (0)
  #define RTL9300_PIE_CTRL_EGR_TMPLTE4_IOTAG_SEL_MASK                                                          (0x3 << RTL9300_PIE_CTRL_EGR_TMPLTE4_IOTAG_SEL_OFFSET)

/*
 * Feature: Ingress and Egress ACL 
 */
#define RTL9300_ACL_PORT_LOOKUP_CTRL_ADDR(port)                                                                (0x9CC8 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_OFFSET                                                        (0)
  #define RTL9300_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_MASK                                                          (0x1 << RTL9300_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_OFFSET)

#define RTL9300_ACL_BLK_GROUP_CTRL_ADDR(index)                                                                 (0x9D3C + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_ACL_BLK_GROUP_CTRL_GRP_ID_OFFSET                                                             (4)
  #define RTL9300_ACL_BLK_GROUP_CTRL_GRP_ID_MASK                                                               (0xF << RTL9300_ACL_BLK_GROUP_CTRL_GRP_ID_OFFSET)
  #define RTL9300_ACL_BLK_GROUP_CTRL_LOGIC_ID_OFFSET                                                           (0)
  #define RTL9300_ACL_BLK_GROUP_CTRL_LOGIC_ID_MASK                                                             (0xF << RTL9300_ACL_BLK_GROUP_CTRL_LOGIC_ID_OFFSET)

#define RTL9300_ACL_BLK_TMPLTE_CTRL_ADDR(index)                                                                (0x9D7C + (((index) << 2))) /* index: 0-15 */
  #define RTL9300_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET                                                       (4)
  #define RTL9300_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_MASK                                                         (0xF << RTL9300_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET)
  #define RTL9300_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET                                                       (0)
  #define RTL9300_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_MASK                                                         (0xF << RTL9300_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET)

#define RTL9300_ACL_MV_CTRL_ADDR                                                                               (0x9DBC)
  #define RTL9300_ACL_MV_CTRL_MV_TO_OFFSET                                                                     (12)
  #define RTL9300_ACL_MV_CTRL_MV_TO_MASK                                                                       (0x7FF << RTL9300_ACL_MV_CTRL_MV_TO_OFFSET)
  #define RTL9300_ACL_MV_CTRL_MV_FROM_OFFSET                                                                   (1)
  #define RTL9300_ACL_MV_CTRL_MV_FROM_MASK                                                                     (0x7FF << RTL9300_ACL_MV_CTRL_MV_FROM_OFFSET)
  #define RTL9300_ACL_MV_CTRL_MV_OFFSET                                                                        (0)
  #define RTL9300_ACL_MV_CTRL_MV_MASK                                                                          (0x1 << RTL9300_ACL_MV_CTRL_MV_OFFSET)

#define RTL9300_ACL_MV_LEN_CTRL_ADDR                                                                           (0x9DC0)
  #define RTL9300_ACL_MV_LEN_CTRL_MV_LEN_OFFSET                                                                (0)
  #define RTL9300_ACL_MV_LEN_CTRL_MV_LEN_MASK                                                                  (0x7FF << RTL9300_ACL_MV_LEN_CTRL_MV_LEN_OFFSET)

#define RTL9300_ACL_CLR_CTRL_ADDR                                                                              (0x9DC4)
  #define RTL9300_ACL_CLR_CTRL_CLR_TO_OFFSET                                                                   (12)
  #define RTL9300_ACL_CLR_CTRL_CLR_TO_MASK                                                                     (0x7FF << RTL9300_ACL_CLR_CTRL_CLR_TO_OFFSET)
  #define RTL9300_ACL_CLR_CTRL_CLR_FROM_OFFSET                                                                 (1)
  #define RTL9300_ACL_CLR_CTRL_CLR_FROM_MASK                                                                   (0x7FF << RTL9300_ACL_CLR_CTRL_CLR_FROM_OFFSET)
  #define RTL9300_ACL_CLR_CTRL_CLR_OFFSET                                                                      (0)
  #define RTL9300_ACL_CLR_CTRL_CLR_MASK                                                                        (0x1 << RTL9300_ACL_CLR_CTRL_CLR_OFFSET)

#define RTL9300_ACL_RULE_HIT_INDICATION_ADDR(index)                                                            (0x9DC8 + (((index) << 2))) /* index: 0-63 */
  #define RTL9300_ACL_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET                                               (0)
  #define RTL9300_ACL_RULE_HIT_INDICATION_RULE_INDICATION_MASK                                                 (0xFFFFFFFF << RTL9300_ACL_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET)

#define RTL9300_ACL_GLB_HIT_INDICATION_ADDR(index)                                                             (0x9EC8 + (((index) << 2))) /* index: 0-1 */
  #define RTL9300_ACL_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET                                                 (0)
  #define RTL9300_ACL_GLB_HIT_INDICATION_GLB_INDICATION_MASK                                                   (0xFFFFFFFF << RTL9300_ACL_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET)

#define RTL9300_ACL_MISC_ADDR                                                                                  (0x9ED0)
  #define RTL9300_ACL_MISC_DP_SEL_OFFSET                                                                       (1)
  #define RTL9300_ACL_MISC_DP_SEL_MASK                                                                         (0x1 << RTL9300_ACL_MISC_DP_SEL_OFFSET)
  #define RTL9300_ACL_MISC_ARP_MAC_CTRL_OFFSET                                                                 (0)
  #define RTL9300_ACL_MISC_ARP_MAC_CTRL_MASK                                                                   (0x1 << RTL9300_ACL_MISC_ARP_MAC_CTRL_OFFSET)

/*
 * Feature: Range Check (port/vlan/ip/L4port) 
 */
#define RTL9300_RNG_CHK_CTRL_ADDR(index)                                                                       (0x9700 + (((index) << 3))) /* index: 0-15 */
  #define RTL9300_RNG_CHK_CTRL_TYPE_OFFSET                                                                     (32)
  #define RTL9300_RNG_CHK_CTRL_TYPE_MASK                                                                       (0x7 << RTL9300_RNG_CHK_CTRL_TYPE_OFFSET)
  #define RTL9300_RNG_CHK_CTRL_UPPER_OFFSET                                                                    (16)
  #define RTL9300_RNG_CHK_CTRL_UPPER_MASK                                                                      (0xFFFF << RTL9300_RNG_CHK_CTRL_UPPER_OFFSET)
  #define RTL9300_RNG_CHK_CTRL_LOWER_OFFSET                                                                    (0)
  #define RTL9300_RNG_CHK_CTRL_LOWER_MASK                                                                      (0xFFFF << RTL9300_RNG_CHK_CTRL_LOWER_OFFSET)

#define RTL9300_RNG_CHK_IP_CTRL_ADDR(index)                                                                    (0x9780 + (((index) << 2))) /* index: 0-7 */
  #define RTL9300_RNG_CHK_IP_CTRL_TYPE_OFFSET                                                                  (0)
  #define RTL9300_RNG_CHK_IP_CTRL_TYPE_MASK                                                                    (0x7 << RTL9300_RNG_CHK_IP_CTRL_TYPE_OFFSET)

#define RTL9300_RNG_CHK_IP_RNG_ADDR(index)                                                                     (0x97A0 + (((index) << 3))) /* index: 0-7 */
  #define RTL9300_RNG_CHK_IP_RNG_IP_UPPER_OFFSET                                                               (32)
  #define RTL9300_RNG_CHK_IP_RNG_IP_UPPER_MASK                                                                 (0xFFFFFFFF << RTL9300_RNG_CHK_IP_RNG_IP_UPPER_OFFSET)
  #define RTL9300_RNG_CHK_IP_RNG_IP_LOWER_OFFSET                                                               (0)
  #define RTL9300_RNG_CHK_IP_RNG_IP_LOWER_MASK                                                                 (0xFFFFFFFF << RTL9300_RNG_CHK_IP_RNG_IP_LOWER_OFFSET)

/*
 * Feature: Attack Prevention 
 */
#define RTL9300_ATK_PRVNT_PORT_EN_ADDR(port)                                                                   (0x9B08 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_ATK_PRVNT_PORT_EN_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL9300_ATK_PRVNT_PORT_EN_EN_MASK(port)                                                              (0x1 << RTL9300_ATK_PRVNT_PORT_EN_EN_OFFSET(port))

#define RTL9300_ATK_PRVNT_CTRL_ADDR                                                                            (0x9B0C)
  #define RTL9300_ATK_PRVNT_CTRL_INVALID_LEN_OFFSET                                                            (17)
  #define RTL9300_ATK_PRVNT_CTRL_INVALID_LEN_MASK                                                              (0x1 << RTL9300_ATK_PRVNT_CTRL_INVALID_LEN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET                                                       (16)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_MASK                                                         (0x1 << RTL9300_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_RST_OFFSET                                                                (15)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_RST_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_CTRL_SYN_RST_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_FIN_OFFSET                                                                (14)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_FIN_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_CTRL_SYN_FIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_XMAS_OFFSET                                                                   (13)
  #define RTL9300_ATK_PRVNT_CTRL_XMAS_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_CTRL_XMAS_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET                                                              (12)
  #define RTL9300_ATK_PRVNT_CTRL_NULL_SCAN_MASK                                                                (0x1 << RTL9300_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET                                                    (11)
  #define RTL9300_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_MASK                                                      (0x1 << RTL9300_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET                                                        (10)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_SMURF_OFFSET                                                                  (9)
  #define RTL9300_ATK_PRVNT_CTRL_SMURF_MASK                                                                    (0x1 << RTL9300_ATK_PRVNT_CTRL_SMURF_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET                                                        (8)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET                                                        (7)
  #define RTL9300_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET                                                          (6)
  #define RTL9300_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_MASK                                                            (0x1 << RTL9300_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET                                                      (5)
  #define RTL9300_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_MASK                                                        (0x1 << RTL9300_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_POD_OFFSET                                                                    (4)
  #define RTL9300_ATK_PRVNT_CTRL_POD_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_CTRL_POD_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET                                                               (3)
  #define RTL9300_ATK_PRVNT_CTRL_TCP_BLAT_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET                                                               (2)
  #define RTL9300_ATK_PRVNT_CTRL_UDP_BLAT_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_LAND_OFFSET                                                                   (1)
  #define RTL9300_ATK_PRVNT_CTRL_LAND_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_CTRL_LAND_OFFSET)
  #define RTL9300_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET                                                            (0)
  #define RTL9300_ATK_PRVNT_CTRL_DA_EQUAL_SA_MASK                                                              (0x1 << RTL9300_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET)

#define RTL9300_ATK_PRVNT_ACT_ADDR                                                                             (0x9B10)
  #define RTL9300_ATK_PRVNT_ACT_INVALID_LEN_OFFSET                                                             (17)
  #define RTL9300_ATK_PRVNT_ACT_INVALID_LEN_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_ACT_INVALID_LEN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL9300_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SYN_RST_OFFSET                                                                 (15)
  #define RTL9300_ATK_PRVNT_ACT_SYN_RST_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_ACT_SYN_RST_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SYN_FIN_OFFSET                                                                 (14)
  #define RTL9300_ATK_PRVNT_ACT_SYN_FIN_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_ACT_SYN_FIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_XMAS_OFFSET                                                                    (13)
  #define RTL9300_ATK_PRVNT_ACT_XMAS_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_ACT_XMAS_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_NULL_SCAN_OFFSET                                                               (12)
  #define RTL9300_ATK_PRVNT_ACT_NULL_SCAN_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_ACT_NULL_SCAN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL9300_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL9300_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET                                                         (10)
  #define RTL9300_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_SMURF_OFFSET                                                                   (9)
  #define RTL9300_ATK_PRVNT_ACT_SMURF_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_ACT_SMURF_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL9300_ATK_PRVNT_ACT_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL9300_ATK_PRVNT_ACT_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL9300_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL9300_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL9300_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_POD_OFFSET                                                                     (4)
  #define RTL9300_ATK_PRVNT_ACT_POD_MASK                                                                       (0x1 << RTL9300_ATK_PRVNT_ACT_POD_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_TCP_BLAT_OFFSET                                                                (3)
  #define RTL9300_ATK_PRVNT_ACT_TCP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_ACT_TCP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_UDP_BLAT_OFFSET                                                                (2)
  #define RTL9300_ATK_PRVNT_ACT_UDP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_ACT_UDP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_LAND_OFFSET                                                                    (1)
  #define RTL9300_ATK_PRVNT_ACT_LAND_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_ACT_LAND_OFFSET)
  #define RTL9300_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL9300_ATK_PRVNT_ACT_DA_EQUAL_SA_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET)

#define RTL9300_ATK_PRVNT_IPV6_CTRL_ADDR                                                                       (0x9B14)
  #define RTL9300_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET                                                      (0)
  #define RTL9300_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_MASK                                                        (0xFFFF << RTL9300_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET)

#define RTL9300_ATK_PRVNT_ICMP_CTRL_ADDR                                                                       (0x9B18)
  #define RTL9300_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET                                                       (0)
  #define RTL9300_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_MASK                                                         (0xFFFF << RTL9300_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET)

#define RTL9300_ATK_PRVNT_TCP_CTRL_ADDR                                                                        (0x9B1C)
  #define RTL9300_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET                                                        (0)
  #define RTL9300_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_MASK                                                          (0x1F << RTL9300_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET)

#define RTL9300_ATK_PRVNT_SMURF_CTRL_ADDR                                                                      (0x9B20)
  #define RTL9300_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET                                                          (0)
  #define RTL9300_ATK_PRVNT_SMURF_CTRL_NETMASK_MASK                                                            (0xFFFFFFFF << RTL9300_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET)

#define RTL9300_ATK_PRVNT_STS_ADDR                                                                             (0x9B24)
  #define RTL9300_ATK_PRVNT_STS_ARP_INVLD_OFFSET                                                               (18)
  #define RTL9300_ATK_PRVNT_STS_ARP_INVLD_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_STS_ARP_INVLD_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_IPV4_INVLD_OFFSET                                                              (17)
  #define RTL9300_ATK_PRVNT_STS_IPV4_INVLD_MASK                                                                (0x1 << RTL9300_ATK_PRVNT_STS_IPV4_INVLD_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL9300_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL9300_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SYN_RST_OFFSET                                                                 (15)
  #define RTL9300_ATK_PRVNT_STS_SYN_RST_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_STS_SYN_RST_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SYN_FIN_OFFSET                                                                 (14)
  #define RTL9300_ATK_PRVNT_STS_SYN_FIN_MASK                                                                   (0x1 << RTL9300_ATK_PRVNT_STS_SYN_FIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_XMAS_OFFSET                                                                    (13)
  #define RTL9300_ATK_PRVNT_STS_XMAS_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_STS_XMAS_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_NULL_SCAN_OFFSET                                                               (12)
  #define RTL9300_ATK_PRVNT_STS_NULL_SCAN_MASK                                                                 (0x1 << RTL9300_ATK_PRVNT_STS_NULL_SCAN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL9300_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL9300_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET                                                             (10)
  #define RTL9300_ATK_PRVNT_STS_TCP_HDR_MIN_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_SMURF_OFFSET                                                                   (9)
  #define RTL9300_ATK_PRVNT_STS_SMURF_MASK                                                                     (0x1 << RTL9300_ATK_PRVNT_STS_SMURF_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL9300_ATK_PRVNT_STS_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL9300_ATK_PRVNT_STS_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL9300_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL9300_ATK_PRVNT_STS_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL9300_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL9300_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL9300_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_POD_OFFSET                                                                     (4)
  #define RTL9300_ATK_PRVNT_STS_POD_MASK                                                                       (0x1 << RTL9300_ATK_PRVNT_STS_POD_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_TCP_BLAT_OFFSET                                                                (3)
  #define RTL9300_ATK_PRVNT_STS_TCP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_STS_TCP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_UDP_BLAT_OFFSET                                                                (2)
  #define RTL9300_ATK_PRVNT_STS_UDP_BLAT_MASK                                                                  (0x1 << RTL9300_ATK_PRVNT_STS_UDP_BLAT_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_LAND_OFFSET                                                                    (1)
  #define RTL9300_ATK_PRVNT_STS_LAND_MASK                                                                      (0x1 << RTL9300_ATK_PRVNT_STS_LAND_OFFSET)
  #define RTL9300_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL9300_ATK_PRVNT_STS_DA_EQUAL_SA_MASK                                                               (0x1 << RTL9300_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET)

#define RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ADDR(port)                                                        (0x9B28 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_MASK(port)                                                  (0x3 << RTL9300_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port))

/*
 * Feature: Code Protection 
 */
/*
 * Feature: OAM 
 */
#define RTL9300_OAM_CTRL_ADDR                                                                                  (0x9A80)
  #define RTL9300_OAM_CTRL_LRN_OFFSET                                                                          (3)
  #define RTL9300_OAM_CTRL_LRN_MASK                                                                            (0x1 << RTL9300_OAM_CTRL_LRN_OFFSET)
  #define RTL9300_OAM_CTRL_MAC_SWAP_OFFSET                                                                     (2)
  #define RTL9300_OAM_CTRL_MAC_SWAP_MASK                                                                       (0x1 << RTL9300_OAM_CTRL_MAC_SWAP_OFFSET)
  #define RTL9300_OAM_CTRL_DIS_ACT_OFFSET                                                                      (1)
  #define RTL9300_OAM_CTRL_DIS_ACT_MASK                                                                        (0x1 << RTL9300_OAM_CTRL_DIS_ACT_OFFSET)
  #define RTL9300_OAM_CTRL_EN_OFFSET                                                                           (0)
  #define RTL9300_OAM_CTRL_EN_MASK                                                                             (0x1 << RTL9300_OAM_CTRL_EN_OFFSET)

#define RTL9300_OAM_PORT_ACT_CTRL_ADDR(port)                                                                   (0x9A84 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET                                                             (1)
  #define RTL9300_OAM_PORT_ACT_CTRL_PAR_ACT_MASK                                                               (0x3 << RTL9300_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET)
  #define RTL9300_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET                                                             (0)
  #define RTL9300_OAM_PORT_ACT_CTRL_MUX_ACT_MASK                                                               (0x1 << RTL9300_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET)

#define RTL9300_OAM_GLB_DYING_GASP_CTRL_ADDR                                                                   (0xBF84)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET                                             (17)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_MASK                                               (0x7 << RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET                                               (16)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_MASK                                                 (0x1 << RTL9300_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET                                                       (0)
  #define RTL9300_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_MASK                                                         (0xFFFF << RTL9300_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET)

#define RTL9300_OAM_PORT_DYING_GASP_CTRL_ADDR(port)                                                            (0x7970 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port)                                 (port % 0x1D)
  #define RTL9300_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_MASK(port)                                   (0x1 << RTL9300_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port))

#define RTL9300_DYING_GASP_POLARITY_CTRL_ADDR                                                                  (0xBF88)
  #define RTL9300_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET                                              (0)
  #define RTL9300_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_MASK                                                (0x1 << RTL9300_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET)

/*
 * Feature: PTP (Precision Time Protocol) 
 */
#define RTL9300_PTP_GLB_CTRL0_ADDR                                                                             (0xF000)
  #define RTL9300_PTP_GLB_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL0_PTP_TIME_NSEC_L_OFFSET                                                         (0)
  #define RTL9300_PTP_GLB_CTRL0_PTP_TIME_NSEC_L_MASK                                                           (0xFFFF << RTL9300_PTP_GLB_CTRL0_PTP_TIME_NSEC_L_OFFSET)

#define RTL9300_PTP_GLB_CTRL1_ADDR                                                                             (0xF004)
  #define RTL9300_PTP_GLB_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL1_EXEC_OFFSET                                                                    (15)
  #define RTL9300_PTP_GLB_CTRL1_EXEC_MASK                                                                      (0x1 << RTL9300_PTP_GLB_CTRL1_EXEC_OFFSET)
  #define RTL9300_PTP_GLB_CTRL1_PTP_DUMMY0_OFFSET                                                              (14)
  #define RTL9300_PTP_GLB_CTRL1_PTP_DUMMY0_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL1_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_GLB_CTRL1_PTP_TIME_NSEC_H_OFFSET                                                         (0)
  #define RTL9300_PTP_GLB_CTRL1_PTP_TIME_NSEC_H_MASK                                                           (0x3FFF << RTL9300_PTP_GLB_CTRL1_PTP_TIME_NSEC_H_OFFSET)

#define RTL9300_PTP_GLB_CTRL2_ADDR                                                                             (0xF008)
  #define RTL9300_PTP_GLB_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL2_PTP_TIME_SEC_L_OFFSET                                                          (0)
  #define RTL9300_PTP_GLB_CTRL2_PTP_TIME_SEC_L_MASK                                                            (0xFFFF << RTL9300_PTP_GLB_CTRL2_PTP_TIME_SEC_L_OFFSET)

#define RTL9300_PTP_GLB_CTRL3_ADDR                                                                             (0xF00C)
  #define RTL9300_PTP_GLB_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL3_PTP_TIME_SEC_H_OFFSET                                                          (0)
  #define RTL9300_PTP_GLB_CTRL3_PTP_TIME_SEC_H_MASK                                                            (0xFFFF << RTL9300_PTP_GLB_CTRL3_PTP_TIME_SEC_H_OFFSET)

#define RTL9300_PTP_GLB_CTRL4_ADDR                                                                             (0xF010)
  #define RTL9300_PTP_GLB_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL4_MAC_RANGE_OFFSET                                                               (6)
  #define RTL9300_PTP_GLB_CTRL4_MAC_RANGE_MASK                                                                 (0x3FF << RTL9300_PTP_GLB_CTRL4_MAC_RANGE_OFFSET)
  #define RTL9300_PTP_GLB_CTRL4_CMD_OFFSET                                                                     (4)
  #define RTL9300_PTP_GLB_CTRL4_CMD_MASK                                                                       (0x3 << RTL9300_PTP_GLB_CTRL4_CMD_OFFSET)
  #define RTL9300_PTP_GLB_CTRL4_PTP_DUMMY0_OFFSET                                                              (3)
  #define RTL9300_PTP_GLB_CTRL4_PTP_DUMMY0_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL4_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_GLB_CTRL4_CFG_TIMER_EN_FORCE_OFFSET                                                      (2)
  #define RTL9300_PTP_GLB_CTRL4_CFG_TIMER_EN_FORCE_MASK                                                        (0x1 << RTL9300_PTP_GLB_CTRL4_CFG_TIMER_EN_FORCE_OFFSET)
  #define RTL9300_PTP_GLB_CTRL4_CFG_TIMER_1588_EN_OFFSET                                                       (1)
  #define RTL9300_PTP_GLB_CTRL4_CFG_TIMER_1588_EN_MASK                                                         (0x1 << RTL9300_PTP_GLB_CTRL4_CFG_TIMER_1588_EN_OFFSET)
  #define RTL9300_PTP_GLB_CTRL4_CFG_CLK_SRC_OFFSET                                                             (0)
  #define RTL9300_PTP_GLB_CTRL4_CFG_CLK_SRC_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL4_CFG_CLK_SRC_OFFSET)

#define RTL9300_PTP_GLB_CTRL5_ADDR                                                                             (0xF014)
  #define RTL9300_PTP_GLB_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL5_MAC_ADDR_L_OFFSET                                                              (0)
  #define RTL9300_PTP_GLB_CTRL5_MAC_ADDR_L_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL5_MAC_ADDR_L_OFFSET)

#define RTL9300_PTP_GLB_CTRL6_ADDR                                                                             (0xF018)
  #define RTL9300_PTP_GLB_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL6_MAC_ADDR_M_OFFSET                                                              (0)
  #define RTL9300_PTP_GLB_CTRL6_MAC_ADDR_M_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL6_MAC_ADDR_M_OFFSET)

#define RTL9300_PTP_GLB_CTRL7_ADDR                                                                             (0xF01C)
  #define RTL9300_PTP_GLB_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL7_MAC_ADDR_H_OFFSET                                                              (0)
  #define RTL9300_PTP_GLB_CTRL7_MAC_ADDR_H_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL7_MAC_ADDR_H_OFFSET)

#define RTL9300_PTP_GLB_CTRL8_ADDR                                                                             (0xF020)
  #define RTL9300_PTP_GLB_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL8_OTAG_TPID_OFFSET                                                               (0)
  #define RTL9300_PTP_GLB_CTRL8_OTAG_TPID_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL8_OTAG_TPID_OFFSET)

#define RTL9300_PTP_GLB_CTRL9_ADDR                                                                             (0xF024)
  #define RTL9300_PTP_GLB_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL9300_PTP_GLB_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL9_ITAG_TPID_OFFSET                                                               (0)
  #define RTL9300_PTP_GLB_CTRL9_ITAG_TPID_MASK                                                                 (0xFFFF << RTL9300_PTP_GLB_CTRL9_ITAG_TPID_OFFSET)

#define RTL9300_PTP_GLB_CTRL10_ADDR                                                                            (0xF028)
  #define RTL9300_PTP_GLB_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL10_RD_PTP_TIME_NSEC_L_OFFSET                                                     (0)
  #define RTL9300_PTP_GLB_CTRL10_RD_PTP_TIME_NSEC_L_MASK                                                       (0xFFFF << RTL9300_PTP_GLB_CTRL10_RD_PTP_TIME_NSEC_L_OFFSET)

#define RTL9300_PTP_GLB_CTRL11_ADDR                                                                            (0xF02C)
  #define RTL9300_PTP_GLB_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL11_PTP_DUMMY0_OFFSET                                                             (14)
  #define RTL9300_PTP_GLB_CTRL11_PTP_DUMMY0_MASK                                                               (0x3 << RTL9300_PTP_GLB_CTRL11_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_GLB_CTRL11_RD_PTP_TIME_NSEC_H_OFFSET                                                     (0)
  #define RTL9300_PTP_GLB_CTRL11_RD_PTP_TIME_NSEC_H_MASK                                                       (0x3FFF << RTL9300_PTP_GLB_CTRL11_RD_PTP_TIME_NSEC_H_OFFSET)

#define RTL9300_PTP_GLB_CTRL12_ADDR                                                                            (0xF030)
  #define RTL9300_PTP_GLB_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL12_RD_PTP_TIME_SEC_L_OFFSET                                                      (0)
  #define RTL9300_PTP_GLB_CTRL12_RD_PTP_TIME_SEC_L_MASK                                                        (0xFFFF << RTL9300_PTP_GLB_CTRL12_RD_PTP_TIME_SEC_L_OFFSET)

#define RTL9300_PTP_GLB_CTRL13_ADDR                                                                            (0xF034)
  #define RTL9300_PTP_GLB_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL13_RD_PTP_TIME_SEC_H_OFFSET                                                      (0)
  #define RTL9300_PTP_GLB_CTRL13_RD_PTP_TIME_SEC_H_MASK                                                        (0xFFFF << RTL9300_PTP_GLB_CTRL13_RD_PTP_TIME_SEC_H_OFFSET)

#define RTL9300_PTP_GLB_CTRL14_ADDR                                                                            (0xF038)
  #define RTL9300_PTP_GLB_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_PTP_DUMMY0_OFFSET                                                             (10)
  #define RTL9300_PTP_GLB_CTRL14_PTP_DUMMY0_MASK                                                               (0x3F << RTL9300_PTP_GLB_CTRL14_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_EN_OFFLOAD_OFFSET                                                             (9)
  #define RTL9300_PTP_GLB_CTRL14_EN_OFFLOAD_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL14_EN_OFFLOAD_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_SAVE_OFF_TS_OFFSET                                                            (8)
  #define RTL9300_PTP_GLB_CTRL14_SAVE_OFF_TS_MASK                                                              (0x1 << RTL9300_PTP_GLB_CTRL14_SAVE_OFF_TS_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL9300_PTP_GLB_CTRL14_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL9300_PTP_GLB_CTRL14_RX_PDELAY_RESP_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL9300_PTP_GLB_CTRL14_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL9300_PTP_GLB_CTRL14_RX_PDELAY_REQ_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_RX_DELAY_OFFSET                                                               (5)
  #define RTL9300_PTP_GLB_CTRL14_RX_DELAY_MASK                                                                 (0x1 << RTL9300_PTP_GLB_CTRL14_RX_DELAY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_RX_SYNC_OFFSET                                                                (4)
  #define RTL9300_PTP_GLB_CTRL14_RX_SYNC_MASK                                                                  (0x1 << RTL9300_PTP_GLB_CTRL14_RX_SYNC_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL9300_PTP_GLB_CTRL14_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL9300_PTP_GLB_CTRL14_TX_PDELAY_RESP_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL9300_PTP_GLB_CTRL14_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL9300_PTP_GLB_CTRL14_TX_PDELAY_REQ_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_TX_DELAY_OFFSET                                                               (1)
  #define RTL9300_PTP_GLB_CTRL14_TX_DELAY_MASK                                                                 (0x1 << RTL9300_PTP_GLB_CTRL14_TX_DELAY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL14_TX_SYNC_OFFSET                                                                (0)
  #define RTL9300_PTP_GLB_CTRL14_TX_SYNC_MASK                                                                  (0x1 << RTL9300_PTP_GLB_CTRL14_TX_SYNC_OFFSET)

#define RTL9300_PTP_GLB_CTRL15_ADDR                                                                            (0xF03C)
  #define RTL9300_PTP_GLB_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_15_INT_OFFSET                                                             (15)
  #define RTL9300_PTP_GLB_CTRL15_PTP_15_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_15_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_14_INT_OFFSET                                                             (14)
  #define RTL9300_PTP_GLB_CTRL15_PTP_14_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_14_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_13_INT_OFFSET                                                             (13)
  #define RTL9300_PTP_GLB_CTRL15_PTP_13_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_13_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_12_INT_OFFSET                                                             (12)
  #define RTL9300_PTP_GLB_CTRL15_PTP_12_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_12_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_11_INT_OFFSET                                                             (11)
  #define RTL9300_PTP_GLB_CTRL15_PTP_11_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_11_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_10_INT_OFFSET                                                             (10)
  #define RTL9300_PTP_GLB_CTRL15_PTP_10_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_10_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_9_INT_OFFSET                                                              (9)
  #define RTL9300_PTP_GLB_CTRL15_PTP_9_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_9_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_8_INT_OFFSET                                                              (8)
  #define RTL9300_PTP_GLB_CTRL15_PTP_8_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_8_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_7_INT_OFFSET                                                              (7)
  #define RTL9300_PTP_GLB_CTRL15_PTP_7_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_7_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_6_INT_OFFSET                                                              (6)
  #define RTL9300_PTP_GLB_CTRL15_PTP_6_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_6_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_5_INT_OFFSET                                                              (5)
  #define RTL9300_PTP_GLB_CTRL15_PTP_5_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_5_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_4_INT_OFFSET                                                              (4)
  #define RTL9300_PTP_GLB_CTRL15_PTP_4_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_4_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_3_INT_OFFSET                                                              (3)
  #define RTL9300_PTP_GLB_CTRL15_PTP_3_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_3_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_2_INT_OFFSET                                                              (2)
  #define RTL9300_PTP_GLB_CTRL15_PTP_2_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_2_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_1_INT_OFFSET                                                              (1)
  #define RTL9300_PTP_GLB_CTRL15_PTP_1_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_1_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL15_PTP_0_INT_OFFSET                                                              (0)
  #define RTL9300_PTP_GLB_CTRL15_PTP_0_INT_MASK                                                                (0x1 << RTL9300_PTP_GLB_CTRL15_PTP_0_INT_OFFSET)

#define RTL9300_PTP_GLB_CTRL16_ADDR                                                                            (0xF040)
  #define RTL9300_PTP_GLB_CTRL16_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL16_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL16_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL16_PTP_DUMMY0_OFFSET                                                             (4)
  #define RTL9300_PTP_GLB_CTRL16_PTP_DUMMY0_MASK                                                               (0xFFF << RTL9300_PTP_GLB_CTRL16_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_GLB_CTRL16_PTP_19_INT_OFFSET                                                             (3)
  #define RTL9300_PTP_GLB_CTRL16_PTP_19_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL16_PTP_19_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL16_PTP_18_INT_OFFSET                                                             (2)
  #define RTL9300_PTP_GLB_CTRL16_PTP_18_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL16_PTP_18_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL16_PTP_17_INT_OFFSET                                                             (1)
  #define RTL9300_PTP_GLB_CTRL16_PTP_17_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL16_PTP_17_INT_OFFSET)
  #define RTL9300_PTP_GLB_CTRL16_PTP_16_INT_OFFSET                                                             (0)
  #define RTL9300_PTP_GLB_CTRL16_PTP_16_INT_MASK                                                               (0x1 << RTL9300_PTP_GLB_CTRL16_PTP_16_INT_OFFSET)

#define RTL9300_PTP_GLB_CTRL17_ADDR                                                                            (0xF044)
  #define RTL9300_PTP_GLB_CTRL17_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL17_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL17_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL17_TIME_FREQ_L_OFFSET                                                            (0)
  #define RTL9300_PTP_GLB_CTRL17_TIME_FREQ_L_MASK                                                              (0xFFFF << RTL9300_PTP_GLB_CTRL17_TIME_FREQ_L_OFFSET)

#define RTL9300_PTP_GLB_CTRL18_ADDR                                                                            (0xF048)
  #define RTL9300_PTP_GLB_CTRL18_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_GLB_CTRL18_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_GLB_CTRL18_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_GLB_CTRL18_TIME_FREQ_H_OFFSET                                                            (0)
  #define RTL9300_PTP_GLB_CTRL18_TIME_FREQ_H_MASK                                                              (0xFFFF << RTL9300_PTP_GLB_CTRL18_TIME_FREQ_H_OFFSET)

#define RTL9300_PTP_GLB_RESERVED_ADDR(index)                                                                   (0xF04C + (((index) << 2))) /* index: 0-12 */
  #define RTL9300_PTP_GLB_RESERVED_PTP_DUMMY_OFFSET                                                            (0)
  #define RTL9300_PTP_GLB_RESERVED_PTP_DUMMY_MASK                                                              (0xFFFFFFFF << RTL9300_PTP_GLB_RESERVED_PTP_DUMMY_OFFSET)

#define RTL9300_PTP_PORT_CTRL0_ADDR(port)                                                                      (0xF080 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL0_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL0_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                         (0)
  #define RTL9300_PTP_PORT_CTRL0_TX_SYNC_SEQ_ID_MASK                                                           (0xFFFF << RTL9300_PTP_PORT_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL1_ADDR(port)                                                                      (0xF0D0 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL1_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL1_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL9300_PTP_PORT_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL9300_PTP_PORT_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL2_ADDR(port)                                                                      (0xF120 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL2_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL2_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                   (0)
  #define RTL9300_PTP_PORT_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                     (0xFFFF << RTL9300_PTP_PORT_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL3_ADDR(port)                                                                      (0xF170 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL3_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL3_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                  (0)
  #define RTL9300_PTP_PORT_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                    (0xFFFF << RTL9300_PTP_PORT_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL4_ADDR(port)                                                                      (0xF1C0 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL4_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL4_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                         (0)
  #define RTL9300_PTP_PORT_CTRL4_RX_SYNC_SEQ_ID_MASK                                                           (0xFFFF << RTL9300_PTP_PORT_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL5_ADDR(port)                                                                      (0xF210 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL5_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL5_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL9300_PTP_PORT_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL9300_PTP_PORT_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL6_ADDR(port)                                                                      (0xF260 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL6_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL6_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                   (0)
  #define RTL9300_PTP_PORT_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                     (0xFFFF << RTL9300_PTP_PORT_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL7_ADDR(port)                                                                      (0xF2B0 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL7_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL7_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                  (0)
  #define RTL9300_PTP_PORT_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                    (0xFFFF << RTL9300_PTP_PORT_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL9300_PTP_PORT_CTRL8_ADDR(port)                                                                      (0xF300 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL8_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL8_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL8_NSEC_L_OFFSET                                                                 (0)
  #define RTL9300_PTP_PORT_CTRL8_NSEC_L_MASK                                                                   (0xFFFF << RTL9300_PTP_PORT_CTRL8_NSEC_L_OFFSET)

#define RTL9300_PTP_PORT_CTRL9_ADDR(port)                                                                      (0xF350 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL9_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL9300_PTP_PORT_CTRL9_PTP_DUMMY_MASK                                                                (0xFFFF << RTL9300_PTP_PORT_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL9_PTP_DUMMY0_OFFSET                                                             (14)
  #define RTL9300_PTP_PORT_CTRL9_PTP_DUMMY0_MASK                                                               (0x3 << RTL9300_PTP_PORT_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_PORT_CTRL9_NSEC_H_OFFSET                                                                 (0)
  #define RTL9300_PTP_PORT_CTRL9_NSEC_H_MASK                                                                   (0x3FFF << RTL9300_PTP_PORT_CTRL9_NSEC_H_OFFSET)

#define RTL9300_PTP_PORT_CTRL10_ADDR(port)                                                                     (0xF3A0 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL10_PTP_DUMMY_OFFSET                                                             (16)
  #define RTL9300_PTP_PORT_CTRL10_PTP_DUMMY_MASK                                                               (0xFFFF << RTL9300_PTP_PORT_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL10_SEC_L_OFFSET                                                                 (0)
  #define RTL9300_PTP_PORT_CTRL10_SEC_L_MASK                                                                   (0xFFFF << RTL9300_PTP_PORT_CTRL10_SEC_L_OFFSET)

#define RTL9300_PTP_PORT_CTRL11_ADDR(port)                                                                     (0xF3F0 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL11_PTP_DUMMY_OFFSET                                                             (16)
  #define RTL9300_PTP_PORT_CTRL11_PTP_DUMMY_MASK                                                               (0xFFFF << RTL9300_PTP_PORT_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL11_SEC_H_OFFSET                                                                 (0)
  #define RTL9300_PTP_PORT_CTRL11_SEC_H_MASK                                                                   (0xFFFF << RTL9300_PTP_PORT_CTRL11_SEC_H_OFFSET)

#define RTL9300_PTP_PORT_CTRL12_ADDR(port)                                                                     (0xF440 + (((port) << 2))) /* port: 0-19 */
  #define RTL9300_PTP_PORT_CTRL12_PTP_DUMMY_OFFSET                                                             (16)
  #define RTL9300_PTP_PORT_CTRL12_PTP_DUMMY_MASK                                                               (0xFFFF << RTL9300_PTP_PORT_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_PTP_DUMMY0_OFFSET                                                            (10)
  #define RTL9300_PTP_PORT_CTRL12_PTP_DUMMY0_MASK                                                              (0x3F << RTL9300_PTP_PORT_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_UDP_EN_OFFSET                                                                (9)
  #define RTL9300_PTP_PORT_CTRL12_UDP_EN_MASK                                                                  (0x1 << RTL9300_PTP_PORT_CTRL12_UDP_EN_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_ETH_EN_OFFSET                                                                (8)
  #define RTL9300_PTP_PORT_CTRL12_ETH_EN_MASK                                                                  (0x1 << RTL9300_PTP_PORT_CTRL12_ETH_EN_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_RX_PDELAY_RESP_OFFSET                                                        (7)
  #define RTL9300_PTP_PORT_CTRL12_RX_PDELAY_RESP_MASK                                                          (0x1 << RTL9300_PTP_PORT_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_RX_PDELAY_REQ_OFFSET                                                         (6)
  #define RTL9300_PTP_PORT_CTRL12_RX_PDELAY_REQ_MASK                                                           (0x1 << RTL9300_PTP_PORT_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_RX_DELAY_REQ_OFFSET                                                          (5)
  #define RTL9300_PTP_PORT_CTRL12_RX_DELAY_REQ_MASK                                                            (0x1 << RTL9300_PTP_PORT_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_RX_SYNC_OFFSET                                                               (4)
  #define RTL9300_PTP_PORT_CTRL12_RX_SYNC_MASK                                                                 (0x1 << RTL9300_PTP_PORT_CTRL12_RX_SYNC_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_TX_PDELAY_RESP_OFFSET                                                        (3)
  #define RTL9300_PTP_PORT_CTRL12_TX_PDELAY_RESP_MASK                                                          (0x1 << RTL9300_PTP_PORT_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_TX_PDELAY_REQ_OFFSET                                                         (2)
  #define RTL9300_PTP_PORT_CTRL12_TX_PDELAY_REQ_MASK                                                           (0x1 << RTL9300_PTP_PORT_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_TX_DELAY_REQ_OFFSET                                                          (1)
  #define RTL9300_PTP_PORT_CTRL12_TX_DELAY_REQ_MASK                                                            (0x1 << RTL9300_PTP_PORT_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL9300_PTP_PORT_CTRL12_TX_SYNC_OFFSET                                                               (0)
  #define RTL9300_PTP_PORT_CTRL12_TX_SYNC_MASK                                                                 (0x1 << RTL9300_PTP_PORT_CTRL12_TX_SYNC_OFFSET)

#define RTL9300_PTP_CLK_CTRL_ADDR                                                                              (0x150)
  #define RTL9300_PTP_CLK_CTRL_CLK_SPD_UP_OFFSET                                                               (0)
  #define RTL9300_PTP_CLK_CTRL_CLK_SPD_UP_MASK                                                                 (0x1 << RTL9300_PTP_CLK_CTRL_CLK_SPD_UP_OFFSET)

/*
 * Feature: RLDP & RLPP 
 */
#define RTL9300_RLDP_RLPP_CTRL_ADDR                                                                            (0x9B68)
  #define RTL9300_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_OFFSET                                                         (0)
  #define RTL9300_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_MASK                                                           (0x1 << RTL9300_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_OFFSET)

/*
 * Feature: Parser 
 */
#define RTL9300_PARSER_FIELD_SELTOR_CTRL_ADDR(index)                                                           (0xCEE4 + (((index) << 2))) /* index: 0-11 */
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                       (3)
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_OFFSET_MASK                                                         (0xFF << RTL9300_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET                                                          (0)
  #define RTL9300_PARSER_FIELD_SELTOR_CTRL_FMT_MASK                                                            (0x7 << RTL9300_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET)

#define RTL9300_PARSER_CTRL_ADDR                                                                               (0xCF14)
  #define RTL9300_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET                                                            (1)
  #define RTL9300_PARSER_CTRL_PPPOE_PARSE_EN_MASK                                                              (0x1 << RTL9300_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET)
  #define RTL9300_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET                                                        (0)
  #define RTL9300_PARSER_CTRL_RFC1042_OUI_IGNORE_MASK                                                          (0x1 << RTL9300_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET)

#define RTL9300_PARSER_DROP_REASON_ADDR(port)                                                                  (0x10170 + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_PARSER_DROP_REASON_REASON_OFFSET                                                             (0)
  #define RTL9300_PARSER_DROP_REASON_REASON_MASK                                                               (0xF << RTL9300_PARSER_DROP_REASON_REASON_OFFSET)

/*
 * Feature: Parser HSB 
 */
#define RTL9300_HSB_DATA0_ADDR                                                                                 (0xAC80)
  #define RTL9300_HSB_DATA0_IPV4_OFFSET                                                                        (31)
  #define RTL9300_HSB_DATA0_IPV4_MASK                                                                          (0x1 << RTL9300_HSB_DATA0_IPV4_OFFSET)
  #define RTL9300_HSB_DATA0_RTAG_TYPE_OFFSET                                                                   (30)
  #define RTL9300_HSB_DATA0_RTAG_TYPE_MASK                                                                     (0x1 << RTL9300_HSB_DATA0_RTAG_TYPE_OFFSET)
  #define RTL9300_HSB_DATA0_RTAG_IF_OFFSET                                                                     (29)
  #define RTL9300_HSB_DATA0_RTAG_IF_MASK                                                                       (0x1 << RTL9300_HSB_DATA0_RTAG_IF_OFFSET)
  #define RTL9300_HSB_DATA0_ETAG_IF_OFFSET                                                                     (28)
  #define RTL9300_HSB_DATA0_ETAG_IF_MASK                                                                       (0x1 << RTL9300_HSB_DATA0_ETAG_IF_OFFSET)
  #define RTL9300_HSB_DATA0_CPUTAG_IF_OFFSET                                                                   (27)
  #define RTL9300_HSB_DATA0_CPUTAG_IF_MASK                                                                     (0x1 << RTL9300_HSB_DATA0_CPUTAG_IF_OFFSET)
  #define RTL9300_HSB_DATA0_OTAG_IF_OFFSET                                                                     (26)
  #define RTL9300_HSB_DATA0_OTAG_IF_MASK                                                                       (0x1 << RTL9300_HSB_DATA0_OTAG_IF_OFFSET)
  #define RTL9300_HSB_DATA0_ITAG_IF_OFFSET                                                                     (25)
  #define RTL9300_HSB_DATA0_ITAG_IF_MASK                                                                       (0x1 << RTL9300_HSB_DATA0_ITAG_IF_OFFSET)
  #define RTL9300_HSB_DATA0_OAMPDU_OFFSET                                                                      (24)
  #define RTL9300_HSB_DATA0_OAMPDU_MASK                                                                        (0x1 << RTL9300_HSB_DATA0_OAMPDU_OFFSET)
  #define RTL9300_HSB_DATA0_LLC_OTHER_OFFSET                                                                   (23)
  #define RTL9300_HSB_DATA0_LLC_OTHER_MASK                                                                     (0x1 << RTL9300_HSB_DATA0_LLC_OTHER_OFFSET)
  #define RTL9300_HSB_DATA0_PPPOE_IF_OFFSET                                                                    (22)
  #define RTL9300_HSB_DATA0_PPPOE_IF_MASK                                                                      (0x1 << RTL9300_HSB_DATA0_PPPOE_IF_OFFSET)
  #define RTL9300_HSB_DATA0_RFC_1042_OFFSET                                                                    (21)
  #define RTL9300_HSB_DATA0_RFC_1042_MASK                                                                      (0x1 << RTL9300_HSB_DATA0_RFC_1042_OFFSET)
  #define RTL9300_HSB_DATA0_SPA_OFFSET                                                                         (16)
  #define RTL9300_HSB_DATA0_SPA_MASK                                                                           (0x1F << RTL9300_HSB_DATA0_SPA_OFFSET)
  #define RTL9300_HSB_DATA0_ERRPKT_OFFSET                                                                      (15)
  #define RTL9300_HSB_DATA0_ERRPKT_MASK                                                                        (0x1 << RTL9300_HSB_DATA0_ERRPKT_OFFSET)
  #define RTL9300_HSB_DATA0_L4HDCHK_OFFSET                                                                     (14)
  #define RTL9300_HSB_DATA0_L4HDCHK_MASK                                                                       (0x1 << RTL9300_HSB_DATA0_L4HDCHK_OFFSET)
  #define RTL9300_HSB_DATA0_PKTLEN_OFFSET                                                                      (0)
  #define RTL9300_HSB_DATA0_PKTLEN_MASK                                                                        (0x3FFF << RTL9300_HSB_DATA0_PKTLEN_OFFSET)

#define RTL9300_HSB_DATA1_ADDR                                                                                 (0xAC84)
  #define RTL9300_HSB_DATA1_IPLEN_OFFSET                                                                       (13)
  #define RTL9300_HSB_DATA1_IPLEN_MASK                                                                         (0xFFFF << RTL9300_HSB_DATA1_IPLEN_OFFSET)
  #define RTL9300_HSB_DATA1_IPV4HDLEN_OFFSET                                                                   (9)
  #define RTL9300_HSB_DATA1_IPV4HDLEN_MASK                                                                     (0xF << RTL9300_HSB_DATA1_IPV4HDLEN_OFFSET)
  #define RTL9300_HSB_DATA1_TCPSEQZERO_OFFSET                                                                  (8)
  #define RTL9300_HSB_DATA1_TCPSEQZERO_MASK                                                                    (0x1 << RTL9300_HSB_DATA1_TCPSEQZERO_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6HOP_OFFSET                                                                     (7)
  #define RTL9300_HSB_DATA1_IPV6HOP_MASK                                                                       (0x1 << RTL9300_HSB_DATA1_IPV6HOP_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6ROUT_OFFSET                                                                    (6)
  #define RTL9300_HSB_DATA1_IPV6ROUT_MASK                                                                      (0x1 << RTL9300_HSB_DATA1_IPV6ROUT_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6FRAG_OFFSET                                                                    (5)
  #define RTL9300_HSB_DATA1_IPV6FRAG_MASK                                                                      (0x1 << RTL9300_HSB_DATA1_IPV6FRAG_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6DEST_OFFSET                                                                    (4)
  #define RTL9300_HSB_DATA1_IPV6DEST_MASK                                                                      (0x1 << RTL9300_HSB_DATA1_IPV6DEST_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6AUTH_OFFSET                                                                    (3)
  #define RTL9300_HSB_DATA1_IPV6AUTH_MASK                                                                      (0x1 << RTL9300_HSB_DATA1_IPV6AUTH_OFFSET)
  #define RTL9300_HSB_DATA1_IPCSOK_OFFSET                                                                      (2)
  #define RTL9300_HSB_DATA1_IPCSOK_MASK                                                                        (0x1 << RTL9300_HSB_DATA1_IPCSOK_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6EXT_LONG_OFFSET                                                                (1)
  #define RTL9300_HSB_DATA1_IPV6EXT_LONG_MASK                                                                  (0x1 << RTL9300_HSB_DATA1_IPV6EXT_LONG_OFFSET)
  #define RTL9300_HSB_DATA1_IPV6_OFFSET                                                                        (0)
  #define RTL9300_HSB_DATA1_IPV6_MASK                                                                          (0x1 << RTL9300_HSB_DATA1_IPV6_OFFSET)

#define RTL9300_HSB_DATA2_ADDR                                                                                 (0xAC88)
  #define RTL9300_HSB_DATA2_DMAC_31_0_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA2_DMAC_31_0_MASK                                                                     (0xFFFFFFFF << RTL9300_HSB_DATA2_DMAC_31_0_OFFSET)

#define RTL9300_HSB_DATA3_ADDR                                                                                 (0xAC8C)
  #define RTL9300_HSB_DATA3_SMAC_15_0_OFFSET                                                                   (16)
  #define RTL9300_HSB_DATA3_SMAC_15_0_MASK                                                                     (0xFFFF << RTL9300_HSB_DATA3_SMAC_15_0_OFFSET)
  #define RTL9300_HSB_DATA3_DMAC_47_32_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA3_DMAC_47_32_MASK                                                                    (0xFFFF << RTL9300_HSB_DATA3_DMAC_47_32_OFFSET)

#define RTL9300_HSB_DATA4_ADDR                                                                                 (0xAC90)
  #define RTL9300_HSB_DATA4_SMAC_47_16_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA4_SMAC_47_16_MASK                                                                    (0xFFFFFFFF << RTL9300_HSB_DATA4_SMAC_47_16_OFFSET)

#define RTL9300_HSB_DATA5_ADDR                                                                                 (0xAC94)
  #define RTL9300_HSB_DATA5_OTPID_IDX_OFFSET                                                                   (18)
  #define RTL9300_HSB_DATA5_OTPID_IDX_MASK                                                                     (0x3 << RTL9300_HSB_DATA5_OTPID_IDX_OFFSET)
  #define RTL9300_HSB_DATA5_ITPID_IDX_OFFSET                                                                   (16)
  #define RTL9300_HSB_DATA5_ITPID_IDX_MASK                                                                     (0x3 << RTL9300_HSB_DATA5_ITPID_IDX_OFFSET)
  #define RTL9300_HSB_DATA5_ETP_OFFSET                                                                         (0)
  #define RTL9300_HSB_DATA5_ETP_MASK                                                                           (0xFFFF << RTL9300_HSB_DATA5_ETP_OFFSET)

#define RTL9300_HSB_DATA6_ADDR                                                                                 (0xAC98)
  #define RTL9300_HSB_DATA6_OTAG_OFFSET                                                                        (16)
  #define RTL9300_HSB_DATA6_OTAG_MASK                                                                          (0xFFFF << RTL9300_HSB_DATA6_OTAG_OFFSET)
  #define RTL9300_HSB_DATA6_ITAG_OFFSET                                                                        (0)
  #define RTL9300_HSB_DATA6_ITAG_MASK                                                                          (0xFFFF << RTL9300_HSB_DATA6_ITAG_OFFSET)

#define RTL9300_HSB_DATA7_ADDR                                                                                 (0xAC9C)
  #define RTL9300_HSB_DATA7_SIP_OFFSET                                                                         (0)
  #define RTL9300_HSB_DATA7_SIP_MASK                                                                           (0xFFFFFFFF << RTL9300_HSB_DATA7_SIP_OFFSET)

#define RTL9300_HSB_DATA8_ADDR                                                                                 (0xACA0)
  #define RTL9300_HSB_DATA8_DIP_OFFSET                                                                         (0)
  #define RTL9300_HSB_DATA8_DIP_MASK                                                                           (0xFFFFFFFF << RTL9300_HSB_DATA8_DIP_OFFSET)

#define RTL9300_HSB_DATA9_ADDR                                                                                 (0xACA4)
  #define RTL9300_HSB_DATA9_IP_TOS_OFFSET                                                                      (24)
  #define RTL9300_HSB_DATA9_IP_TOS_MASK                                                                        (0xFF << RTL9300_HSB_DATA9_IP_TOS_OFFSET)
  #define RTL9300_HSB_DATA9_IP_PROTOCOL_OFFSET                                                                 (16)
  #define RTL9300_HSB_DATA9_IP_PROTOCOL_MASK                                                                   (0xFF << RTL9300_HSB_DATA9_IP_PROTOCOL_OFFSET)
  #define RTL9300_HSB_DATA9_IP_FLAG_OFFSET                                                                     (13)
  #define RTL9300_HSB_DATA9_IP_FLAG_MASK                                                                       (0x7 << RTL9300_HSB_DATA9_IP_FLAG_OFFSET)
  #define RTL9300_HSB_DATA9_IP_OFFSET_OFFSET                                                                   (0)
  #define RTL9300_HSB_DATA9_IP_OFFSET_MASK                                                                     (0x1FFF << RTL9300_HSB_DATA9_IP_OFFSET_OFFSET)

#define RTL9300_HSB_DATA10_ADDR                                                                                (0xACA8)
  #define RTL9300_HSB_DATA10_TCP_FLAG_OFFSET                                                                   (12)
  #define RTL9300_HSB_DATA10_TCP_FLAG_MASK                                                                     (0xFF << RTL9300_HSB_DATA10_TCP_FLAG_OFFSET)
  #define RTL9300_HSB_DATA10_IP_VER_OFFSET                                                                     (8)
  #define RTL9300_HSB_DATA10_IP_VER_MASK                                                                       (0xF << RTL9300_HSB_DATA10_IP_VER_OFFSET)
  #define RTL9300_HSB_DATA10_IP_TTL_OFFSET                                                                     (0)
  #define RTL9300_HSB_DATA10_IP_TTL_MASK                                                                       (0xFF << RTL9300_HSB_DATA10_IP_TTL_OFFSET)

#define RTL9300_HSB_DATA11_ADDR                                                                                (0xACAC)
  #define RTL9300_HSB_DATA11_DPORT_OFFSET                                                                      (16)
  #define RTL9300_HSB_DATA11_DPORT_MASK                                                                        (0xFFFF << RTL9300_HSB_DATA11_DPORT_OFFSET)
  #define RTL9300_HSB_DATA11_SPORT_OFFSET                                                                      (0)
  #define RTL9300_HSB_DATA11_SPORT_MASK                                                                        (0xFFFF << RTL9300_HSB_DATA11_SPORT_OFFSET)

#define RTL9300_HSB_DATA12_ADDR                                                                                (0xACB0)
  #define RTL9300_HSB_DATA12_SENDER_MAC_31_0_OFFSET                                                            (0)
  #define RTL9300_HSB_DATA12_SENDER_MAC_31_0_MASK                                                              (0xFFFFFFFF << RTL9300_HSB_DATA12_SENDER_MAC_31_0_OFFSET)

#define RTL9300_HSB_DATA13_ADDR                                                                                (0xACB4)
  #define RTL9300_HSB_DATA13_TGT_MAC_15_0_OFFSET                                                               (16)
  #define RTL9300_HSB_DATA13_TGT_MAC_15_0_MASK                                                                 (0xFFFF << RTL9300_HSB_DATA13_TGT_MAC_15_0_OFFSET)
  #define RTL9300_HSB_DATA13_SENDER_MAC_47_32_OFFSET                                                           (0)
  #define RTL9300_HSB_DATA13_SENDER_MAC_47_32_MASK                                                             (0xFFFF << RTL9300_HSB_DATA13_SENDER_MAC_47_32_OFFSET)

#define RTL9300_HSB_DATA14_ADDR                                                                                (0xACB8)
  #define RTL9300_HSB_DATA14_TGT_MAC_47_16_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA14_TGT_MAC_47_16_MASK                                                                (0xFFFFFFFF << RTL9300_HSB_DATA14_TGT_MAC_47_16_OFFSET)

#define RTL9300_HSB_DATA15_ADDR                                                                                (0xACBC)
  #define RTL9300_HSB_DATA15_ARPOPCODE_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA15_ARPOPCODE_MASK                                                                    (0xFFFF << RTL9300_HSB_DATA15_ARPOPCODE_OFFSET)

#define RTL9300_HSB_DATA16_ADDR                                                                                (0xACC0)
  #define RTL9300_HSB_DATA16_UDPPTP_OFFSET                                                                     (25)
  #define RTL9300_HSB_DATA16_UDPPTP_MASK                                                                       (0x1 << RTL9300_HSB_DATA16_UDPPTP_OFFSET)
  #define RTL9300_HSB_DATA16_L2PTP_OFFSET                                                                      (24)
  #define RTL9300_HSB_DATA16_L2PTP_MASK                                                                        (0x1 << RTL9300_HSB_DATA16_L2PTP_OFFSET)
  #define RTL9300_HSB_DATA16_LLC_DSSAP_OFFSET                                                                  (0)
  #define RTL9300_HSB_DATA16_LLC_DSSAP_MASK                                                                    (0xFFFFFF << RTL9300_HSB_DATA16_LLC_DSSAP_OFFSET)

#define RTL9300_HSB_DATA17_ADDR                                                                                (0xACC4)
  #define RTL9300_HSB_DATA17_INGR_ERR_OFFSET                                                                   (20)
  #define RTL9300_HSB_DATA17_INGR_ERR_MASK                                                                     (0x1 << RTL9300_HSB_DATA17_INGR_ERR_OFFSET)
  #define RTL9300_HSB_DATA17_FLOW_LABEL_OFFSET                                                                 (0)
  #define RTL9300_HSB_DATA17_FLOW_LABEL_MASK                                                                   (0xFFFFF << RTL9300_HSB_DATA17_FLOW_LABEL_OFFSET)

#define RTL9300_HSB_DATA18_ADDR                                                                                (0xACC8)
  #define RTL9300_HSB_DATA18_FIELD_SELTOR0_OFFSET                                                              (12)
  #define RTL9300_HSB_DATA18_FIELD_SELTOR0_MASK                                                                (0xFFFF << RTL9300_HSB_DATA18_FIELD_SELTOR0_OFFSET)
  #define RTL9300_HSB_DATA18_FIELD_SEL_VLD_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA18_FIELD_SEL_VLD_MASK                                                                (0xFFF << RTL9300_HSB_DATA18_FIELD_SEL_VLD_OFFSET)

#define RTL9300_HSB_DATA19_ADDR                                                                                (0xACCC)
  #define RTL9300_HSB_DATA19_FIELD_SELTOR2_OFFSET                                                              (16)
  #define RTL9300_HSB_DATA19_FIELD_SELTOR2_MASK                                                                (0xFFFF << RTL9300_HSB_DATA19_FIELD_SELTOR2_OFFSET)
  #define RTL9300_HSB_DATA19_FIELD_SELTOR1_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA19_FIELD_SELTOR1_MASK                                                                (0xFFFF << RTL9300_HSB_DATA19_FIELD_SELTOR1_OFFSET)

#define RTL9300_HSB_DATA20_ADDR                                                                                (0xACD0)
  #define RTL9300_HSB_DATA20_FIELD_SELTOR4_OFFSET                                                              (16)
  #define RTL9300_HSB_DATA20_FIELD_SELTOR4_MASK                                                                (0xFFFF << RTL9300_HSB_DATA20_FIELD_SELTOR4_OFFSET)
  #define RTL9300_HSB_DATA20_FIELD_SELTOR3_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA20_FIELD_SELTOR3_MASK                                                                (0xFFFF << RTL9300_HSB_DATA20_FIELD_SELTOR3_OFFSET)

#define RTL9300_HSB_DATA21_ADDR                                                                                (0xACD4)
  #define RTL9300_HSB_DATA21_FIELD_SELTOR6_OFFSET                                                              (16)
  #define RTL9300_HSB_DATA21_FIELD_SELTOR6_MASK                                                                (0xFFFF << RTL9300_HSB_DATA21_FIELD_SELTOR6_OFFSET)
  #define RTL9300_HSB_DATA21_FIELD_SELTOR5_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA21_FIELD_SELTOR5_MASK                                                                (0xFFFF << RTL9300_HSB_DATA21_FIELD_SELTOR5_OFFSET)

#define RTL9300_HSB_DATA22_ADDR                                                                                (0xACD8)
  #define RTL9300_HSB_DATA22_FIELD_SELTOR8_OFFSET                                                              (16)
  #define RTL9300_HSB_DATA22_FIELD_SELTOR8_MASK                                                                (0xFFFF << RTL9300_HSB_DATA22_FIELD_SELTOR8_OFFSET)
  #define RTL9300_HSB_DATA22_FIELD_SELTOR7_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA22_FIELD_SELTOR7_MASK                                                                (0xFFFF << RTL9300_HSB_DATA22_FIELD_SELTOR7_OFFSET)

#define RTL9300_HSB_DATA23_ADDR                                                                                (0xACDC)
  #define RTL9300_HSB_DATA23_FIELD_SELTOR10_OFFSET                                                             (16)
  #define RTL9300_HSB_DATA23_FIELD_SELTOR10_MASK                                                               (0xFFFF << RTL9300_HSB_DATA23_FIELD_SELTOR10_OFFSET)
  #define RTL9300_HSB_DATA23_FIELD_SELTOR9_OFFSET                                                              (0)
  #define RTL9300_HSB_DATA23_FIELD_SELTOR9_MASK                                                                (0xFFFF << RTL9300_HSB_DATA23_FIELD_SELTOR9_OFFSET)

#define RTL9300_HSB_DATA24_ADDR                                                                                (0xACE0)
  #define RTL9300_HSB_DATA24_BGDSC_OFFSET                                                                      (16)
  #define RTL9300_HSB_DATA24_BGDSC_MASK                                                                        (0xFFF << RTL9300_HSB_DATA24_BGDSC_OFFSET)
  #define RTL9300_HSB_DATA24_FIELD_SELTOR11_OFFSET                                                             (0)
  #define RTL9300_HSB_DATA24_FIELD_SELTOR11_MASK                                                               (0xFFFF << RTL9300_HSB_DATA24_FIELD_SELTOR11_OFFSET)

#define RTL9300_HSB_DATA25_ADDR                                                                                (0xACE4)
  #define RTL9300_HSB_DATA25_PAGE_CNT_OFFSET                                                                   (12)
  #define RTL9300_HSB_DATA25_PAGE_CNT_MASK                                                                     (0x3F << RTL9300_HSB_DATA25_PAGE_CNT_OFFSET)
  #define RTL9300_HSB_DATA25_ENDSC_OFFSET                                                                      (0)
  #define RTL9300_HSB_DATA25_ENDSC_MASK                                                                        (0xFFF << RTL9300_HSB_DATA25_ENDSC_OFFSET)

/*
 * Feature: HSM 
 */
#define RTL9300_HSM0_DATA0_ADDR                                                                                (0x101E4)
  #define RTL9300_HSM0_DATA0_DMAC_15_0_OFFSET                                                                  (16)
  #define RTL9300_HSM0_DATA0_DMAC_15_0_MASK                                                                    (0xFFFF << RTL9300_HSM0_DATA0_DMAC_15_0_OFFSET)
  #define RTL9300_HSM0_DATA0_CTAGIF_OFFSET                                                                     (14)
  #define RTL9300_HSM0_DATA0_CTAGIF_MASK                                                                       (0x1 << RTL9300_HSM0_DATA0_CTAGIF_OFFSET)
  #define RTL9300_HSM0_DATA0_PKTLEN_OFFSET                                                                     (0)
  #define RTL9300_HSM0_DATA0_PKTLEN_MASK                                                                       (0x3FFF << RTL9300_HSM0_DATA0_PKTLEN_OFFSET)

#define RTL9300_HSM0_DATA1_ADDR                                                                                (0x101E8)
  #define RTL9300_HSM0_DATA1_DMAC_47_16_OFFSET                                                                 (0)
  #define RTL9300_HSM0_DATA1_DMAC_47_16_MASK                                                                   (0xFFFFFFFF << RTL9300_HSM0_DATA1_DMAC_47_16_OFFSET)

#define RTL9300_HSM0_DATA2_ADDR                                                                                (0x101EC)
  #define RTL9300_HSM0_DATA2_SMAC_31_0_OFFSET                                                                  (0)
  #define RTL9300_HSM0_DATA2_SMAC_31_0_MASK                                                                    (0xFFFFFFFF << RTL9300_HSM0_DATA2_SMAC_31_0_OFFSET)

#define RTL9300_HSM0_DATA3_ADDR                                                                                (0x101F0)
  #define RTL9300_HSM0_DATA3_DRPRE_OFFSET                                                                      (28)
  #define RTL9300_HSM0_DATA3_DRPRE_MASK                                                                        (0x3 << RTL9300_HSM0_DATA3_DRPRE_OFFSET)
  #define RTL9300_HSM0_DATA3_PST_OFFSET                                                                        (27)
  #define RTL9300_HSM0_DATA3_PST_MASK                                                                          (0x1 << RTL9300_HSM0_DATA3_PST_OFFSET)
  #define RTL9300_HSM0_DATA3_IBW_OFFSET                                                                        (26)
  #define RTL9300_HSM0_DATA3_IBW_MASK                                                                          (0x1 << RTL9300_HSM0_DATA3_IBW_OFFSET)
  #define RTL9300_HSM0_DATA3_SPID_OFFSET                                                                       (21)
  #define RTL9300_HSM0_DATA3_SPID_MASK                                                                         (0x1F << RTL9300_HSM0_DATA3_SPID_OFFSET)
  #define RTL9300_HSM0_DATA3_TRKGR_OFFSET                                                                      (16)
  #define RTL9300_HSM0_DATA3_TRKGR_MASK                                                                        (0x1F << RTL9300_HSM0_DATA3_TRKGR_OFFSET)
  #define RTL9300_HSM0_DATA3_SMAC_47_32_OFFSET                                                                 (0)
  #define RTL9300_HSM0_DATA3_SMAC_47_32_MASK                                                                   (0xFFFF << RTL9300_HSM0_DATA3_SMAC_47_32_OFFSET)

#define RTL9300_HSM0_DATA4_ADDR                                                                                (0x101F4)
  #define RTL9300_HSM0_DATA4_HWATH_OFFSET                                                                      (30)
  #define RTL9300_HSM0_DATA4_HWATH_MASK                                                                        (0x1 << RTL9300_HSM0_DATA4_HWATH_OFFSET)
  #define RTL9300_HSM0_DATA4_RMABYPSA_OFFSET                                                                   (29)
  #define RTL9300_HSM0_DATA4_RMABYPSA_MASK                                                                     (0x1 << RTL9300_HSM0_DATA4_RMABYPSA_OFFSET)
  #define RTL9300_HSM0_DATA4_RMAPKT_OFFSET                                                                     (28)
  #define RTL9300_HSM0_DATA4_RMAPKT_MASK                                                                       (0x1 << RTL9300_HSM0_DATA4_RMAPKT_OFFSET)
  #define RTL9300_HSM0_DATA4_RMAACT_OFFSET                                                                     (26)
  #define RTL9300_HSM0_DATA4_RMAACT_MASK                                                                       (0x3 << RTL9300_HSM0_DATA4_RMAACT_OFFSET)
  #define RTL9300_HSM0_DATA4_RMALN_OFFSET                                                                      (25)
  #define RTL9300_HSM0_DATA4_RMALN_MASK                                                                        (0x1 << RTL9300_HSM0_DATA4_RMALN_OFFSET)
  #define RTL9300_HSM0_DATA4_RMABP_OFFSET                                                                      (24)
  #define RTL9300_HSM0_DATA4_RMABP_MASK                                                                        (0x1 << RTL9300_HSM0_DATA4_RMABP_OFFSET)
  #define RTL9300_HSM0_DATA4_C2SCHM_OFFSET                                                                     (23)
  #define RTL9300_HSM0_DATA4_C2SCHM_MASK                                                                       (0x1 << RTL9300_HSM0_DATA4_C2SCHM_OFFSET)
  #define RTL9300_HSM0_DATA4_C2SCH_OFFSET                                                                      (22)
  #define RTL9300_HSM0_DATA4_C2SCH_MASK                                                                        (0x1 << RTL9300_HSM0_DATA4_C2SCH_OFFSET)
  #define RTL9300_HSM0_DATA4_C2SCD_OFFSET                                                                      (3)
  #define RTL9300_HSM0_DATA4_C2SCD_MASK                                                                        (0x7FFFF << RTL9300_HSM0_DATA4_C2SCD_OFFSET)
  #define RTL9300_HSM0_DATA4_PRIO_OFFSET                                                                       (0)
  #define RTL9300_HSM0_DATA4_PRIO_MASK                                                                         (0x7 << RTL9300_HSM0_DATA4_PRIO_OFFSET)

#define RTL9300_HSM0_DATA5_ADDR                                                                                (0x101F8)
  #define RTL9300_HSM0_DATA5_ITAG_IF_OFFSET                                                                    (25)
  #define RTL9300_HSM0_DATA5_ITAG_IF_MASK                                                                      (0x1 << RTL9300_HSM0_DATA5_ITAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA5_ITAG_OFFSET                                                                       (13)
  #define RTL9300_HSM0_DATA5_ITAG_MASK                                                                         (0xFFF << RTL9300_HSM0_DATA5_ITAG_OFFSET)
  #define RTL9300_HSM0_DATA5_SPTRSN_OFFSET                                                                     (10)
  #define RTL9300_HSM0_DATA5_SPTRSN_MASK                                                                       (0x7 << RTL9300_HSM0_DATA5_SPTRSN_OFFSET)
  #define RTL9300_HSM0_DATA5_SPTRAP_OFFSET                                                                     (9)
  #define RTL9300_HSM0_DATA5_SPTRAP_MASK                                                                       (0x1 << RTL9300_HSM0_DATA5_SPTRAP_OFFSET)
  #define RTL9300_HSM0_DATA5_EAVA_OFFSET                                                                       (8)
  #define RTL9300_HSM0_DATA5_EAVA_MASK                                                                         (0x1 << RTL9300_HSM0_DATA5_EAVA_OFFSET)
  #define RTL9300_HSM0_DATA5_EAVB_OFFSET                                                                       (7)
  #define RTL9300_HSM0_DATA5_EAVB_MASK                                                                         (0x1 << RTL9300_HSM0_DATA5_EAVB_OFFSET)
  #define RTL9300_HSM0_DATA5_HWATRSN_OFFSET                                                                    (2)
  #define RTL9300_HSM0_DATA5_HWATRSN_MASK                                                                      (0x1F << RTL9300_HSM0_DATA5_HWATRSN_OFFSET)
  #define RTL9300_HSM0_DATA5_HWATT_OFFSET                                                                      (0)
  #define RTL9300_HSM0_DATA5_HWATT_MASK                                                                        (0x3 << RTL9300_HSM0_DATA5_HWATT_OFFSET)

#define RTL9300_HSM0_DATA6_ADDR                                                                                (0x101FC)
  #define RTL9300_HSM0_DATA6_ACLD_18_0_OFFSET                                                                  (13)
  #define RTL9300_HSM0_DATA6_ACLD_18_0_MASK                                                                    (0x7FFFF << RTL9300_HSM0_DATA6_ACLD_18_0_OFFSET)
  #define RTL9300_HSM0_DATA6_OTAG_IF_OFFSET                                                                    (12)
  #define RTL9300_HSM0_DATA6_OTAG_IF_MASK                                                                      (0x1 << RTL9300_HSM0_DATA6_OTAG_IF_OFFSET)
  #define RTL9300_HSM0_DATA6_OTAG_OFFSET                                                                       (0)
  #define RTL9300_HSM0_DATA6_OTAG_MASK                                                                         (0xFFF << RTL9300_HSM0_DATA6_OTAG_OFFSET)

#define RTL9300_HSM0_DATA7_ADDR                                                                                (0x10200)
  #define RTL9300_HSM0_DATA7_ACLD_50_19_OFFSET                                                                 (0)
  #define RTL9300_HSM0_DATA7_ACLD_50_19_MASK                                                                   (0xFFFFFFFF << RTL9300_HSM0_DATA7_ACLD_50_19_OFFSET)

#define RTL9300_HSM0_DATA8_ADDR                                                                                (0x10204)
  #define RTL9300_HSM0_DATA8_RVIDSEL_OFFSET                                                                    (20)
  #define RTL9300_HSM0_DATA8_RVIDSEL_MASK                                                                      (0x1 << RTL9300_HSM0_DATA8_RVIDSEL_OFFSET)
  #define RTL9300_HSM0_DATA8_C2SCDROP_OFFSET                                                                   (19)
  #define RTL9300_HSM0_DATA8_C2SCDROP_MASK                                                                     (0x1 << RTL9300_HSM0_DATA8_C2SCDROP_OFFSET)
  #define RTL9300_HSM0_DATA8_ACLIH_OFFSET                                                                      (11)
  #define RTL9300_HSM0_DATA8_ACLIH_MASK                                                                        (0xFF << RTL9300_HSM0_DATA8_ACLIH_OFFSET)
  #define RTL9300_HSM0_DATA8_ACLID_OFFSET                                                                      (0)
  #define RTL9300_HSM0_DATA8_ACLID_MASK                                                                        (0x7FF << RTL9300_HSM0_DATA8_ACLID_OFFSET)

#define RTL9300_HSM0_DATA9_ADDR                                                                                (0x10208)
  #define RTL9300_HSM0_DATA9_NOVID_OFFSET                                                                      (12)
  #define RTL9300_HSM0_DATA9_NOVID_MASK                                                                        (0xFFF << RTL9300_HSM0_DATA9_NOVID_OFFSET)
  #define RTL9300_HSM0_DATA9_RVID_OFFSET                                                                       (0)
  #define RTL9300_HSM0_DATA9_RVID_MASK                                                                         (0xFFF << RTL9300_HSM0_DATA9_RVID_OFFSET)

#define RTL9300_HSM0_DATA10_ADDR                                                                               (0x1020C)
  #define RTL9300_HSM0_DATA10_FID_OFFSET                                                                       (24)
  #define RTL9300_HSM0_DATA10_FID_MASK                                                                         (0x3F << RTL9300_HSM0_DATA10_FID_OFFSET)
  #define RTL9300_HSM0_DATA10_GROUP_OFFSET                                                                     (16)
  #define RTL9300_HSM0_DATA10_GROUP_MASK                                                                       (0xFF << RTL9300_HSM0_DATA10_GROUP_OFFSET)
  #define RTL9300_HSM0_DATA10_MTDROP_OFFSET                                                                    (15)
  #define RTL9300_HSM0_DATA10_MTDROP_MASK                                                                      (0x1 << RTL9300_HSM0_DATA10_MTDROP_OFFSET)
  #define RTL9300_HSM0_DATA10_CFIACT_OFFSET                                                                    (13)
  #define RTL9300_HSM0_DATA10_CFIACT_MASK                                                                      (0x3 << RTL9300_HSM0_DATA10_CFIACT_OFFSET)
  #define RTL9300_HSM0_DATA10_TAGACT_OFFSET                                                                    (12)
  #define RTL9300_HSM0_DATA10_TAGACT_MASK                                                                      (0x1 << RTL9300_HSM0_DATA10_TAGACT_OFFSET)
  #define RTL9300_HSM0_DATA10_NIVID_OFFSET                                                                     (0)
  #define RTL9300_HSM0_DATA10_NIVID_MASK                                                                       (0xFFF << RTL9300_HSM0_DATA10_NIVID_OFFSET)

#define RTL9300_HSM0_DATA11_ADDR                                                                               (0x10210)
  #define RTL9300_HSM0_DATA11_EAPOL_OFFSET                                                                     (31)
  #define RTL9300_HSM0_DATA11_EAPOL_MASK                                                                       (0x1 << RTL9300_HSM0_DATA11_EAPOL_OFFSET)
  #define RTL9300_HSM0_DATA11_ERR_OFFSET                                                                       (30)
  #define RTL9300_HSM0_DATA11_ERR_MASK                                                                         (0x1 << RTL9300_HSM0_DATA11_ERR_OFFSET)
  #define RTL9300_HSM0_DATA11_RMABPV_OFFSET                                                                    (29)
  #define RTL9300_HSM0_DATA11_RMABPV_MASK                                                                      (0x1 << RTL9300_HSM0_DATA11_RMABPV_OFFSET)
  #define RTL9300_HSM0_DATA11_META_OFFSET                                                                      (21)
  #define RTL9300_HSM0_DATA11_META_MASK                                                                        (0xFF << RTL9300_HSM0_DATA11_META_OFFSET)
  #define RTL9300_HSM0_DATA11_BYP_OFFSET                                                                       (17)
  #define RTL9300_HSM0_DATA11_BYP_MASK                                                                         (0xF << RTL9300_HSM0_DATA11_BYP_OFFSET)
  #define RTL9300_HSM0_DATA11_PPPOE_OFFSET                                                                     (16)
  #define RTL9300_HSM0_DATA11_PPPOE_MASK                                                                       (0x1 << RTL9300_HSM0_DATA11_PPPOE_OFFSET)
  #define RTL9300_HSM0_DATA11_IP4HDER_OFFSET                                                                   (15)
  #define RTL9300_HSM0_DATA11_IP4HDER_MASK                                                                     (0x1 << RTL9300_HSM0_DATA11_IP4HDER_OFFSET)
  #define RTL9300_HSM0_DATA11_IP4TTL_OFFSET                                                                    (14)
  #define RTL9300_HSM0_DATA11_IP4TTL_MASK                                                                      (0x1 << RTL9300_HSM0_DATA11_IP4TTL_OFFSET)
  #define RTL9300_HSM0_DATA11_IP4OPT_OFFSET                                                                    (13)
  #define RTL9300_HSM0_DATA11_IP4OPT_MASK                                                                      (0x1 << RTL9300_HSM0_DATA11_IP4OPT_OFFSET)
  #define RTL9300_HSM0_DATA11_IP6HDER_OFFSET                                                                   (12)
  #define RTL9300_HSM0_DATA11_IP6HDER_MASK                                                                     (0x1 << RTL9300_HSM0_DATA11_IP6HDER_OFFSET)
  #define RTL9300_HSM0_DATA11_IP6TTL_OFFSET                                                                    (11)
  #define RTL9300_HSM0_DATA11_IP6TTL_MASK                                                                      (0x1 << RTL9300_HSM0_DATA11_IP6TTL_OFFSET)
  #define RTL9300_HSM0_DATA11_IP6HBYH_OFFSET                                                                   (10)
  #define RTL9300_HSM0_DATA11_IP6HBYH_MASK                                                                     (0x1 << RTL9300_HSM0_DATA11_IP6HBYH_OFFSET)
  #define RTL9300_HSM0_DATA11_OAMACT_OFFSET                                                                    (8)
  #define RTL9300_HSM0_DATA11_OAMACT_MASK                                                                      (0x3 << RTL9300_HSM0_DATA11_OAMACT_OFFSET)
  #define RTL9300_HSM0_DATA11_STP_OFFSET                                                                       (6)
  #define RTL9300_HSM0_DATA11_STP_MASK                                                                         (0x3 << RTL9300_HSM0_DATA11_STP_OFFSET)
  #define RTL9300_HSM0_DATA11_VLSPM_OFFSET                                                                     (5)
  #define RTL9300_HSM0_DATA11_VLSPM_MASK                                                                       (0x1 << RTL9300_HSM0_DATA11_VLSPM_OFFSET)
  #define RTL9300_HSM0_DATA11_UCKEY_OFFSET                                                                     (4)
  #define RTL9300_HSM0_DATA11_UCKEY_MASK                                                                       (0x1 << RTL9300_HSM0_DATA11_UCKEY_OFFSET)
  #define RTL9300_HSM0_DATA11_MCKEY_OFFSET                                                                     (3)
  #define RTL9300_HSM0_DATA11_MCKEY_MASK                                                                       (0x1 << RTL9300_HSM0_DATA11_MCKEY_OFFSET)
  #define RTL9300_HSM0_DATA11_VPRFI_OFFSET                                                                     (0)
  #define RTL9300_HSM0_DATA11_VPRFI_MASK                                                                       (0x7 << RTL9300_HSM0_DATA11_VPRFI_OFFSET)

#define RTL9300_HSM0_DATA12_ADDR                                                                               (0x10214)
  #define RTL9300_HSM0_DATA12_RSPAN_OFFSET                                                                     (2)
  #define RTL9300_HSM0_DATA12_RSPAN_MASK                                                                       (0x1 << RTL9300_HSM0_DATA12_RSPAN_OFFSET)
  #define RTL9300_HSM0_DATA12_USR_OFFSET                                                                       (1)
  #define RTL9300_HSM0_DATA12_USR_MASK                                                                         (0x1 << RTL9300_HSM0_DATA12_USR_OFFSET)
  #define RTL9300_HSM0_DATA12_LLDP_OFFSET                                                                      (0)
  #define RTL9300_HSM0_DATA12_LLDP_MASK                                                                        (0x1 << RTL9300_HSM0_DATA12_LLDP_OFFSET)

#define RTL9300_HSM1_DATA0_ADDR                                                                                (0x10218)
  #define RTL9300_HSM1_DATA0_PRIO_OFFSET                                                                       (14)
  #define RTL9300_HSM1_DATA0_PRIO_MASK                                                                         (0x7 << RTL9300_HSM1_DATA0_PRIO_OFFSET)
  #define RTL9300_HSM1_DATA0_DRPRE_OFFSET                                                                      (12)
  #define RTL9300_HSM1_DATA0_DRPRE_MASK                                                                        (0x3 << RTL9300_HSM1_DATA0_DRPRE_OFFSET)
  #define RTL9300_HSM1_DATA0_PST_OFFSET                                                                        (11)
  #define RTL9300_HSM1_DATA0_PST_MASK                                                                          (0x1 << RTL9300_HSM1_DATA0_PST_OFFSET)
  #define RTL9300_HSM1_DATA0_IBW_OFFSET                                                                        (10)
  #define RTL9300_HSM1_DATA0_IBW_MASK                                                                          (0x1 << RTL9300_HSM1_DATA0_IBW_OFFSET)
  #define RTL9300_HSM1_DATA0_SPID_OFFSET                                                                       (5)
  #define RTL9300_HSM1_DATA0_SPID_MASK                                                                         (0x1F << RTL9300_HSM1_DATA0_SPID_OFFSET)
  #define RTL9300_HSM1_DATA0_TRKGR_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA0_TRKGR_MASK                                                                        (0x1F << RTL9300_HSM1_DATA0_TRKGR_OFFSET)

#define RTL9300_HSM1_DATA1_ADDR                                                                                (0x1021C)
  #define RTL9300_HSM1_DATA1_HWATT_OFFSET                                                                      (26)
  #define RTL9300_HSM1_DATA1_HWATT_MASK                                                                        (0x3 << RTL9300_HSM1_DATA1_HWATT_OFFSET)
  #define RTL9300_HSM1_DATA1_HWATH_OFFSET                                                                      (25)
  #define RTL9300_HSM1_DATA1_HWATH_MASK                                                                        (0x1 << RTL9300_HSM1_DATA1_HWATH_OFFSET)
  #define RTL9300_HSM1_DATA1_RMAPKT_OFFSET                                                                     (24)
  #define RTL9300_HSM1_DATA1_RMAPKT_MASK                                                                       (0x1 << RTL9300_HSM1_DATA1_RMAPKT_OFFSET)
  #define RTL9300_HSM1_DATA1_RMAACT_OFFSET                                                                     (22)
  #define RTL9300_HSM1_DATA1_RMAACT_MASK                                                                       (0x3 << RTL9300_HSM1_DATA1_RMAACT_OFFSET)
  #define RTL9300_HSM1_DATA1_RMABP_OFFSET                                                                      (21)
  #define RTL9300_HSM1_DATA1_RMABP_MASK                                                                        (0x1 << RTL9300_HSM1_DATA1_RMABP_OFFSET)
  #define RTL9300_HSM1_DATA1_C2SCHM_OFFSET                                                                     (20)
  #define RTL9300_HSM1_DATA1_C2SCHM_MASK                                                                       (0x1 << RTL9300_HSM1_DATA1_C2SCHM_OFFSET)
  #define RTL9300_HSM1_DATA1_C2SCH_OFFSET                                                                      (19)
  #define RTL9300_HSM1_DATA1_C2SCH_MASK                                                                        (0x1 << RTL9300_HSM1_DATA1_C2SCH_OFFSET)
  #define RTL9300_HSM1_DATA1_C2SCD_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA1_C2SCD_MASK                                                                        (0x7FFFF << RTL9300_HSM1_DATA1_C2SCD_OFFSET)

#define RTL9300_HSM1_DATA2_ADDR                                                                                (0x10220)
  #define RTL9300_HSM1_DATA2_ACLD_20_0_OFFSET                                                                  (11)
  #define RTL9300_HSM1_DATA2_ACLD_20_0_MASK                                                                    (0x1FFFFF << RTL9300_HSM1_DATA2_ACLD_20_0_OFFSET)
  #define RTL9300_HSM1_DATA2_SPTRSN_OFFSET                                                                     (8)
  #define RTL9300_HSM1_DATA2_SPTRSN_MASK                                                                       (0x7 << RTL9300_HSM1_DATA2_SPTRSN_OFFSET)
  #define RTL9300_HSM1_DATA2_SPTRAP_OFFSET                                                                     (7)
  #define RTL9300_HSM1_DATA2_SPTRAP_MASK                                                                       (0x1 << RTL9300_HSM1_DATA2_SPTRAP_OFFSET)
  #define RTL9300_HSM1_DATA2_EAVA_OFFSET                                                                       (6)
  #define RTL9300_HSM1_DATA2_EAVA_MASK                                                                         (0x1 << RTL9300_HSM1_DATA2_EAVA_OFFSET)
  #define RTL9300_HSM1_DATA2_EAVB_OFFSET                                                                       (5)
  #define RTL9300_HSM1_DATA2_EAVB_MASK                                                                         (0x1 << RTL9300_HSM1_DATA2_EAVB_OFFSET)
  #define RTL9300_HSM1_DATA2_HWATRSN_OFFSET                                                                    (0)
  #define RTL9300_HSM1_DATA2_HWATRSN_MASK                                                                      (0x1F << RTL9300_HSM1_DATA2_HWATRSN_OFFSET)

#define RTL9300_HSM1_DATA3_ADDR                                                                                (0x10224)
  #define RTL9300_HSM1_DATA3_ACLD_50_21_OFFSET                                                                 (0)
  #define RTL9300_HSM1_DATA3_ACLD_50_21_MASK                                                                   (0x3FFFFFFF << RTL9300_HSM1_DATA3_ACLD_50_21_OFFSET)

#define RTL9300_HSM1_DATA4_ADDR                                                                                (0x10228)
  #define RTL9300_HSM1_DATA4_RVIDSEL_OFFSET                                                                    (20)
  #define RTL9300_HSM1_DATA4_RVIDSEL_MASK                                                                      (0x1 << RTL9300_HSM1_DATA4_RVIDSEL_OFFSET)
  #define RTL9300_HSM1_DATA4_C2SCDROP_OFFSET                                                                   (19)
  #define RTL9300_HSM1_DATA4_C2SCDROP_MASK                                                                     (0x1 << RTL9300_HSM1_DATA4_C2SCDROP_OFFSET)
  #define RTL9300_HSM1_DATA4_ACLIH_OFFSET                                                                      (11)
  #define RTL9300_HSM1_DATA4_ACLIH_MASK                                                                        (0xFF << RTL9300_HSM1_DATA4_ACLIH_OFFSET)
  #define RTL9300_HSM1_DATA4_ACLID_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA4_ACLID_MASK                                                                        (0x7FF << RTL9300_HSM1_DATA4_ACLID_OFFSET)

#define RTL9300_HSM1_DATA5_ADDR                                                                                (0x1022C)
  #define RTL9300_HSM1_DATA5_NOVID_OFFSET                                                                      (12)
  #define RTL9300_HSM1_DATA5_NOVID_MASK                                                                        (0xFFF << RTL9300_HSM1_DATA5_NOVID_OFFSET)
  #define RTL9300_HSM1_DATA5_RVID_OFFSET                                                                       (0)
  #define RTL9300_HSM1_DATA5_RVID_MASK                                                                         (0xFFF << RTL9300_HSM1_DATA5_RVID_OFFSET)

#define RTL9300_HSM1_DATA6_ADDR                                                                                (0x10230)
  #define RTL9300_HSM1_DATA6_FID_OFFSET                                                                        (24)
  #define RTL9300_HSM1_DATA6_FID_MASK                                                                          (0x3F << RTL9300_HSM1_DATA6_FID_OFFSET)
  #define RTL9300_HSM1_DATA6_GROUP_OFFSET                                                                      (16)
  #define RTL9300_HSM1_DATA6_GROUP_MASK                                                                        (0xFF << RTL9300_HSM1_DATA6_GROUP_OFFSET)
  #define RTL9300_HSM1_DATA6_MTDROP_OFFSET                                                                     (15)
  #define RTL9300_HSM1_DATA6_MTDROP_MASK                                                                       (0x1 << RTL9300_HSM1_DATA6_MTDROP_OFFSET)
  #define RTL9300_HSM1_DATA6_CFIACT_OFFSET                                                                     (13)
  #define RTL9300_HSM1_DATA6_CFIACT_MASK                                                                       (0x3 << RTL9300_HSM1_DATA6_CFIACT_OFFSET)
  #define RTL9300_HSM1_DATA6_TAGACT_OFFSET                                                                     (12)
  #define RTL9300_HSM1_DATA6_TAGACT_MASK                                                                       (0x1 << RTL9300_HSM1_DATA6_TAGACT_OFFSET)
  #define RTL9300_HSM1_DATA6_NIVID_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA6_NIVID_MASK                                                                        (0xFFF << RTL9300_HSM1_DATA6_NIVID_OFFSET)

#define RTL9300_HSM1_DATA7_ADDR                                                                                (0x10234)
  #define RTL9300_HSM1_DATA7_SAHIT_OFFSET                                                                      (24)
  #define RTL9300_HSM1_DATA7_SAHIT_MASK                                                                        (0x1 << RTL9300_HSM1_DATA7_SAHIT_OFFSET)
  #define RTL9300_HSM1_DATA7_SAACT_OFFSET                                                                      (11)
  #define RTL9300_HSM1_DATA7_SAACT_MASK                                                                        (0x1FFF << RTL9300_HSM1_DATA7_SAACT_OFFSET)
  #define RTL9300_HSM1_DATA7_IP4HDER_OFFSET                                                                    (10)
  #define RTL9300_HSM1_DATA7_IP4HDER_MASK                                                                      (0x1 << RTL9300_HSM1_DATA7_IP4HDER_OFFSET)
  #define RTL9300_HSM1_DATA7_IP4TTL_OFFSET                                                                     (9)
  #define RTL9300_HSM1_DATA7_IP4TTL_MASK                                                                       (0x1 << RTL9300_HSM1_DATA7_IP4TTL_OFFSET)
  #define RTL9300_HSM1_DATA7_IP4OPT_OFFSET                                                                     (8)
  #define RTL9300_HSM1_DATA7_IP4OPT_MASK                                                                       (0x1 << RTL9300_HSM1_DATA7_IP4OPT_OFFSET)
  #define RTL9300_HSM1_DATA7_IP6HDER_OFFSET                                                                    (7)
  #define RTL9300_HSM1_DATA7_IP6HDER_MASK                                                                      (0x1 << RTL9300_HSM1_DATA7_IP6HDER_OFFSET)
  #define RTL9300_HSM1_DATA7_IP6TTL_OFFSET                                                                     (6)
  #define RTL9300_HSM1_DATA7_IP6TTL_MASK                                                                       (0x1 << RTL9300_HSM1_DATA7_IP6TTL_OFFSET)
  #define RTL9300_HSM1_DATA7_IP6HBYH_OFFSET                                                                    (5)
  #define RTL9300_HSM1_DATA7_IP6HBYH_MASK                                                                      (0x1 << RTL9300_HSM1_DATA7_IP6HBYH_OFFSET)
  #define RTL9300_HSM1_DATA7_OAMACT_OFFSET                                                                     (3)
  #define RTL9300_HSM1_DATA7_OAMACT_MASK                                                                       (0x3 << RTL9300_HSM1_DATA7_OAMACT_OFFSET)
  #define RTL9300_HSM1_DATA7_STP_OFFSET                                                                        (1)
  #define RTL9300_HSM1_DATA7_STP_MASK                                                                          (0x3 << RTL9300_HSM1_DATA7_STP_OFFSET)
  #define RTL9300_HSM1_DATA7_VLSPM_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA7_VLSPM_MASK                                                                        (0x1 << RTL9300_HSM1_DATA7_VLSPM_OFFSET)

#define RTL9300_HSM1_DATA8_ADDR                                                                                (0x10238)
  #define RTL9300_HSM1_DATA8_DAHIT_OFFSET                                                                      (26)
  #define RTL9300_HSM1_DATA8_DAHIT_MASK                                                                        (0x1 << RTL9300_HSM1_DATA8_DAHIT_OFFSET)
  #define RTL9300_HSM1_DATA8_DAACT_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA8_DAACT_MASK                                                                        (0x3FFFFFF << RTL9300_HSM1_DATA8_DAACT_OFFSET)

#define RTL9300_HSM1_DATA9_ADDR                                                                                (0x1023C)
  #define RTL9300_HSM1_DATA9_MACLIM_OFFSET                                                                     (30)
  #define RTL9300_HSM1_DATA9_MACLIM_MASK                                                                       (0x3 << RTL9300_HSM1_DATA9_MACLIM_OFFSET)
  #define RTL9300_HSM1_DATA9_ROUTE_OFFSET                                                                      (0)
  #define RTL9300_HSM1_DATA9_ROUTE_MASK                                                                        (0x3FFFFFFF << RTL9300_HSM1_DATA9_ROUTE_OFFSET)

#define RTL9300_HSM1_DATA10_ADDR                                                                               (0x10240)
  #define RTL9300_HSM1_DATA10_LUT_OFFSET                                                                       (6)
  #define RTL9300_HSM1_DATA10_LUT_MASK                                                                         (0x3 << RTL9300_HSM1_DATA10_LUT_OFFSET)
  #define RTL9300_HSM1_DATA10_FWDT_OFFSET                                                                      (4)
  #define RTL9300_HSM1_DATA10_FWDT_MASK                                                                        (0x3 << RTL9300_HSM1_DATA10_FWDT_OFFSET)
  #define RTL9300_HSM1_DATA10_NEWSA_OFFSET                                                                     (2)
  #define RTL9300_HSM1_DATA10_NEWSA_MASK                                                                       (0x3 << RTL9300_HSM1_DATA10_NEWSA_OFFSET)
  #define RTL9300_HSM1_DATA10_PMOVE_OFFSET                                                                     (0)
  #define RTL9300_HSM1_DATA10_PMOVE_MASK                                                                       (0x3 << RTL9300_HSM1_DATA10_PMOVE_OFFSET)

#define RTL9300_HSM1_DATA11_ADDR                                                                               (0x10244)
  #define RTL9300_HSM1_DATA11_MCSA_OFFSET                                                                      (31)
  #define RTL9300_HSM1_DATA11_MCSA_MASK                                                                        (0x1 << RTL9300_HSM1_DATA11_MCSA_OFFSET)
  #define RTL9300_HSM1_DATA11_VLSPF_OFFSET                                                                     (29)
  #define RTL9300_HSM1_DATA11_VLSPF_MASK                                                                       (0x3 << RTL9300_HSM1_DATA11_VLSPF_OFFSET)
  #define RTL9300_HSM1_DATA11_DPM_OFFSET                                                                       (0)
  #define RTL9300_HSM1_DATA11_DPM_MASK                                                                         (0x1FFFFFFF << RTL9300_HSM1_DATA11_DPM_OFFSET)

#define RTL9300_HSM1_DATA12_ADDR                                                                               (0x10248)
  #define RTL9300_HSM1_DATA12_HASHFULL_OFFSET                                                                  (19)
  #define RTL9300_HSM1_DATA12_HASHFULL_MASK                                                                    (0x3 << RTL9300_HSM1_DATA12_HASHFULL_OFFSET)
  #define RTL9300_HSM1_DATA12_META_OFFSET                                                                      (11)
  #define RTL9300_HSM1_DATA12_META_MASK                                                                        (0xFF << RTL9300_HSM1_DATA12_META_OFFSET)
  #define RTL9300_HSM1_DATA12_NH_OFFSET                                                                        (10)
  #define RTL9300_HSM1_DATA12_NH_MASK                                                                          (0x1 << RTL9300_HSM1_DATA12_NH_OFFSET)
  #define RTL9300_HSM1_DATA12_NH_AGE_OFFSET                                                                    (9)
  #define RTL9300_HSM1_DATA12_NH_AGE_MASK                                                                      (0x1 << RTL9300_HSM1_DATA12_NH_AGE_OFFSET)
  #define RTL9300_HSM1_DATA12_RMABYPSA_OFFSET                                                                  (8)
  #define RTL9300_HSM1_DATA12_RMABYPSA_MASK                                                                    (0x1 << RTL9300_HSM1_DATA12_RMABYPSA_OFFSET)
  #define RTL9300_HSM1_DATA12_RMABPV_OFFSET                                                                    (7)
  #define RTL9300_HSM1_DATA12_RMABPV_MASK                                                                      (0x1 << RTL9300_HSM1_DATA12_RMABPV_OFFSET)
  #define RTL9300_HSM1_DATA12_BYP_OFFSET                                                                       (3)
  #define RTL9300_HSM1_DATA12_BYP_MASK                                                                         (0xF << RTL9300_HSM1_DATA12_BYP_OFFSET)
  #define RTL9300_HSM1_DATA12_DPMOVE_OFFSET                                                                    (1)
  #define RTL9300_HSM1_DATA12_DPMOVE_MASK                                                                      (0x3 << RTL9300_HSM1_DATA12_DPMOVE_OFFSET)
  #define RTL9300_HSM1_DATA12_SPFEN_OFFSET                                                                     (0)
  #define RTL9300_HSM1_DATA12_SPFEN_MASK                                                                       (0x1 << RTL9300_HSM1_DATA12_SPFEN_OFFSET)

#define RTL9300_HSM2_DATA0_ADDR                                                                                (0x1024C)
  #define RTL9300_HSM2_DATA0_RFC1042_OFFSET                                                                    (22)
  #define RTL9300_HSM2_DATA0_RFC1042_MASK                                                                      (0x1 << RTL9300_HSM2_DATA0_RFC1042_OFFSET)
  #define RTL9300_HSM2_DATA0_PPPOE_OFFSET                                                                      (21)
  #define RTL9300_HSM2_DATA0_PPPOE_MASK                                                                        (0x1 << RTL9300_HSM2_DATA0_PPPOE_OFFSET)
  #define RTL9300_HSM2_DATA0_LLC_OTH_OFFSET                                                                    (20)
  #define RTL9300_HSM2_DATA0_LLC_OTH_MASK                                                                      (0x1 << RTL9300_HSM2_DATA0_LLC_OTH_OFFSET)
  #define RTL9300_HSM2_DATA0_PKTLEN_OFFSET                                                                     (6)
  #define RTL9300_HSM2_DATA0_PKTLEN_MASK                                                                       (0x3FFF << RTL9300_HSM2_DATA0_PKTLEN_OFFSET)
  #define RTL9300_HSM2_DATA0_ERRPKT_OFFSET                                                                     (5)
  #define RTL9300_HSM2_DATA0_ERRPKT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA0_ERRPKT_OFFSET)
  #define RTL9300_HSM2_DATA0_IPCSOK_OFFSET                                                                     (4)
  #define RTL9300_HSM2_DATA0_IPCSOK_MASK                                                                       (0x1 << RTL9300_HSM2_DATA0_IPCSOK_OFFSET)
  #define RTL9300_HSM2_DATA0_HOLPRVNT_OFFSET                                                                   (3)
  #define RTL9300_HSM2_DATA0_HOLPRVNT_MASK                                                                     (0x1 << RTL9300_HSM2_DATA0_HOLPRVNT_OFFSET)
  #define RTL9300_HSM2_DATA0_IPV6IGMP_OFFSET                                                                   (2)
  #define RTL9300_HSM2_DATA0_IPV6IGMP_MASK                                                                     (0x1 << RTL9300_HSM2_DATA0_IPV6IGMP_OFFSET)
  #define RTL9300_HSM2_DATA0_IPV4IGMP_OFFSET                                                                   (1)
  #define RTL9300_HSM2_DATA0_IPV4IGMP_MASK                                                                     (0x1 << RTL9300_HSM2_DATA0_IPV4IGMP_OFFSET)
  #define RTL9300_HSM2_DATA0_OAMPDU_OFFSET                                                                     (0)
  #define RTL9300_HSM2_DATA0_OAMPDU_MASK                                                                       (0x1 << RTL9300_HSM2_DATA0_OAMPDU_OFFSET)

#define RTL9300_HSM2_DATA1_ADDR                                                                                (0x10250)
  #define RTL9300_HSM2_DATA1_HSM2_DATA_FIELD1_OFFSET                                                           (29)
  #define RTL9300_HSM2_DATA1_HSM2_DATA_FIELD1_MASK                                                             (0x7 << RTL9300_HSM2_DATA1_HSM2_DATA_FIELD1_OFFSET)
  #define RTL9300_HSM2_DATA1_DPM_OFFSET                                                                        (0)
  #define RTL9300_HSM2_DATA1_DPM_MASK                                                                          (0x1FFFFFFF << RTL9300_HSM2_DATA1_DPM_OFFSET)

#define RTL9300_HSM2_DATA2_ADDR                                                                                (0x10254)
  #define RTL9300_HSM2_DATA2_ITPIDX_OFFSET                                                                     (26)
  #define RTL9300_HSM2_DATA2_ITPIDX_MASK                                                                       (0x3 << RTL9300_HSM2_DATA2_ITPIDX_OFFSET)
  #define RTL9300_HSM2_DATA2_OTPIDX_OFFSET                                                                     (24)
  #define RTL9300_HSM2_DATA2_OTPIDX_MASK                                                                       (0x3 << RTL9300_HSM2_DATA2_OTPIDX_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_ORI_OFFSET                                                                   (21)
  #define RTL9300_HSM2_DATA2_CTAG_ORI_MASK                                                                     (0x7 << RTL9300_HSM2_DATA2_CTAG_ORI_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_SPFT_OFFSET                                                                  (14)
  #define RTL9300_HSM2_DATA2_CTAG_SPFT_MASK                                                                    (0x7F << RTL9300_HSM2_DATA2_CTAG_SPFT_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_BP_STP_OFFSET                                                                (13)
  #define RTL9300_HSM2_DATA2_CTAG_BP_STP_MASK                                                                  (0x1 << RTL9300_HSM2_DATA2_CTAG_BP_STP_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_BP_EGR_OFFSET                                                                (12)
  #define RTL9300_HSM2_DATA2_CTAG_BP_EGR_MASK                                                                  (0x1 << RTL9300_HSM2_DATA2_CTAG_BP_EGR_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_BP1_OFFSET                                                                   (11)
  #define RTL9300_HSM2_DATA2_CTAG_BP1_MASK                                                                     (0x1 << RTL9300_HSM2_DATA2_CTAG_BP1_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_DG_OFFSET                                                                    (10)
  #define RTL9300_HSM2_DATA2_CTAG_DG_MASK                                                                      (0x1 << RTL9300_HSM2_DATA2_CTAG_DG_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_DPM_TYPE_OFFSET                                                              (8)
  #define RTL9300_HSM2_DATA2_CTAG_DPM_TYPE_MASK                                                                (0x3 << RTL9300_HSM2_DATA2_CTAG_DPM_TYPE_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_CGDROP_OFFSET                                                                (7)
  #define RTL9300_HSM2_DATA2_CTAG_CGDROP_MASK                                                                  (0x1 << RTL9300_HSM2_DATA2_CTAG_CGDROP_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_AS_TAG_OFFSET                                                                (6)
  #define RTL9300_HSM2_DATA2_CTAG_AS_TAG_MASK                                                                  (0x1 << RTL9300_HSM2_DATA2_CTAG_AS_TAG_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_AS_QID_OFFSET                                                                (5)
  #define RTL9300_HSM2_DATA2_CTAG_AS_QID_MASK                                                                  (0x1 << RTL9300_HSM2_DATA2_CTAG_AS_QID_OFFSET)
  #define RTL9300_HSM2_DATA2_CTAG_QID_OFFSET                                                                   (0)
  #define RTL9300_HSM2_DATA2_CTAG_QID_MASK                                                                     (0x1F << RTL9300_HSM2_DATA2_CTAG_QID_OFFSET)

#define RTL9300_HSM2_DATA3_ADDR                                                                                (0x10258)
  #define RTL9300_HSM2_DATA3_ITAG_OFFSET                                                                       (16)
  #define RTL9300_HSM2_DATA3_ITAG_MASK                                                                         (0xFFFF << RTL9300_HSM2_DATA3_ITAG_OFFSET)
  #define RTL9300_HSM2_DATA3_OTAGIF_OFFSET                                                                     (15)
  #define RTL9300_HSM2_DATA3_OTAGIF_MASK                                                                       (0x1 << RTL9300_HSM2_DATA3_OTAGIF_OFFSET)
  #define RTL9300_HSM2_DATA3_ITAGIF_OFFSET                                                                     (14)
  #define RTL9300_HSM2_DATA3_ITAGIF_MASK                                                                       (0x1 << RTL9300_HSM2_DATA3_ITAGIF_OFFSET)
  #define RTL9300_HSM2_DATA3_CTAGIF_OFFSET                                                                     (13)
  #define RTL9300_HSM2_DATA3_CTAGIF_MASK                                                                       (0x1 << RTL9300_HSM2_DATA3_CTAGIF_OFFSET)
  #define RTL9300_HSM2_DATA3_ETAGIF_OFFSET                                                                     (12)
  #define RTL9300_HSM2_DATA3_ETAGIF_MASK                                                                       (0x1 << RTL9300_HSM2_DATA3_ETAGIF_OFFSET)
  #define RTL9300_HSM2_DATA3_RTAGIF_OFFSET                                                                     (11)
  #define RTL9300_HSM2_DATA3_RTAGIF_MASK                                                                       (0x1 << RTL9300_HSM2_DATA3_RTAGIF_OFFSET)
  #define RTL9300_HSM2_DATA3_RTAGTYPE_OFFSET                                                                   (10)
  #define RTL9300_HSM2_DATA3_RTAGTYPE_MASK                                                                     (0x1 << RTL9300_HSM2_DATA3_RTAGTYPE_OFFSET)
  #define RTL9300_HSM2_DATA3_SLID_OFFSET                                                                       (5)
  #define RTL9300_HSM2_DATA3_SLID_MASK                                                                         (0x1F << RTL9300_HSM2_DATA3_SLID_OFFSET)
  #define RTL9300_HSM2_DATA3_SPID_OFFSET                                                                       (0)
  #define RTL9300_HSM2_DATA3_SPID_MASK                                                                         (0x1F << RTL9300_HSM2_DATA3_SPID_OFFSET)

#define RTL9300_HSM2_DATA4_ADDR                                                                                (0x1025C)
  #define RTL9300_HSM2_DATA4_EAPOL_OFFSET                                                                      (26)
  #define RTL9300_HSM2_DATA4_EAPOL_MASK                                                                        (0x1 << RTL9300_HSM2_DATA4_EAPOL_OFFSET)
  #define RTL9300_HSM2_DATA4_ARPPKT_OFFSET                                                                     (25)
  #define RTL9300_HSM2_DATA4_ARPPKT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA4_ARPPKT_OFFSET)
  #define RTL9300_HSM2_DATA4_RTKPKT_OFFSET                                                                     (24)
  #define RTL9300_HSM2_DATA4_RTKPKT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA4_RTKPKT_OFFSET)
  #define RTL9300_HSM2_DATA4_ETH_OFFSET                                                                        (23)
  #define RTL9300_HSM2_DATA4_ETH_MASK                                                                          (0x1 << RTL9300_HSM2_DATA4_ETH_OFFSET)
  #define RTL9300_HSM2_DATA4_BPDUPKT_OFFSET                                                                    (22)
  #define RTL9300_HSM2_DATA4_BPDUPKT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA4_BPDUPKT_OFFSET)
  #define RTL9300_HSM2_DATA4_DABC_OFFSET                                                                       (21)
  #define RTL9300_HSM2_DATA4_DABC_MASK                                                                         (0x1 << RTL9300_HSM2_DATA4_DABC_OFFSET)
  #define RTL9300_HSM2_DATA4_DAMC_OFFSET                                                                       (20)
  #define RTL9300_HSM2_DATA4_DAMC_MASK                                                                         (0x1 << RTL9300_HSM2_DATA4_DAMC_OFFSET)
  #define RTL9300_HSM2_DATA4_SAZERO_OFFSET                                                                     (19)
  #define RTL9300_HSM2_DATA4_SAZERO_MASK                                                                       (0x1 << RTL9300_HSM2_DATA4_SAZERO_OFFSET)
  #define RTL9300_HSM2_DATA4_SAMC_OFFSET                                                                       (18)
  #define RTL9300_HSM2_DATA4_SAMC_MASK                                                                         (0x1 << RTL9300_HSM2_DATA4_SAMC_OFFSET)
  #define RTL9300_HSM2_DATA4_IPV4_OFFSET                                                                       (17)
  #define RTL9300_HSM2_DATA4_IPV4_MASK                                                                         (0x1 << RTL9300_HSM2_DATA4_IPV4_OFFSET)
  #define RTL9300_HSM2_DATA4_IPV6_OFFSET                                                                       (16)
  #define RTL9300_HSM2_DATA4_IPV6_MASK                                                                         (0x1 << RTL9300_HSM2_DATA4_IPV6_OFFSET)
  #define RTL9300_HSM2_DATA4_OTAG_OFFSET                                                                       (0)
  #define RTL9300_HSM2_DATA4_OTAG_MASK                                                                         (0xFFFF << RTL9300_HSM2_DATA4_OTAG_OFFSET)

#define RTL9300_HSM2_DATA5_ADDR                                                                                (0x10260)
  #define RTL9300_HSM2_DATA5_PAGECNT_OFFSET                                                                    (24)
  #define RTL9300_HSM2_DATA5_PAGECNT_MASK                                                                      (0x3F << RTL9300_HSM2_DATA5_PAGECNT_OFFSET)
  #define RTL9300_HSM2_DATA5_BGDSC_OFFSET                                                                      (12)
  #define RTL9300_HSM2_DATA5_BGDSC_MASK                                                                        (0xFFF << RTL9300_HSM2_DATA5_BGDSC_OFFSET)
  #define RTL9300_HSM2_DATA5_ENDSC_OFFSET                                                                      (0)
  #define RTL9300_HSM2_DATA5_ENDSC_MASK                                                                        (0xFFF << RTL9300_HSM2_DATA5_ENDSC_OFFSET)

#define RTL9300_HSM2_DATA6_ADDR                                                                                (0x10264)
  #define RTL9300_HSM2_DATA6_FWDTYPE_OFFSET                                                                    (29)
  #define RTL9300_HSM2_DATA6_FWDTYPE_MASK                                                                      (0x3 << RTL9300_HSM2_DATA6_FWDTYPE_OFFSET)
  #define RTL9300_HSM2_DATA6_SAH_OFFSET                                                                        (28)
  #define RTL9300_HSM2_DATA6_SAH_MASK                                                                          (0x1 << RTL9300_HSM2_DATA6_SAH_OFFSET)
  #define RTL9300_HSM2_DATA6_SAB_OFFSET                                                                        (27)
  #define RTL9300_HSM2_DATA6_SAB_MASK                                                                          (0x1 << RTL9300_HSM2_DATA6_SAB_OFFSET)
  #define RTL9300_HSM2_DATA6_STP_OFFSET                                                                        (25)
  #define RTL9300_HSM2_DATA6_STP_MASK                                                                          (0x3 << RTL9300_HSM2_DATA6_STP_OFFSET)
  #define RTL9300_HSM2_DATA6_CFGACT_OFFSET                                                                     (23)
  #define RTL9300_HSM2_DATA6_CFGACT_MASK                                                                       (0x3 << RTL9300_HSM2_DATA6_CFGACT_OFFSET)
  #define RTL9300_HSM2_DATA6_TAGACT_OFFSET                                                                     (22)
  #define RTL9300_HSM2_DATA6_TAGACT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA6_TAGACT_OFFSET)
  #define RTL9300_HSM2_DATA6_SPTRAP_OFFSET                                                                     (21)
  #define RTL9300_HSM2_DATA6_SPTRAP_MASK                                                                       (0x1 << RTL9300_HSM2_DATA6_SPTRAP_OFFSET)
  #define RTL9300_HSM2_DATA6_SPTRSN_OFFSET                                                                     (18)
  #define RTL9300_HSM2_DATA6_SPTRSN_MASK                                                                       (0x7 << RTL9300_HSM2_DATA6_SPTRSN_OFFSET)
  #define RTL9300_HSM2_DATA6_PST_OFFSET                                                                        (17)
  #define RTL9300_HSM2_DATA6_PST_MASK                                                                          (0x1 << RTL9300_HSM2_DATA6_PST_OFFSET)
  #define RTL9300_HSM2_DATA6_EAVA_OFFSET                                                                       (16)
  #define RTL9300_HSM2_DATA6_EAVA_MASK                                                                         (0x1 << RTL9300_HSM2_DATA6_EAVA_OFFSET)
  #define RTL9300_HSM2_DATA6_EAVB_OFFSET                                                                       (15)
  #define RTL9300_HSM2_DATA6_EAVB_MASK                                                                         (0x1 << RTL9300_HSM2_DATA6_EAVB_OFFSET)
  #define RTL9300_HSM2_DATA6_IPV4HDERROR_OFFSET                                                                (14)
  #define RTL9300_HSM2_DATA6_IPV4HDERROR_MASK                                                                  (0x1 << RTL9300_HSM2_DATA6_IPV4HDERROR_OFFSET)
  #define RTL9300_HSM2_DATA6_IPV4TTL_OFFSET                                                                    (13)
  #define RTL9300_HSM2_DATA6_IPV4TTL_MASK                                                                      (0x1 << RTL9300_HSM2_DATA6_IPV4TTL_OFFSET)
  #define RTL9300_HSM2_DATA6_IPV4OPT_OFFSET                                                                    (12)
  #define RTL9300_HSM2_DATA6_IPV4OPT_MASK                                                                      (0x1 << RTL9300_HSM2_DATA6_IPV4OPT_OFFSET)
  #define RTL9300_HSM2_DATA6_IPV6HDERR_OFFSET                                                                  (11)
  #define RTL9300_HSM2_DATA6_IPV6HDERR_MASK                                                                    (0x1 << RTL9300_HSM2_DATA6_IPV6HDERR_OFFSET)
  #define RTL9300_HSM2_DATA6_IPV6TTL_OFFSET                                                                    (10)
  #define RTL9300_HSM2_DATA6_IPV6TTL_MASK                                                                      (0x1 << RTL9300_HSM2_DATA6_IPV6TTL_OFFSET)
  #define RTL9300_HSM2_DATA6_IPV6HBH_OFFSET                                                                    (9)
  #define RTL9300_HSM2_DATA6_IPV6HBH_MASK                                                                      (0x1 << RTL9300_HSM2_DATA6_IPV6HBH_OFFSET)
  #define RTL9300_HSM2_DATA6_RMAPKT_OFFSET                                                                     (8)
  #define RTL9300_HSM2_DATA6_RMAPKT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA6_RMAPKT_OFFSET)
  #define RTL9300_HSM2_DATA6_RMAACT_OFFSET                                                                     (7)
  #define RTL9300_HSM2_DATA6_RMAACT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA6_RMAACT_OFFSET)
  #define RTL9300_HSM2_DATA6_RMABPB_OFFSET                                                                     (6)
  #define RTL9300_HSM2_DATA6_RMABPB_MASK                                                                       (0x1 << RTL9300_HSM2_DATA6_RMABPB_OFFSET)
  #define RTL9300_HSM2_DATA6_RMABP_OFFSET                                                                      (5)
  #define RTL9300_HSM2_DATA6_RMABP_MASK                                                                        (0x1 << RTL9300_HSM2_DATA6_RMABP_OFFSET)
  #define RTL9300_HSM2_DATA6_RMARSN_OFFSET                                                                     (0)
  #define RTL9300_HSM2_DATA6_RMARSN_MASK                                                                       (0x1F << RTL9300_HSM2_DATA6_RMARSN_OFFSET)

#define RTL9300_HSM2_DATA7_ADDR                                                                                (0x10268)
  #define RTL9300_HSM2_DATA7_VLSPFEN_OFFSET                                                                    (31)
  #define RTL9300_HSM2_DATA7_VLSPFEN_MASK                                                                      (0x1 << RTL9300_HSM2_DATA7_VLSPFEN_OFFSET)
  #define RTL9300_HSM2_DATA7_VLSPM_OFFSET                                                                      (29)
  #define RTL9300_HSM2_DATA7_VLSPM_MASK                                                                        (0x3 << RTL9300_HSM2_DATA7_VLSPM_OFFSET)
  #define RTL9300_HSM2_DATA7_DPM_OFFSET                                                                        (0)
  #define RTL9300_HSM2_DATA7_DPM_MASK                                                                          (0x1FFFFFFF << RTL9300_HSM2_DATA7_DPM_OFFSET)

#define RTL9300_HSM2_DATA8_ADDR                                                                                (0x1026C)
  #define RTL9300_HSM2_DATA8_HASH_1_OFFSET                                                                     (23)
  #define RTL9300_HSM2_DATA8_HASH_1_MASK                                                                       (0x3F << RTL9300_HSM2_DATA8_HASH_1_OFFSET)
  #define RTL9300_HSM2_DATA8_HASH_2_OFFSET                                                                     (17)
  #define RTL9300_HSM2_DATA8_HASH_2_MASK                                                                       (0x3F << RTL9300_HSM2_DATA8_HASH_2_OFFSET)
  #define RTL9300_HSM2_DATA8_HASH_3_OFFSET                                                                     (11)
  #define RTL9300_HSM2_DATA8_HASH_3_MASK                                                                       (0x3F << RTL9300_HSM2_DATA8_HASH_3_OFFSET)
  #define RTL9300_HSM2_DATA8_SPFEN_OFFSET                                                                      (10)
  #define RTL9300_HSM2_DATA8_SPFEN_MASK                                                                        (0x1 << RTL9300_HSM2_DATA8_SPFEN_OFFSET)
  #define RTL9300_HSM2_DATA8_TRKGR_OFFSET                                                                      (5)
  #define RTL9300_HSM2_DATA8_TRKGR_MASK                                                                        (0x1F << RTL9300_HSM2_DATA8_TRKGR_OFFSET)
  #define RTL9300_HSM2_DATA8_RMABPSA_OFFSET                                                                    (4)
  #define RTL9300_HSM2_DATA8_RMABPSA_MASK                                                                      (0x1 << RTL9300_HSM2_DATA8_RMABPSA_OFFSET)
  #define RTL9300_HSM2_DATA8_BYPASS_OFFSET                                                                     (0)
  #define RTL9300_HSM2_DATA8_BYPASS_MASK                                                                       (0xF << RTL9300_HSM2_DATA8_BYPASS_OFFSET)

#define RTL9300_HSM2_DATA9_ADDR                                                                                (0x10270)
  #define RTL9300_HSM2_DATA9_OACL_COPY_OFFSET                                                                  (31)
  #define RTL9300_HSM2_DATA9_OACL_COPY_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_OACL_COPY_OFFSET)
  #define RTL9300_HSM2_DATA9_ACL_CPU_FMT_OFFSET                                                                (30)
  #define RTL9300_HSM2_DATA9_ACL_CPU_FMT_MASK                                                                  (0x1 << RTL9300_HSM2_DATA9_ACL_CPU_FMT_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_DROP_OFFSET                                                                  (29)
  #define RTL9300_HSM2_DATA9_C2SC_DROP_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_DROP_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_TRAP_OFFSET                                                                  (28)
  #define RTL9300_HSM2_DATA9_C2SC_TRAP_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_TRAP_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_COPY_OFFSET                                                                  (27)
  #define RTL9300_HSM2_DATA9_C2SC_COPY_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_COPY_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_BPIGVL_OFFSET                                                                (26)
  #define RTL9300_HSM2_DATA9_C2SC_BPIGVL_MASK                                                                  (0x1 << RTL9300_HSM2_DATA9_C2SC_BPIGVL_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_ITAG_OFFSET                                                                  (25)
  #define RTL9300_HSM2_DATA9_C2SC_ITAG_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_ITAG_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_OTAG_OFFSET                                                                  (24)
  #define RTL9300_HSM2_DATA9_C2SC_OTAG_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_OTAG_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_IPRI_OFFSET                                                                  (23)
  #define RTL9300_HSM2_DATA9_C2SC_IPRI_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_IPRI_OFFSET)
  #define RTL9300_HSM2_DATA9_C2SC_OPRI_OFFSET                                                                  (22)
  #define RTL9300_HSM2_DATA9_C2SC_OPRI_MASK                                                                    (0x1 << RTL9300_HSM2_DATA9_C2SC_OPRI_OFFSET)
  #define RTL9300_HSM2_DATA9_ITAG_STATUS_OFFSET                                                                (20)
  #define RTL9300_HSM2_DATA9_ITAG_STATUS_MASK                                                                  (0x3 << RTL9300_HSM2_DATA9_ITAG_STATUS_OFFSET)
  #define RTL9300_HSM2_DATA9_OTAG_STATUS_OFFSET                                                                (18)
  #define RTL9300_HSM2_DATA9_OTAG_STATUS_MASK                                                                  (0x3 << RTL9300_HSM2_DATA9_OTAG_STATUS_OFFSET)
  #define RTL9300_HSM2_DATA9_IPRI_OFFSET                                                                       (15)
  #define RTL9300_HSM2_DATA9_IPRI_MASK                                                                         (0x7 << RTL9300_HSM2_DATA9_IPRI_OFFSET)
  #define RTL9300_HSM2_DATA9_OPRI_OFFSET                                                                       (12)
  #define RTL9300_HSM2_DATA9_OPRI_MASK                                                                         (0x7 << RTL9300_HSM2_DATA9_OPRI_OFFSET)
  #define RTL9300_HSM2_DATA9_ITPID_IDX_OFFSET                                                                  (10)
  #define RTL9300_HSM2_DATA9_ITPID_IDX_MASK                                                                    (0x3 << RTL9300_HSM2_DATA9_ITPID_IDX_OFFSET)
  #define RTL9300_HSM2_DATA9_OTPID_IDX_OFFSET                                                                  (8)
  #define RTL9300_HSM2_DATA9_OTPID_IDX_MASK                                                                    (0x3 << RTL9300_HSM2_DATA9_OTPID_IDX_OFFSET)
  #define RTL9300_HSM2_DATA9_OMT_DROP_OFFSET                                                                   (7)
  #define RTL9300_HSM2_DATA9_OMT_DROP_MASK                                                                     (0x1 << RTL9300_HSM2_DATA9_OMT_DROP_OFFSET)
  #define RTL9300_HSM2_DATA9_IMT_DROP_OFFSET                                                                   (6)
  #define RTL9300_HSM2_DATA9_IMT_DROP_MASK                                                                     (0x1 << RTL9300_HSM2_DATA9_IMT_DROP_OFFSET)
  #define RTL9300_HSM2_DATA9_HASH_0_OFFSET                                                                     (0)
  #define RTL9300_HSM2_DATA9_HASH_0_MASK                                                                       (0x3F << RTL9300_HSM2_DATA9_HASH_0_OFFSET)

#define RTL9300_HSM2_DATA10_ADDR                                                                               (0x10274)
  #define RTL9300_HSM2_DATA10_OACL_TOS_OFFSET                                                                  (27)
  #define RTL9300_HSM2_DATA10_OACL_TOS_MASK                                                                    (0x1 << RTL9300_HSM2_DATA10_OACL_TOS_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_IVID_OFFSET                                                                 (26)
  #define RTL9300_HSM2_DATA10_OACL_IVID_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_IVID_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_OVID_OFFSET                                                                 (25)
  #define RTL9300_HSM2_DATA10_OACL_OVID_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_OVID_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_ITAG_OFFSET                                                                 (24)
  #define RTL9300_HSM2_DATA10_OACL_ITAG_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_ITAG_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_OTAG_OFFSET                                                                 (23)
  #define RTL9300_HSM2_DATA10_OACL_OTAG_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_OTAG_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_IPRI_OFFSET                                                                 (22)
  #define RTL9300_HSM2_DATA10_OACL_IPRI_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_IPRI_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_OPRI_OFFSET                                                                 (21)
  #define RTL9300_HSM2_DATA10_OACL_OPRI_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_OPRI_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_ITPID_OFFSET                                                                (20)
  #define RTL9300_HSM2_DATA10_OACL_ITPID_MASK                                                                  (0x1 << RTL9300_HSM2_DATA10_OACL_ITPID_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_OTPID_OFFSET                                                                (19)
  #define RTL9300_HSM2_DATA10_OACL_OTPID_MASK                                                                  (0x1 << RTL9300_HSM2_DATA10_OACL_OTPID_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_MIR_OFFSET                                                                  (15)
  #define RTL9300_HSM2_DATA10_OACL_MIR_MASK                                                                    (0xF << RTL9300_HSM2_DATA10_OACL_MIR_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_HMIR_OFFSET                                                                 (14)
  #define RTL9300_HSM2_DATA10_OACL_HMIR_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_HMIR_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_HPRI_OFFSET                                                                 (13)
  #define RTL9300_HSM2_DATA10_OACL_HPRI_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_HPRI_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_QID_OFFSET                                                                  (7)
  #define RTL9300_HSM2_DATA10_OACL_QID_MASK                                                                    (0x3F << RTL9300_HSM2_DATA10_OACL_QID_OFFSET)
  #define RTL9300_HSM2_DATA10_IACL_DROP_OFFSET                                                                 (6)
  #define RTL9300_HSM2_DATA10_IACL_DROP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_IACL_DROP_OFFSET)
  #define RTL9300_HSM2_DATA10_IACL_RDZERO_OFFSET                                                               (5)
  #define RTL9300_HSM2_DATA10_IACL_RDZERO_MASK                                                                 (0x1 << RTL9300_HSM2_DATA10_IACL_RDZERO_OFFSET)
  #define RTL9300_HSM2_DATA10_IACL_TRAP_OFFSET                                                                 (4)
  #define RTL9300_HSM2_DATA10_IACL_TRAP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_IACL_TRAP_OFFSET)
  #define RTL9300_HSM2_DATA10_IACL_COPY_OFFSET                                                                 (3)
  #define RTL9300_HSM2_DATA10_IACL_COPY_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_IACL_COPY_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_DROP_OFFSET                                                                 (2)
  #define RTL9300_HSM2_DATA10_OACL_DROP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_DROP_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_RDZERO_OFFSET                                                               (1)
  #define RTL9300_HSM2_DATA10_OACL_RDZERO_MASK                                                                 (0x1 << RTL9300_HSM2_DATA10_OACL_RDZERO_OFFSET)
  #define RTL9300_HSM2_DATA10_OACL_TRAP_OFFSET                                                                 (0)
  #define RTL9300_HSM2_DATA10_OACL_TRAP_MASK                                                                   (0x1 << RTL9300_HSM2_DATA10_OACL_TRAP_OFFSET)

#define RTL9300_HSM2_DATA11_ADDR                                                                               (0x10278)
  #define RTL9300_HSM2_DATA11_NIVID_OFFSET                                                                     (20)
  #define RTL9300_HSM2_DATA11_NIVID_MASK                                                                       (0xFFF << RTL9300_HSM2_DATA11_NIVID_OFFSET)
  #define RTL9300_HSM2_DATA11_NOVID_OFFSET                                                                     (8)
  #define RTL9300_HSM2_DATA11_NOVID_MASK                                                                       (0xFFF << RTL9300_HSM2_DATA11_NOVID_OFFSET)
  #define RTL9300_HSM2_DATA11_NEW_TOS_OFFSET                                                                   (0)
  #define RTL9300_HSM2_DATA11_NEW_TOS_MASK                                                                     (0xFF << RTL9300_HSM2_DATA11_NEW_TOS_OFFSET)

#define RTL9300_HSM2_DATA12_ADDR                                                                               (0x1027C)
  #define RTL9300_HSM2_DATA12_HWATTKRSN_OFFSET                                                                 (27)
  #define RTL9300_HSM2_DATA12_HWATTKRSN_MASK                                                                   (0x1F << RTL9300_HSM2_DATA12_HWATTKRSN_OFFSET)
  #define RTL9300_HSM2_DATA12_IBW_OFFSET                                                                       (26)
  #define RTL9300_HSM2_DATA12_IBW_MASK                                                                         (0x1 << RTL9300_HSM2_DATA12_IBW_OFFSET)
  #define RTL9300_HSM2_DATA12_PRIO_OFFSET                                                                      (23)
  #define RTL9300_HSM2_DATA12_PRIO_MASK                                                                        (0x7 << RTL9300_HSM2_DATA12_PRIO_OFFSET)
  #define RTL9300_HSM2_DATA12_IACLQID_OFFSET                                                                   (17)
  #define RTL9300_HSM2_DATA12_IACLQID_MASK                                                                     (0x3F << RTL9300_HSM2_DATA12_IACLQID_OFFSET)
  #define RTL9300_HSM2_DATA12_ACLH_OFFSET                                                                      (16)
  #define RTL9300_HSM2_DATA12_ACLH_MASK                                                                        (0x1 << RTL9300_HSM2_DATA12_ACLH_OFFSET)
  #define RTL9300_HSM2_DATA12_ACLID_OFFSET                                                                     (5)
  #define RTL9300_HSM2_DATA12_ACLID_MASK                                                                       (0x7FF << RTL9300_HSM2_DATA12_ACLID_OFFSET)
  #define RTL9300_HSM2_DATA12_IACL_HM_OFFSET                                                                   (4)
  #define RTL9300_HSM2_DATA12_IACL_HM_MASK                                                                     (0x1 << RTL9300_HSM2_DATA12_IACL_HM_OFFSET)
  #define RTL9300_HSM2_DATA12_IACL_MD_OFFSET                                                                   (1)
  #define RTL9300_HSM2_DATA12_IACL_MD_MASK                                                                     (0x7 << RTL9300_HSM2_DATA12_IACL_MD_OFFSET)
  #define RTL9300_HSM2_DATA12_ACLDIS_OFFSET                                                                    (0)
  #define RTL9300_HSM2_DATA12_ACLDIS_MASK                                                                      (0x1 << RTL9300_HSM2_DATA12_ACLDIS_OFFSET)

#define RTL9300_HSM2_DATA13_ADDR                                                                               (0x10280)
  #define RTL9300_HSM2_DATA13_OAM_ACT_OFFSET                                                                   (2)
  #define RTL9300_HSM2_DATA13_OAM_ACT_MASK                                                                     (0x3 << RTL9300_HSM2_DATA13_OAM_ACT_OFFSET)
  #define RTL9300_HSM2_DATA13_HWATTK_OFFSET                                                                    (0)
  #define RTL9300_HSM2_DATA13_HWATTK_MASK                                                                      (0x3 << RTL9300_HSM2_DATA13_HWATTK_OFFSET)

#define RTL9300_HSM2_DATA14_ADDR                                                                               (0x10284)
  #define RTL9300_HSM2_DATA14_NH_OFFSET                                                                        (31)
  #define RTL9300_HSM2_DATA14_NH_MASK                                                                          (0x1 << RTL9300_HSM2_DATA14_NH_OFFSET)
  #define RTL9300_HSM2_DATA14_NH_AGE_OFFSET                                                                    (30)
  #define RTL9300_HSM2_DATA14_NH_AGE_MASK                                                                      (0x1 << RTL9300_HSM2_DATA14_NH_AGE_OFFSET)
  #define RTL9300_HSM2_DATA14_ROUTING_OFFSET                                                                   (0)
  #define RTL9300_HSM2_DATA14_ROUTING_MASK                                                                     (0x3FFFFFFF << RTL9300_HSM2_DATA14_ROUTING_OFFSET)

#define RTL9300_HSM2_DATA15_ADDR                                                                               (0x10288)
  #define RTL9300_HSM2_DATA15_RVIDSRC_OFFSET                                                                   (28)
  #define RTL9300_HSM2_DATA15_RVIDSRC_MASK                                                                     (0x1 << RTL9300_HSM2_DATA15_RVIDSRC_OFFSET)
  #define RTL9300_HSM2_DATA15_RVID_OFFSET                                                                      (16)
  #define RTL9300_HSM2_DATA15_RVID_MASK                                                                        (0xFFF << RTL9300_HSM2_DATA15_RVID_OFFSET)
  #define RTL9300_HSM2_DATA15_DPRE_OFFSET                                                                      (14)
  #define RTL9300_HSM2_DATA15_DPRE_MASK                                                                        (0x3 << RTL9300_HSM2_DATA15_DPRE_OFFSET)
  #define RTL9300_HSM2_DATA15_LUT_OFFSET                                                                       (12)
  #define RTL9300_HSM2_DATA15_LUT_MASK                                                                         (0x3 << RTL9300_HSM2_DATA15_LUT_OFFSET)
  #define RTL9300_HSM2_DATA15_DAHIT_OFFSET                                                                     (11)
  #define RTL9300_HSM2_DATA15_DAHIT_MASK                                                                       (0x1 << RTL9300_HSM2_DATA15_DAHIT_OFFSET)
  #define RTL9300_HSM2_DATA15_DABLK_OFFSET                                                                     (10)
  #define RTL9300_HSM2_DATA15_DABLK_MASK                                                                       (0x1 << RTL9300_HSM2_DATA15_DABLK_OFFSET)
  #define RTL9300_HSM2_DATA15_NEWSA_OFFSET                                                                     (8)
  #define RTL9300_HSM2_DATA15_NEWSA_MASK                                                                       (0x3 << RTL9300_HSM2_DATA15_NEWSA_OFFSET)
  #define RTL9300_HSM2_DATA15_MACLIMIT_OFFSET                                                                  (6)
  #define RTL9300_HSM2_DATA15_MACLIMIT_MASK                                                                    (0x3 << RTL9300_HSM2_DATA15_MACLIMIT_OFFSET)
  #define RTL9300_HSM2_DATA15_PMOVE_OFFSET                                                                     (4)
  #define RTL9300_HSM2_DATA15_PMOVE_MASK                                                                       (0x3 << RTL9300_HSM2_DATA15_PMOVE_OFFSET)
  #define RTL9300_HSM2_DATA15_DPMOVE_OFFSET                                                                    (2)
  #define RTL9300_HSM2_DATA15_DPMOVE_MASK                                                                      (0x3 << RTL9300_HSM2_DATA15_DPMOVE_OFFSET)
  #define RTL9300_HSM2_DATA15_HASHFULL_OFFSET                                                                  (0)
  #define RTL9300_HSM2_DATA15_HASHFULL_MASK                                                                    (0x3 << RTL9300_HSM2_DATA15_HASHFULL_OFFSET)

#define RTL9300_HSM3_DATA0_ADDR                                                                                (0x1028C)
  #define RTL9300_HSM3_DATA0_HSM3_DATA_FIELD0_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA0_HSM3_DATA_FIELD0_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA0_HSM3_DATA_FIELD0_OFFSET)

#define RTL9300_HSM3_DATA1_ADDR                                                                                (0x10290)
  #define RTL9300_HSM3_DATA1_HSM3_DATA_FIELD1_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA1_HSM3_DATA_FIELD1_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA1_HSM3_DATA_FIELD1_OFFSET)

#define RTL9300_HSM3_DATA2_ADDR                                                                                (0x10294)
  #define RTL9300_HSM3_DATA2_HSM3_DATA_FIELD2_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA2_HSM3_DATA_FIELD2_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA2_HSM3_DATA_FIELD2_OFFSET)

#define RTL9300_HSM3_DATA3_ADDR                                                                                (0x10298)
  #define RTL9300_HSM3_DATA3_HSM3_DATA_FIELD3_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA3_HSM3_DATA_FIELD3_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA3_HSM3_DATA_FIELD3_OFFSET)

#define RTL9300_HSM3_DATA4_ADDR                                                                                (0x1029C)
  #define RTL9300_HSM3_DATA4_HSM3_DATA_FIELD4_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA4_HSM3_DATA_FIELD4_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA4_HSM3_DATA_FIELD4_OFFSET)

#define RTL9300_HSM3_DATA5_ADDR                                                                                (0x102A0)
  #define RTL9300_HSM3_DATA5_HSM3_DATA_FIELD5_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA5_HSM3_DATA_FIELD5_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA5_HSM3_DATA_FIELD5_OFFSET)

#define RTL9300_HSM3_DATA6_ADDR                                                                                (0x102A4)
  #define RTL9300_HSM3_DATA6_HSM3_DATA_FIELD6_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA6_HSM3_DATA_FIELD6_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA6_HSM3_DATA_FIELD6_OFFSET)

#define RTL9300_HSM3_DATA7_ADDR                                                                                (0x102A8)
  #define RTL9300_HSM3_DATA7_HSM3_DATA_FIELD7_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA7_HSM3_DATA_FIELD7_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA7_HSM3_DATA_FIELD7_OFFSET)

#define RTL9300_HSM3_DATA8_ADDR                                                                                (0x102AC)
  #define RTL9300_HSM3_DATA8_HSM3_DATA_FIELD8_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA8_HSM3_DATA_FIELD8_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA8_HSM3_DATA_FIELD8_OFFSET)

#define RTL9300_HSM3_DATA9_ADDR                                                                                (0x102B0)
  #define RTL9300_HSM3_DATA9_HSM3_DATA_FIELD9_OFFSET                                                           (0)
  #define RTL9300_HSM3_DATA9_HSM3_DATA_FIELD9_MASK                                                             (0xFFFFFFFF << RTL9300_HSM3_DATA9_HSM3_DATA_FIELD9_OFFSET)

#define RTL9300_HSM3_DATA10_ADDR                                                                               (0x102B4)
  #define RTL9300_HSM3_DATA10_HSM3_DATA_FIELD10_OFFSET                                                         (0)
  #define RTL9300_HSM3_DATA10_HSM3_DATA_FIELD10_MASK                                                           (0xFFFFFFFF << RTL9300_HSM3_DATA10_HSM3_DATA_FIELD10_OFFSET)

#define RTL9300_HSM3_DATA11_ADDR                                                                               (0x102B8)
  #define RTL9300_HSM3_DATA11_HSM3_DATA_FIELD11_OFFSET                                                         (0)
  #define RTL9300_HSM3_DATA11_HSM3_DATA_FIELD11_MASK                                                           (0xFFFFFFFF << RTL9300_HSM3_DATA11_HSM3_DATA_FIELD11_OFFSET)

#define RTL9300_HSM3_DATA12_ADDR                                                                               (0x102BC)
  #define RTL9300_HSM3_DATA12_HSM3_DATA_FIELD12_OFFSET                                                         (0)
  #define RTL9300_HSM3_DATA12_HSM3_DATA_FIELD12_MASK                                                           (0xFFFFFFFF << RTL9300_HSM3_DATA12_HSM3_DATA_FIELD12_OFFSET)

#define RTL9300_HSM3_DATA13_ADDR                                                                               (0x102C0)
  #define RTL9300_HSM3_DATA13_HSM3_DATA_FIELD13_OFFSET                                                         (0)
  #define RTL9300_HSM3_DATA13_HSM3_DATA_FIELD13_MASK                                                           (0xFFFFFFFF << RTL9300_HSM3_DATA13_HSM3_DATA_FIELD13_OFFSET)

#define RTL9300_HSM3_DATA14_ADDR                                                                               (0x102C4)
  #define RTL9300_HSM3_DATA14_HSM3_DATA_FIELD14_OFFSET                                                         (0)
  #define RTL9300_HSM3_DATA14_HSM3_DATA_FIELD14_MASK                                                           (0xFFFFFFFF << RTL9300_HSM3_DATA14_HSM3_DATA_FIELD14_OFFSET)

#define RTL9300_HSM3_DATA15_ADDR                                                                               (0x102C8)
  #define RTL9300_HSM3_DATA15_HSM3_DATA_FIELD15_OFFSET                                                         (0)
  #define RTL9300_HSM3_DATA15_HSM3_DATA_FIELD15_MASK                                                           (0xFFFFFFFF << RTL9300_HSM3_DATA15_HSM3_DATA_FIELD15_OFFSET)

/*
 * Feature: Modifier HSA 
 */
#define RTL9300_HSA_DATA0_ADDR                                                                                 (0xAD00)
  #define RTL9300_HSA_DATA0_ORG_ITAG_OFFSET                                                                    (15)
  #define RTL9300_HSA_DATA0_ORG_ITAG_MASK                                                                      (0xFFFF << RTL9300_HSA_DATA0_ORG_ITAG_OFFSET)
  #define RTL9300_HSA_DATA0_ORG_ETAG_IF_OFFSET                                                                 (14)
  #define RTL9300_HSA_DATA0_ORG_ETAG_IF_MASK                                                                   (0x1 << RTL9300_HSA_DATA0_ORG_ETAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_ORG_CPUTAG_IF_OFFSET                                                               (13)
  #define RTL9300_HSA_DATA0_ORG_CPUTAG_IF_MASK                                                                 (0x1 << RTL9300_HSA_DATA0_ORG_CPUTAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_ORG_OTAG_IF_OFFSET                                                                 (12)
  #define RTL9300_HSA_DATA0_ORG_OTAG_IF_MASK                                                                   (0x1 << RTL9300_HSA_DATA0_ORG_OTAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_ORG_ITAG_IF_OFFSET                                                                 (11)
  #define RTL9300_HSA_DATA0_ORG_ITAG_IF_MASK                                                                   (0x1 << RTL9300_HSA_DATA0_ORG_ITAG_IF_OFFSET)
  #define RTL9300_HSA_DATA0_IPV6_OFFSET                                                                        (10)
  #define RTL9300_HSA_DATA0_IPV6_MASK                                                                          (0x1 << RTL9300_HSA_DATA0_IPV6_OFFSET)
  #define RTL9300_HSA_DATA0_LLC_OTHER_OFFSET                                                                   (9)
  #define RTL9300_HSA_DATA0_LLC_OTHER_MASK                                                                     (0x1 << RTL9300_HSA_DATA0_LLC_OTHER_OFFSET)
  #define RTL9300_HSA_DATA0_PPPOE_OFFSET                                                                       (8)
  #define RTL9300_HSA_DATA0_PPPOE_MASK                                                                         (0x1 << RTL9300_HSA_DATA0_PPPOE_OFFSET)
  #define RTL9300_HSA_DATA0_RFC1042_OFFSET                                                                     (7)
  #define RTL9300_HSA_DATA0_RFC1042_MASK                                                                       (0x1 << RTL9300_HSA_DATA0_RFC1042_OFFSET)
  #define RTL9300_HSA_DATA0_SPA_OFFSET                                                                         (2)
  #define RTL9300_HSA_DATA0_SPA_MASK                                                                           (0x1F << RTL9300_HSA_DATA0_SPA_OFFSET)
  #define RTL9300_HSA_DATA0_ERR_PKT_OFFSET                                                                     (1)
  #define RTL9300_HSA_DATA0_ERR_PKT_MASK                                                                       (0x1 << RTL9300_HSA_DATA0_ERR_PKT_OFFSET)
  #define RTL9300_HSA_DATA0_IPV4_OFFSET                                                                        (0)
  #define RTL9300_HSA_DATA0_IPV4_MASK                                                                          (0x1 << RTL9300_HSA_DATA0_IPV4_OFFSET)

#define RTL9300_HSA_DATA1_ADDR                                                                                 (0xAD04)
  #define RTL9300_HSA_DATA1_RVID_OFFSET                                                                        (20)
  #define RTL9300_HSA_DATA1_RVID_MASK                                                                          (0xFFF << RTL9300_HSA_DATA1_RVID_OFFSET)
  #define RTL9300_HSA_DATA1_ORG_OTPID_IDX_OFFSET                                                               (18)
  #define RTL9300_HSA_DATA1_ORG_OTPID_IDX_MASK                                                                 (0x3 << RTL9300_HSA_DATA1_ORG_OTPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA1_ORG_ITPID_IDX_OFFSET                                                               (16)
  #define RTL9300_HSA_DATA1_ORG_ITPID_IDX_MASK                                                                 (0x3 << RTL9300_HSA_DATA1_ORG_ITPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA1_ORG_OTAG_OFFSET                                                                    (0)
  #define RTL9300_HSA_DATA1_ORG_OTAG_MASK                                                                      (0xFFFF << RTL9300_HSA_DATA1_ORG_OTAG_OFFSET)

#define RTL9300_HSA_DATA2_ADDR                                                                                 (0xAD08)
  #define RTL9300_HSA_DATA2_EACL_OVID_OFFSET                                                                   (27)
  #define RTL9300_HSA_DATA2_EACL_OVID_MASK                                                                     (0x1 << RTL9300_HSA_DATA2_EACL_OVID_OFFSET)
  #define RTL9300_HSA_DATA2_ROUTE_TTL_OFFSET                                                                   (26)
  #define RTL9300_HSA_DATA2_ROUTE_TTL_MASK                                                                     (0x1 << RTL9300_HSA_DATA2_ROUTE_TTL_OFFSET)
  #define RTL9300_HSA_DATA2_HASH_FULL_OFFSET                                                                   (25)
  #define RTL9300_HSA_DATA2_HASH_FULL_MASK                                                                     (0x1 << RTL9300_HSA_DATA2_HASH_FULL_OFFSET)
  #define RTL9300_HSA_DATA2_INV_SA_OFFSET                                                                      (24)
  #define RTL9300_HSA_DATA2_INV_SA_MASK                                                                        (0x1 << RTL9300_HSA_DATA2_INV_SA_OFFSET)
  #define RTL9300_HSA_DATA2_TBU_OFFSET                                                                         (21)
  #define RTL9300_HSA_DATA2_TBU_MASK                                                                           (0x7 << RTL9300_HSA_DATA2_TBU_OFFSET)
  #define RTL9300_HSA_DATA2_SA_PID_OFFSET                                                                      (15)
  #define RTL9300_HSA_DATA2_SA_PID_MASK                                                                        (0x3F << RTL9300_HSA_DATA2_SA_PID_OFFSET)
  #define RTL9300_HSA_DATA2_DA_PID_OFFSET                                                                      (4)
  #define RTL9300_HSA_DATA2_DA_PID_MASK                                                                        (0x7FF << RTL9300_HSA_DATA2_DA_PID_OFFSET)
  #define RTL9300_HSA_DATA2_SWAP_MAC_OFFSET                                                                    (3)
  #define RTL9300_HSA_DATA2_SWAP_MAC_MASK                                                                      (0x1 << RTL9300_HSA_DATA2_SWAP_MAC_OFFSET)
  #define RTL9300_HSA_DATA2_COLOR_OFFSET                                                                       (1)
  #define RTL9300_HSA_DATA2_COLOR_MASK                                                                         (0x3 << RTL9300_HSA_DATA2_COLOR_OFFSET)
  #define RTL9300_HSA_DATA2_RVID_SEL_OFFSET                                                                    (0)
  #define RTL9300_HSA_DATA2_RVID_SEL_MASK                                                                      (0x1 << RTL9300_HSA_DATA2_RVID_SEL_OFFSET)

#define RTL9300_HSA_DATA3_ADDR                                                                                 (0xAD0C)
  #define RTL9300_HSA_DATA3_NEW_OTAG_OFFSET                                                                    (16)
  #define RTL9300_HSA_DATA3_NEW_OTAG_MASK                                                                      (0xFFFF << RTL9300_HSA_DATA3_NEW_OTAG_OFFSET)
  #define RTL9300_HSA_DATA3_NEW_ITAG_OFFSET                                                                    (0)
  #define RTL9300_HSA_DATA3_NEW_ITAG_MASK                                                                      (0xFFFF << RTL9300_HSA_DATA3_NEW_ITAG_OFFSET)

#define RTL9300_HSA_DATA4_ADDR                                                                                 (0xAD10)
  #define RTL9300_HSA_DATA4_ACL_TOS_OFFSET                                                                     (31)
  #define RTL9300_HSA_DATA4_ACL_TOS_MASK                                                                       (0x1 << RTL9300_HSA_DATA4_ACL_TOS_OFFSET)
  #define RTL9300_HSA_DATA4_NEW_TOS_OFFSET                                                                     (23)
  #define RTL9300_HSA_DATA4_NEW_TOS_MASK                                                                       (0xFF << RTL9300_HSA_DATA4_NEW_TOS_OFFSET)
  #define RTL9300_HSA_DATA4_INTERNAL_PRI_OFFSET                                                                (20)
  #define RTL9300_HSA_DATA4_INTERNAL_PRI_MASK                                                                  (0x7 << RTL9300_HSA_DATA4_INTERNAL_PRI_OFFSET)
  #define RTL9300_HSA_DATA4_ASTAGSTS_OFFSET                                                                    (19)
  #define RTL9300_HSA_DATA4_ASTAGSTS_MASK                                                                      (0x1 << RTL9300_HSA_DATA4_ASTAGSTS_OFFSET)
  #define RTL9300_HSA_DATA4_ALE_OTPID_OFFSET                                                                   (18)
  #define RTL9300_HSA_DATA4_ALE_OTPID_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_ALE_OTPID_OFFSET)
  #define RTL9300_HSA_DATA4_C2SC_OPRIO_OFFSET                                                                  (17)
  #define RTL9300_HSA_DATA4_C2SC_OPRIO_MASK                                                                    (0x1 << RTL9300_HSA_DATA4_C2SC_OPRIO_OFFSET)
  #define RTL9300_HSA_DATA4_EACL_OPRIO_OFFSET                                                                  (16)
  #define RTL9300_HSA_DATA4_EACL_OPRIO_MASK                                                                    (0x1 << RTL9300_HSA_DATA4_EACL_OPRIO_OFFSET)
  #define RTL9300_HSA_DATA4_EACL_IPRIO_OFFSET                                                                  (15)
  #define RTL9300_HSA_DATA4_EACL_IPRIO_MASK                                                                    (0x1 << RTL9300_HSA_DATA4_EACL_IPRIO_OFFSET)
  #define RTL9300_HSA_DATA4_C2SC_IPRIO_OFFSET                                                                  (14)
  #define RTL9300_HSA_DATA4_C2SC_IPRIO_MASK                                                                    (0x1 << RTL9300_HSA_DATA4_C2SC_IPRIO_OFFSET)
  #define RTL9300_HSA_DATA4_EACL_ITAG_OFFSET                                                                   (13)
  #define RTL9300_HSA_DATA4_EACL_ITAG_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_EACL_ITAG_OFFSET)
  #define RTL9300_HSA_DATA4_EACL_OTAG_OFFSET                                                                   (12)
  #define RTL9300_HSA_DATA4_EACL_OTAG_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_EACL_OTAG_OFFSET)
  #define RTL9300_HSA_DATA4_C2SC_ITAG_OFFSET                                                                   (11)
  #define RTL9300_HSA_DATA4_C2SC_ITAG_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_C2SC_ITAG_OFFSET)
  #define RTL9300_HSA_DATA4_C2SC_OTAG_OFFSET                                                                   (10)
  #define RTL9300_HSA_DATA4_C2SC_OTAG_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_C2SC_OTAG_OFFSET)
  #define RTL9300_HSA_DATA4_ITAG_STATUS_OFFSET                                                                 (8)
  #define RTL9300_HSA_DATA4_ITAG_STATUS_MASK                                                                   (0x3 << RTL9300_HSA_DATA4_ITAG_STATUS_OFFSET)
  #define RTL9300_HSA_DATA4_OTAG_STATUS_OFFSET                                                                 (6)
  #define RTL9300_HSA_DATA4_OTAG_STATUS_MASK                                                                   (0x3 << RTL9300_HSA_DATA4_OTAG_STATUS_OFFSET)
  #define RTL9300_HSA_DATA4_EACL_IVID_OFFSET                                                                   (5)
  #define RTL9300_HSA_DATA4_EACL_IVID_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_EACL_IVID_OFFSET)
  #define RTL9300_HSA_DATA4_OTPID_IDX_OFFSET                                                                   (3)
  #define RTL9300_HSA_DATA4_OTPID_IDX_MASK                                                                     (0x3 << RTL9300_HSA_DATA4_OTPID_IDX_OFFSET)
  #define RTL9300_HSA_DATA4_ALE_ITPID_OFFSET                                                                   (2)
  #define RTL9300_HSA_DATA4_ALE_ITPID_MASK                                                                     (0x1 << RTL9300_HSA_DATA4_ALE_ITPID_OFFSET)
  #define RTL9300_HSA_DATA4_ITPID_IDX_OFFSET                                                                   (0)
  #define RTL9300_HSA_DATA4_ITPID_IDX_MASK                                                                     (0x3 << RTL9300_HSA_DATA4_ITPID_IDX_OFFSET)

#define RTL9300_HSA_DATA5_ADDR                                                                                 (0xAD14)
  #define RTL9300_HSA_DATA5_TRK_PMV_OFFSET                                                                     (27)
  #define RTL9300_HSA_DATA5_TRK_PMV_MASK                                                                       (0x1 << RTL9300_HSA_DATA5_TRK_PMV_OFFSET)
  #define RTL9300_HSA_DATA5_ATK_HIT_OFFSET                                                                     (26)
  #define RTL9300_HSA_DATA5_ATK_HIT_MASK                                                                       (0x1 << RTL9300_HSA_DATA5_ATK_HIT_OFFSET)
  #define RTL9300_HSA_DATA5_ATK_TYPE_OFFSET                                                                    (22)
  #define RTL9300_HSA_DATA5_ATK_TYPE_MASK                                                                      (0xF << RTL9300_HSA_DATA5_ATK_TYPE_OFFSET)
  #define RTL9300_HSA_DATA5_L3_ROUTE_SA_OFFSET                                                                 (21)
  #define RTL9300_HSA_DATA5_L3_ROUTE_SA_MASK                                                                   (0x1 << RTL9300_HSA_DATA5_L3_ROUTE_SA_OFFSET)
  #define RTL9300_HSA_DATA5_L3_ROUTE_DA_OFFSET                                                                 (20)
  #define RTL9300_HSA_DATA5_L3_ROUTE_DA_MASK                                                                   (0x1 << RTL9300_HSA_DATA5_L3_ROUTE_DA_OFFSET)
  #define RTL9300_HSA_DATA5_ACL_HIT_OFFSET                                                                     (19)
  #define RTL9300_HSA_DATA5_ACL_HIT_MASK                                                                       (0x1 << RTL9300_HSA_DATA5_ACL_HIT_OFFSET)
  #define RTL9300_HSA_DATA5_ACL_IDX_OFFSET                                                                     (8)
  #define RTL9300_HSA_DATA5_ACL_IDX_MASK                                                                       (0x7FF << RTL9300_HSA_DATA5_ACL_IDX_OFFSET)
  #define RTL9300_HSA_DATA5_EAV_CLASS_A_OFFSET                                                                 (7)
  #define RTL9300_HSA_DATA5_EAV_CLASS_A_MASK                                                                   (0x1 << RTL9300_HSA_DATA5_EAV_CLASS_A_OFFSET)
  #define RTL9300_HSA_DATA5_EAV_CLASS_B_OFFSET                                                                 (6)
  #define RTL9300_HSA_DATA5_EAV_CLASS_B_MASK                                                                   (0x1 << RTL9300_HSA_DATA5_EAV_CLASS_B_OFFSET)
  #define RTL9300_HSA_DATA5_REASON_OFFSET                                                                      (0)
  #define RTL9300_HSA_DATA5_REASON_MASK                                                                        (0x3F << RTL9300_HSA_DATA5_REASON_OFFSET)

#define RTL9300_HSA_DATA6_ADDR                                                                                 (0xAD18)
  #define RTL9300_HSA_DATA6_ENDPG_OFFSET                                                                       (12)
  #define RTL9300_HSA_DATA6_ENDPG_MASK                                                                         (0xFFF << RTL9300_HSA_DATA6_ENDPG_OFFSET)
  #define RTL9300_HSA_DATA6_IPMC_QID_OFFSET                                                                    (11)
  #define RTL9300_HSA_DATA6_IPMC_QID_MASK                                                                      (0x1 << RTL9300_HSA_DATA6_IPMC_QID_OFFSET)
  #define RTL9300_HSA_DATA6_IPMC_PKT_OFFSET                                                                    (10)
  #define RTL9300_HSA_DATA6_IPMC_PKT_MASK                                                                      (0x1 << RTL9300_HSA_DATA6_IPMC_PKT_OFFSET)
  #define RTL9300_HSA_DATA6_PMV_FORBID_OFFSET                                                                  (9)
  #define RTL9300_HSA_DATA6_PMV_FORBID_MASK                                                                    (0x1 << RTL9300_HSA_DATA6_PMV_FORBID_OFFSET)
  #define RTL9300_HSA_DATA6_NEW_SA_OFFSET                                                                      (8)
  #define RTL9300_HSA_DATA6_NEW_SA_MASK                                                                        (0x1 << RTL9300_HSA_DATA6_NEW_SA_OFFSET)
  #define RTL9300_HSA_DATA6_MAC_CST_OFFSET                                                                     (7)
  #define RTL9300_HSA_DATA6_MAC_CST_MASK                                                                       (0x1 << RTL9300_HSA_DATA6_MAC_CST_OFFSET)
  #define RTL9300_HSA_DATA6_DYN_L2_PMV_OFFSET                                                                  (6)
  #define RTL9300_HSA_DATA6_DYN_L2_PMV_MASK                                                                    (0x1 << RTL9300_HSA_DATA6_DYN_L2_PMV_OFFSET)
  #define RTL9300_HSA_DATA6_STC_L2_PMV_OFFSET                                                                  (5)
  #define RTL9300_HSA_DATA6_STC_L2_PMV_MASK                                                                    (0x1 << RTL9300_HSA_DATA6_STC_L2_PMV_OFFSET)
  #define RTL9300_HSA_DATA6_PMV_ORGPORT_OFFSET                                                                 (0)
  #define RTL9300_HSA_DATA6_PMV_ORGPORT_MASK                                                                   (0x1F << RTL9300_HSA_DATA6_PMV_ORGPORT_OFFSET)

#define RTL9300_HSA_DATA7_ADDR                                                                                 (0xAD1C)
  #define RTL9300_HSA_DATA7_MIR_NOR_FWD_OFFSET                                                                 (26)
  #define RTL9300_HSA_DATA7_MIR_NOR_FWD_MASK                                                                   (0xF << RTL9300_HSA_DATA7_MIR_NOR_FWD_OFFSET)
  #define RTL9300_HSA_DATA7_DYGASP_OFFSET                                                                      (25)
  #define RTL9300_HSA_DATA7_DYGASP_MASK                                                                        (0x1 << RTL9300_HSA_DATA7_DYGASP_OFFSET)
  #define RTL9300_HSA_DATA7_DPC_OFFSET                                                                         (20)
  #define RTL9300_HSA_DATA7_DPC_MASK                                                                           (0x1F << RTL9300_HSA_DATA7_DPC_OFFSET)
  #define RTL9300_HSA_DATA7_PGCNT_OFFSET                                                                       (14)
  #define RTL9300_HSA_DATA7_PGCNT_MASK                                                                         (0x3F << RTL9300_HSA_DATA7_PGCNT_OFFSET)
  #define RTL9300_HSA_DATA7_PKTLEN_OFFSET                                                                      (0)
  #define RTL9300_HSA_DATA7_PKTLEN_MASK                                                                        (0x3FFF << RTL9300_HSA_DATA7_PKTLEN_OFFSET)

#define RTL9300_HSA_DATA8_ADDR                                                                                 (0xAD20)
  #define RTL9300_HSA_DATA8_IPMC_LST_CP_OFFSET                                                                 (24)
  #define RTL9300_HSA_DATA8_IPMC_LST_CP_MASK                                                                   (0x1 << RTL9300_HSA_DATA8_IPMC_LST_CP_OFFSET)
  #define RTL9300_HSA_DATA8_IPMC_FST_CP_OFFSET                                                                 (23)
  #define RTL9300_HSA_DATA8_IPMC_FST_CP_MASK                                                                   (0x1 << RTL9300_HSA_DATA8_IPMC_FST_CP_OFFSET)
  #define RTL9300_HSA_DATA8_IPMC_UC_CP_OFFSET                                                                  (22)
  #define RTL9300_HSA_DATA8_IPMC_UC_CP_MASK                                                                    (0x1 << RTL9300_HSA_DATA8_IPMC_UC_CP_OFFSET)
  #define RTL9300_HSA_DATA8_IPMC_PKT_TYPE_OFFSET                                                               (20)
  #define RTL9300_HSA_DATA8_IPMC_PKT_TYPE_MASK                                                                 (0x3 << RTL9300_HSA_DATA8_IPMC_PKT_TYPE_OFFSET)
  #define RTL9300_HSA_DATA8_MIR4_INFO_OFFSET                                                                   (15)
  #define RTL9300_HSA_DATA8_MIR4_INFO_MASK                                                                     (0x1F << RTL9300_HSA_DATA8_MIR4_INFO_OFFSET)
  #define RTL9300_HSA_DATA8_MIR3_INFO_OFFSET                                                                   (10)
  #define RTL9300_HSA_DATA8_MIR3_INFO_MASK                                                                     (0x1F << RTL9300_HSA_DATA8_MIR3_INFO_OFFSET)
  #define RTL9300_HSA_DATA8_MIR2_INFO_OFFSET                                                                   (5)
  #define RTL9300_HSA_DATA8_MIR2_INFO_MASK                                                                     (0x1F << RTL9300_HSA_DATA8_MIR2_INFO_OFFSET)
  #define RTL9300_HSA_DATA8_MIR1_INFO_OFFSET                                                                   (0)
  #define RTL9300_HSA_DATA8_MIR1_INFO_MASK                                                                     (0x1F << RTL9300_HSA_DATA8_MIR1_INFO_OFFSET)

#define RTL9300_HSA_DATA9_ADDR                                                                                 (0xAD24)
  #define RTL9300_HSA_DATA9_DPM_OFFSET                                                                         (0)
  #define RTL9300_HSA_DATA9_DPM_MASK                                                                           (0x1FFFFFFF << RTL9300_HSA_DATA9_DPM_OFFSET)

#define RTL9300_HSA_DATA10_ADDR                                                                                (0xAD28)
  #define RTL9300_HSA_DATA10_NOR_QID_31_0_OFFSET                                                               (0)
  #define RTL9300_HSA_DATA10_NOR_QID_31_0_MASK                                                                 (0xFFFFFFFF << RTL9300_HSA_DATA10_NOR_QID_31_0_OFFSET)

#define RTL9300_HSA_DATA11_ADDR                                                                                (0xAD2C)
  #define RTL9300_HSA_DATA11_NOR_QID_63_32_OFFSET                                                              (0)
  #define RTL9300_HSA_DATA11_NOR_QID_63_32_MASK                                                                (0xFFFFFFFF << RTL9300_HSA_DATA11_NOR_QID_63_32_OFFSET)

#define RTL9300_HSA_DATA12_ADDR                                                                                (0xAD30)
  #define RTL9300_HSA_DATA12_CPU_QID_OFFSET                                                                    (20)
  #define RTL9300_HSA_DATA12_CPU_QID_MASK                                                                      (0x1F << RTL9300_HSA_DATA12_CPU_QID_OFFSET)
  #define RTL9300_HSA_DATA12_NOR_QID_83_64_OFFSET                                                              (0)
  #define RTL9300_HSA_DATA12_NOR_QID_83_64_MASK                                                                (0xFFFFF << RTL9300_HSA_DATA12_NOR_QID_83_64_OFFSET)

#define RTL9300_HSA_DATA13_ADDR                                                                                (0xAD34)
  #define RTL9300_HSA_DATA13_STRPG_OFFSET                                                                      (0)
  #define RTL9300_HSA_DATA13_STRPG_MASK                                                                        (0xFFF << RTL9300_HSA_DATA13_STRPG_OFFSET)

/*
 * Feature: Debugging (ALE, Loopback, Drop Mechanism, FC and QM) 
 */
#define RTL9300_TEST_MODE_ALE_CTRL_ADDR                                                                        (0xACE8)
  #define RTL9300_TEST_MODE_ALE_CTRL_LATCH_OFFSET                                                              (1)
  #define RTL9300_TEST_MODE_ALE_CTRL_LATCH_MASK                                                                (0x1 << RTL9300_TEST_MODE_ALE_CTRL_LATCH_OFFSET)
  #define RTL9300_TEST_MODE_ALE_CTRL_EN_OFFSET                                                                 (0)
  #define RTL9300_TEST_MODE_ALE_CTRL_EN_MASK                                                                   (0x1 << RTL9300_TEST_MODE_ALE_CTRL_EN_OFFSET)

#define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_ADDR                                                              (0xCF18)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_LATCH_OFFSET                                                    (1)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_LATCH_MASK                                                      (0x1 << RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_LATCH_OFFSET)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_EN_OFFSET                                                       (0)
  #define RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_EN_MASK                                                         (0x1 << RTL9300_TEST_MODE_ALE_HSB_MULTI_CTRL_EN_OFFSET)

#define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_ADDR                                                              (0x7974)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_OFFSET                                                      (2)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_MASK                                                        (0xFF << RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_OFFSET)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_OFFSET                                                  (1)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_MASK                                                    (0x1 << RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_OFFSET)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_OFFSET                                                       (0)
  #define RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_MASK                                                         (0x1 << RTL9300_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_OFFSET)

#define RTL9300_REP_Q_DBG_CTRL_ADDR                                                                            (0x102CC)
  #define RTL9300_REP_Q_DBG_CTRL_REP_QUEUE_EMPTY_OFFSET                                                        (2)
  #define RTL9300_REP_Q_DBG_CTRL_REP_QUEUE_EMPTY_MASK                                                          (0x1 << RTL9300_REP_Q_DBG_CTRL_REP_QUEUE_EMPTY_OFFSET)
  #define RTL9300_REP_Q_DBG_CTRL_REP_QUEUE_FETCH_OFFSET                                                        (1)
  #define RTL9300_REP_Q_DBG_CTRL_REP_QUEUE_FETCH_MASK                                                          (0x1 << RTL9300_REP_Q_DBG_CTRL_REP_QUEUE_FETCH_OFFSET)
  #define RTL9300_REP_Q_DBG_CTRL_STICK_REP_QUEUE_OFFSET                                                        (0)
  #define RTL9300_REP_Q_DBG_CTRL_STICK_REP_QUEUE_MASK                                                          (0x1 << RTL9300_REP_Q_DBG_CTRL_STICK_REP_QUEUE_OFFSET)

/*
 * Feature: Smart Packet Generator 
 */
#define RTL9300_SPG_GLB_CTRL_ADDR                                                                              (0x7978)
  #define RTL9300_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET                                                               (1)
  #define RTL9300_SPG_GLB_CTRL_GRP_TX_CMD_MASK                                                                 (0x3 << RTL9300_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET)
  #define RTL9300_SPG_GLB_CTRL_SPG_MODE_OFFSET                                                                 (0)
  #define RTL9300_SPG_GLB_CTRL_SPG_MODE_MASK                                                                   (0x1 << RTL9300_SPG_GLB_CTRL_SPG_MODE_OFFSET)

#define RTL9300_PKB_ACC_DEBUG_CTRL_ADDR                                                                        (0xD42C)
  #define RTL9300_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_OFFSET                                                     (0)
  #define RTL9300_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_MASK                                                       (0x1 << RTL9300_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_OFFSET)

#define RTL9300_SPG_PORT_TX_GRP_CTRL_ADDR                                                                      (0x797C)
  #define RTL9300_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET                                                      (0)
  #define RTL9300_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_MASK                                                        (0xFFFFFFF << RTL9300_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET)

#define RTL9300_SPG_GLOBAL_STS_ADDR                                                                            (0x7980)
  #define RTL9300_SPG_GLOBAL_STS_TX_DONE_PORT_OFFSET                                                           (0)
  #define RTL9300_SPG_GLOBAL_STS_TX_DONE_PORT_MASK                                                             (0xFFFFFFF << RTL9300_SPG_GLOBAL_STS_TX_DONE_PORT_OFFSET)

#define RTL9300_SPG_PORT_IPG_CTRL_ADDR(port)                                                                   (0x3224 + (((port) << 6))) /* port: 0-28 */
  #define RTL9300_SPG_PORT_IPG_CTRL_IPG_LEN_OFFSET                                                             (0)
  #define RTL9300_SPG_PORT_IPG_CTRL_IPG_LEN_MASK                                                               (0xFFFFF << RTL9300_SPG_PORT_IPG_CTRL_IPG_LEN_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_H_ADDR(port)                                                                  (0x3D10 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_OFFSET                                                       (0)
  #define RTL9300_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_MASK                                                         (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_L_ADDR(port)                                                                  (0x3D14 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_OFFSET                                                        (0)
  #define RTL9300_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_MASK                                                          (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_DBG_H_ADDR(port)                                                              (0x3D18 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_OFFSET                                               (0)
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_MASK                                                 (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_OFFSET)

#define RTL9300_SPG_PORT_PKT_CNT_DBG_L_ADDR(port)                                                              (0x3D1C + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_OFFSET                                                (0)
  #define RTL9300_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_MASK                                                  (0xFFFFFFFF << RTL9300_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL0_ADDR(port)                                                              (0x3D20 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_OFFSET                                                   (13)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_MASK                                                     (0x1 << RTL9300_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_OFFSET                                                (11)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_OFFSET                                                (9)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_OFFSET                                              (7)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_MASK                                                (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_RNDM_OFFSET_0_OFFSET                                           (2)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_RNDM_OFFSET_0_MASK                                             (0x1F << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_RNDM_OFFSET_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_MASK                                             (0x3 << RTL9300_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL1_ADDR(port)                                                              (0x3D24 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL1_STREAM_PKT_CNT_0_OFFSET                                               (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL1_STREAM_PKT_CNT_0_MASK                                                 (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM0_CTRL1_STREAM_PKT_CNT_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL2_ADDR(port)                                                              (0x3D28 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_START_0_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_START_0_MASK                                           (0x3FFF << RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_START_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_END_0_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_END_0_MASK                                             (0x3FFF << RTL9300_SPG_PORT_STREAM0_CTRL2_STREAM_LEN_RNG_END_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL3_ADDR(port)                                                              (0x3D2C + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_DA_REPEAT_CNT_0_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_DA_REPEAT_CNT_0_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_DA_REPEAT_CNT_0_OFFSET)
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_SA_REPEAT_CNT_0_OFFSET                                         (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_SA_REPEAT_CNT_0_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM0_CTRL3_STREAM_SA_REPEAT_CNT_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM0_CTRL4_ADDR(port)                                                              (0x3D30 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM0_CTRL4_STREAM_REPEAT_CONTENT_0_OFFSET                                        (0)
  #define RTL9300_SPG_PORT_STREAM0_CTRL4_STREAM_REPEAT_CONTENT_0_MASK                                          (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM0_CTRL4_STREAM_REPEAT_CONTENT_0_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL0_ADDR(port)                                                              (0x3D34 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_BAD_CRC_EN_1_OFFSET                                                   (13)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_BAD_CRC_EN_1_MASK                                                     (0x1 << RTL9300_SPG_PORT_STREAM1_CTRL0_BAD_CRC_EN_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_DA_MOD_1_OFFSET                                                (11)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_DA_MOD_1_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_DA_MOD_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_SA_MOD_1_OFFSET                                                (9)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_SA_MOD_1_MASK                                                  (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_SA_MOD_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_LEN_TYPE_1_OFFSET                                              (7)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_LEN_TYPE_1_MASK                                                (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_LEN_TYPE_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_RNDM_OFFSET_1_OFFSET                                           (2)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_RNDM_OFFSET_1_MASK                                             (0x1F << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_RNDM_OFFSET_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_MOD_1_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_MOD_1_MASK                                             (0x3 << RTL9300_SPG_PORT_STREAM1_CTRL0_STREAM_CONTENT_MOD_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL1_ADDR(port)                                                              (0x3D38 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL1_STREAM_PKT_CNT_1_OFFSET                                               (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL1_STREAM_PKT_CNT_1_MASK                                                 (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM1_CTRL1_STREAM_PKT_CNT_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL2_ADDR(port)                                                              (0x3D3C + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_START_1_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_START_1_MASK                                           (0x3FFF << RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_START_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_END_1_OFFSET                                           (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_END_1_MASK                                             (0x3FFF << RTL9300_SPG_PORT_STREAM1_CTRL2_STREAM_LEN_RNG_END_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL3_ADDR(port)                                                              (0x3D40 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_DA_REPEAT_CNT_1_OFFSET                                         (16)
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_DA_REPEAT_CNT_1_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_DA_REPEAT_CNT_1_OFFSET)
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_SA_REPEAT_CNT_1_OFFSET                                         (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_SA_REPEAT_CNT_1_MASK                                           (0x7FFF << RTL9300_SPG_PORT_STREAM1_CTRL3_STREAM_SA_REPEAT_CNT_1_OFFSET)

#define RTL9300_SPG_PORT_STREAM1_CTRL4_ADDR(port)                                                              (0x3D44 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_STREAM1_CTRL4_STREAM_REPEAT_CONTENT_1_OFFSET                                        (0)
  #define RTL9300_SPG_PORT_STREAM1_CTRL4_STREAM_REPEAT_CONTENT_1_MASK                                          (0xFFFFFFFF << RTL9300_SPG_PORT_STREAM1_CTRL4_STREAM_REPEAT_CONTENT_1_OFFSET)

#define RTL9300_SPG_PB_ACCESS_CTRL0_ADDR                                                                       (0xD430)
  #define RTL9300_SPG_PB_ACCESS_CTRL0_PB_INDEX_OFFSET                                                          (0)
  #define RTL9300_SPG_PB_ACCESS_CTRL0_PB_INDEX_MASK                                                            (0x3F << RTL9300_SPG_PB_ACCESS_CTRL0_PB_INDEX_OFFSET)

#define RTL9300_SPG_PB_ACCESS_CTRL1_ADDR                                                                       (0xD434)
  #define RTL9300_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_OFFSET                                                       (0)
  #define RTL9300_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_MASK                                                         (0xFFFFFFFF << RTL9300_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_OFFSET)

#define RTL9300_SPG_PB_ACCESS_CTRL2_ADDR                                                                       (0xD438)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TRIG_OFFSET                                                           (31)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TRIG_MASK                                                             (0x1 << RTL9300_SPG_PB_ACCESS_CTRL2_PB_TRIG_OFFSET)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TYPE_OFFSET                                                           (30)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_TYPE_MASK                                                             (0x1 << RTL9300_SPG_PB_ACCESS_CTRL2_PB_TYPE_OFFSET)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_OFFSET                                                     (8)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_MASK                                                       (0xFF << RTL9300_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_OFFSET)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_OFFSET                                                     (0)
  #define RTL9300_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_MASK                                                       (0xFF << RTL9300_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_OFFSET)

#define RTL9300_SPG_PORT_INDEX_CTRL0_ADDR(port)                                                                (0x3D48 + (((port) << 9))) /* port: 0-27 */
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S1_INDEX_OFFSET                                                   (16)
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S1_INDEX_MASK                                                     (0xFFF << RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S1_INDEX_OFFSET)
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S0_INDEX_OFFSET                                                   (0)
  #define RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S0_INDEX_MASK                                                     (0xFFF << RTL9300_SPG_PORT_INDEX_CTRL0_PORT0_S0_INDEX_OFFSET)

#define RTL9300_SPG_GLOBAL_INDEX_CTRL0_ADDR(index)                                                             (0xD43C + (((index) << 2))) /* index: 0-27 */
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_1_OFFSET                                                 (16)
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_1_MASK                                                   (0xFFF << RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_1_OFFSET)
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_OFFSET                                                   (0)
  #define RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_MASK                                                     (0xFFF << RTL9300_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_2N_OFFSET)

/*
 * Feature: Auto Recovery 
 */
#define RTL9300_RXPORT_DSC_STS_ADDR(port)                                                                      (0x102D0 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_RXPORT_DSC_STS_RXPORT_DSC_STS_OFFSET(port)                                                   (port % 0x1D)
  #define RTL9300_RXPORT_DSC_STS_RXPORT_DSC_STS_MASK(port)                                                     (0x1 << RTL9300_RXPORT_DSC_STS_RXPORT_DSC_STS_OFFSET(port))

#define RTL9300_RXPORT_DSC_ERR_ADDR(port)                                                                      (0x102D4 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_RXPORT_DSC_ERR_RXPORT_DSC_ERR_OFFSET(port)                                                   (port % 0x1D)
  #define RTL9300_RXPORT_DSC_ERR_RXPORT_DSC_ERR_MASK(port)                                                     (0x1 << RTL9300_RXPORT_DSC_ERR_RXPORT_DSC_ERR_OFFSET(port))

#define RTL9300_SW_Q_RST_SYS_THR_ADDR                                                                          (0x102D8)
  #define RTL9300_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_OFFSET                                                     (0)
  #define RTL9300_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_MASK                                                       (0xFFF << RTL9300_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_OFFSET)

#define RTL9300_SW_Q_RST_P_THR_ADDR(port)                                                                      (0x102DC + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET                                                         (0)
  #define RTL9300_SW_Q_RST_P_THR_SW_Q_RST_P_THR_MASK                                                           (0xFFF << RTL9300_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET)

#define RTL9300_LD_TX_DSC_STS_ADDR(port)                                                                       (0x10350 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_LD_TX_DSC_STS_LD_TX_DSC_STS_OFFSET(port)                                                     (port % 0x1D)
  #define RTL9300_LD_TX_DSC_STS_LD_TX_DSC_STS_MASK(port)                                                       (0x1 << RTL9300_LD_TX_DSC_STS_LD_TX_DSC_STS_OFFSET(port))

#define RTL9300_LD_TX_DSC_ERR_ADDR(port)                                                                       (0x10354 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_LD_TX_DSC_ERR_LD_TX_DSC_ERR_OFFSET(port)                                                     (port % 0x1D)
  #define RTL9300_LD_TX_DSC_ERR_LD_TX_DSC_ERR_MASK(port)                                                       (0x1 << RTL9300_LD_TX_DSC_ERR_LD_TX_DSC_ERR_OFFSET(port))

#define RTL9300_TX_DSC_CHK_TMR_ADDR                                                                            (0x10358)
  #define RTL9300_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET                                                         (0)
  #define RTL9300_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_MASK                                                           (0xF << RTL9300_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET)

#define RTL9300_RXFIFO_STS_ADDR(port)                                                                          (0x1035C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_RXFIFO_STS_RXFIFO_STS_OFFSET(port)                                                           (port % 0x1D)
  #define RTL9300_RXFIFO_STS_RXFIFO_STS_MASK(port)                                                             (0x1 << RTL9300_RXFIFO_STS_RXFIFO_STS_OFFSET(port))

#define RTL9300_RXFIFO_ERR_ADDR(port)                                                                          (0x10360 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_RXFIFO_ERR_RXFIFO_ERR_OFFSET(port)                                                           (port % 0x1D)
  #define RTL9300_RXFIFO_ERR_RXFIFO_ERR_MASK(port)                                                             (0x1 << RTL9300_RXFIFO_ERR_RXFIFO_ERR_OFFSET(port))

#define RTL9300_TXFIFO_RDEMPTY_STS_ADDR(port)                                                                  (0x10364 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_OFFSET(port)                                           (port % 0x1D)
  #define RTL9300_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_MASK(port)                                             (0x1 << RTL9300_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_OFFSET(port))

#define RTL9300_TXFIFO_RDEMPTY_ERR_ADDR(port)                                                                  (0x10368 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TXFIFO_RDEMPTY_ERR_TXFIFO_RDEMPTY_ERR_OFFSET(port)                                           (port % 0x1D)
  #define RTL9300_TXFIFO_RDEMPTY_ERR_TXFIFO_RDEMPTY_ERR_MASK(port)                                             (0x1 << RTL9300_TXFIFO_RDEMPTY_ERR_TXFIFO_RDEMPTY_ERR_OFFSET(port))

#define RTL9300_PINGPONG_PLUS_STS_ADDR(port)                                                                   (0x1036C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_OFFSET(port)                                             (port % 0x1D)
  #define RTL9300_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_MASK(port)                                               (0x1 << RTL9300_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_OFFSET(port))

#define RTL9300_PINGPONG_PLUS_ERR_ADDR(port)                                                                   (0x10370 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_PINGPONG_PLUS_ERR_PINGPONG_PLUS_ERR_OFFSET(port)                                             (port % 0x1D)
  #define RTL9300_PINGPONG_PLUS_ERR_PINGPONG_PLUS_ERR_MASK(port)                                               (0x1 << RTL9300_PINGPONG_PLUS_ERR_PINGPONG_PLUS_ERR_OFFSET(port))

#define RTL9300_TOKEN_STS_ADDR(port)                                                                           (0x10374 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TOKEN_STS_TOKEN_STS_OFFSET(port)                                                             (port % 0x1D)
  #define RTL9300_TOKEN_STS_TOKEN_STS_MASK(port)                                                               (0x1 << RTL9300_TOKEN_STS_TOKEN_STS_OFFSET(port))

#define RTL9300_TOKEN_ERR_ADDR(port)                                                                           (0x10378 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL9300_TOKEN_ERR_TOKEN_ERR_OFFSET(port)                                                             (port % 0x1D)
  #define RTL9300_TOKEN_ERR_TOKEN_ERR_MASK(port)                                                               (0x1 << RTL9300_TOKEN_ERR_TOKEN_ERR_OFFSET(port))

#define RTL9300_SW_Q_RST_CNT_ADDR                                                                              (0x1037C)
  #define RTL9300_SW_Q_RST_CNT_SW_Q_RST_CNT_OFFSET                                                             (0)
  #define RTL9300_SW_Q_RST_CNT_SW_Q_RST_CNT_MASK                                                               (0xFFFF << RTL9300_SW_Q_RST_CNT_SW_Q_RST_CNT_OFFSET)

#define RTL9300_TRIG_AUTO_RECOVER_CTRL_ADDR                                                                    (0x10380)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_EVENTx_TRIG_OFFSET                                                 (6)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_EVENTx_TRIG_MASK                                                   (0x3FFFFFF << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_EVENTx_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_TOKEN_ERR_TRIG_OFFSET                                              (5)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_TOKEN_ERR_TRIG_MASK                                                (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_TOKEN_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_PINGPONG_ERR_TRIG_OFFSET                                           (4)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_PINGPONG_ERR_TRIG_MASK                                             (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_PINGPONG_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_FIFO_ERR_TRIG_OFFSET                                               (3)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_FIFO_ERR_TRIG_MASK                                                 (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_FIFO_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_LD_TX_DSC_ERR_TRIG_OFFSET                                          (2)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_LD_TX_DSC_ERR_TRIG_MASK                                            (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_LD_TX_DSC_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_RXPORT_DSC_ERR_TRIG_OFFSET                                         (1)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_RXPORT_DSC_ERR_TRIG_MASK                                           (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_RXPORT_DSC_ERR_TRIG_OFFSET)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_SYS_DSC_ERR_TRIG_OFFSET                                            (0)
  #define RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_SYS_DSC_ERR_TRIG_MASK                                              (0x1 << RTL9300_TRIG_AUTO_RECOVER_CTRL_EN_SYS_DSC_ERR_TRIG_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_ADDR                                                               (0x10384)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_EVENTX_STS_OFFSET                                            (6)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_EVENTX_STS_MASK                                              (0x3FFFFFF << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_EVENTX_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_TOKEN_STS_OFFSET                                             (5)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_TOKEN_STS_MASK                                               (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_TOKEN_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_PINGPONG_STS_OFFSET                                          (4)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_PINGPONG_STS_MASK                                            (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_PINGPONG_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_FIFO_STS_OFFSET                                              (3)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_FIFO_STS_MASK                                                (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_FIFO_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LD_TX_DSC_STS_OFFSET                                         (2)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LD_TX_DSC_STS_MASK                                           (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LD_TX_DSC_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RXPORT_DSC_STS_OFFSET                                        (1)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RXPORT_DSC_STS_MASK                                          (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RXPORT_DSC_STS_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_SYS_DSC_STS_OFFSET                                           (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_SYS_DSC_STS_MASK                                             (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_STS_GLB_SYS_DSC_STS_OFFSET)

#define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_ADDR                                                               (0x10388)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_EVENTX_ERR_OFFSET                                            (6)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_EVENTX_ERR_MASK                                              (0x3FFFFFF << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_EVENTX_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_TOKEN_ERR_OFFSET                                             (5)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_TOKEN_ERR_MASK                                               (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_TOKEN_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_PINGPONG_ERR_OFFSET                                          (4)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_PINGPONG_ERR_MASK                                            (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_PINGPONG_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_FIFO_ERR_OFFSET                                              (3)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_FIFO_ERR_MASK                                                (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_FIFO_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LD_TX_DSC_ERR_OFFSET                                         (2)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LD_TX_DSC_ERR_MASK                                           (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LD_TX_DSC_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RX_P_DSC_ERR_OFFSET                                          (1)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RX_P_DSC_ERR_MASK                                            (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RX_P_DSC_ERR_OFFSET)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_SYS_DSC_ERR_OFFSET                                           (0)
  #define RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_SYS_DSC_ERR_MASK                                             (0x1 << RTL9300_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_SYS_DSC_ERR_OFFSET)

#define RTL9300_TXERR_CNT_ADDR(port)                                                                           (0x1038C + (((port) << 2))) /* port: 0-28 */
  #define RTL9300_TXERR_CNT_TXERR_CNT_OFFSET                                                                   (0)
  #define RTL9300_TXERR_CNT_TXERR_CNT_MASK                                                                     (0xFFFFFFFF << RTL9300_TXERR_CNT_TXERR_CNT_OFFSET)


#endif    /* __RTL9300_REG_DEFINITION_H__ */

