Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 23 22:30:35 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (85)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (85)
-------------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.962     -320.494                    373                25351        0.051        0.000                      0                25334        1.100        0.000                       0                 10733  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_10M                                                                                     {0.000 50.000}       100.000         10.000          
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M                                                                                  {0.000 4.000}        8.000           125.000         
  PLL_CLKFB                                                                                 {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_1                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M                                                                                          95.267        0.000                      0                  131        0.185        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M                                                                                         -1.231     -190.054                    285                22174        0.055        0.000                      0                22174        1.100        0.000                       0                  9548  
  CLK_125M                                                                                        5.213        0.000                      0                  415        0.085        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                                                                                                   3.929        0.000                       0                     2  
  PLL_CLKFB_1                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.381        0.000                      0                  633        0.093        0.000                      0                  633        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      37.242        0.000                      0                  415        0.085        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.398        0.000                      0                  928        0.068        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M                                                                                    CLK_10M                                                                                          -1.044      -30.850                     32                   67        0.051        0.000                      0                   67  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.373        0.000                      0                    2  
CLK_10M                                                                                     CLK_200M                                                                                          0.303        0.000                      0                   45        1.008        0.000                      0                   45  
CLK_125M                                                                                    CLK_200M                                                                                         -2.791       -8.333                      3                    3        1.059        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.962      -37.633                     13                   13        1.459        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.401        0.000                      0                    3        1.307        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.295        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M                                                                                         -2.028      -36.354                     24                   24        0.298        0.000                      0                   24  
GMII_RX_CLK                                                                                 CLK_125M                                                                                          5.439        0.000                      0                   19        0.097        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.949      -14.104                      9                    9        0.314        0.000                      0                    9  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       2.064        0.000                      0                   24        0.130        0.000                      0                   24  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.531        0.000                      0                   19        0.132        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.392        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.629        0.000                      0                  884        0.194        0.000                      0                  884  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -0.505       -3.166                      7                    7        0.087        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.900        0.000                      0                  100        0.287        0.000                      0                  100  
**default**                                                                                 CLK_125M                                                                                                                                                                                      0.115        0.000                      0                   10                                                                        
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       95.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.267ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.802ns (18.490%)  route 3.536ns (81.510%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312     8.105    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.249   103.747    
                         clock uncertainty           -0.095   103.652    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.371    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.371    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 95.267    

Slack (MET) :             95.267ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.802ns (18.490%)  route 3.536ns (81.510%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312     8.105    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.249   103.747    
                         clock uncertainty           -0.095   103.652    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.371    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.371    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 95.267    

Slack (MET) :             95.267ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.802ns (18.490%)  route 3.536ns (81.510%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312     8.105    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.249   103.747    
                         clock uncertainty           -0.095   103.652    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.371    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.371    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 95.267    

Slack (MET) :             95.267ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.802ns (18.490%)  route 3.536ns (81.510%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312     8.105    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.249   103.747    
                         clock uncertainty           -0.095   103.652    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.371    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.371    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 95.267    

Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.802ns (18.680%)  route 3.491ns (81.320%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 103.494 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.267     8.060    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.077   103.494    CLK_10M_BUFG
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.229   103.723    
                         clock uncertainty           -0.095   103.628    
    SLICE_X54Y176        FDRE (Setup_fdre_C_R)       -0.281   103.347    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 95.287    

Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.802ns (18.680%)  route 3.491ns (81.320%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 103.494 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.267     8.060    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.077   103.494    CLK_10M_BUFG
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.229   103.723    
                         clock uncertainty           -0.095   103.628    
    SLICE_X54Y176        FDRE (Setup_fdre_C_R)       -0.281   103.347    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 95.287    

Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.802ns (18.680%)  route 3.491ns (81.320%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 103.494 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.267     8.060    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.077   103.494    CLK_10M_BUFG
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.229   103.723    
                         clock uncertainty           -0.095   103.628    
    SLICE_X54Y176        FDRE (Setup_fdre_C_R)       -0.281   103.347    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 95.287    

Slack (MET) :             95.312ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.802ns (18.697%)  route 3.488ns (81.303%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 103.495 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.264     8.057    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.078   103.495    CLK_10M_BUFG
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.249   103.744    
                         clock uncertainty           -0.095   103.649    
    SLICE_X54Y172        FDRE (Setup_fdre_C_R)       -0.281   103.368    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        103.368    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 95.312    

Slack (MET) :             95.312ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.802ns (18.697%)  route 3.488ns (81.303%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 103.495 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.264     8.057    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.078   103.495    CLK_10M_BUFG
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[14]/C
                         clock pessimism              0.249   103.744    
                         clock uncertainty           -0.095   103.649    
    SLICE_X54Y172        FDRE (Setup_fdre_C_R)       -0.281   103.368    irMrsyncTime_reg[14]
  -------------------------------------------------------------------
                         required time                        103.368    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 95.312    

Slack (MET) :             95.312ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.802ns (18.697%)  route 3.488ns (81.303%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 103.495 - 100.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.207     3.767    CLK_10M_BUFG
    SLICE_X54Y171        FDRE                                         r  irMrsyncTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.259     4.026 r  irMrsyncTime_reg[10]/Q
                         net (fo=2, routed)           0.761     4.787    irMrsyncTime[10]
    SLICE_X55Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.830 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     4.830    irTestMrsync_i_11_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.023 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.023    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.076    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.201 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463     5.664    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129     5.793 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.264     8.057    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.078   103.495    CLK_10M_BUFG
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[15]/C
                         clock pessimism              0.249   103.744    
                         clock uncertainty           -0.095   103.649    
    SLICE_X54Y172        FDRE (Setup_fdre_C_R)       -0.281   103.368    irMrsyncTime_reg[15]
  -------------------------------------------------------------------
                         required time                        103.368    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 95.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.130ns (50.091%)  route 0.130ns (49.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.100     1.808 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.130     1.938    irTestSpill__0[0]
    SLICE_X59Y167        LUT5 (Prop_lut5_I3_O)        0.030     1.968 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    irTestSpill[1]_i_1_n_0
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.734     1.980    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism             -0.272     1.708    
    SLICE_X59Y167        FDRE (Hold_fdre_C_D)         0.075     1.783    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.703%)  route 0.130ns (50.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.100     1.808 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.130     1.938    irTestSpill__0[0]
    SLICE_X59Y167        LUT4 (Prop_lut4_I0_O)        0.028     1.966 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     1.966    irTestSpill[0]_i_1_n_0
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.734     1.980    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism             -0.272     1.708    
    SLICE_X59Y167        FDRE (Hold_fdre_C_D)         0.061     1.769    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.572     1.743    CLK_10M_BUFG
    SLICE_X47Y163        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_fdre_C_Q)         0.100     1.843 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.098     1.941    irSpillTime_reg[3]
    SLICE_X47Y163        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.018 r  irSpillTime_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.018    irSpillTime_reg[0]_i_2_n_4
    SLICE_X47Y163        FDRE                                         r  irSpillTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.770     2.016    CLK_10M_BUFG
    SLICE_X47Y163        FDRE                                         r  irSpillTime_reg[3]/C
                         clock pessimism             -0.273     1.743    
    SLICE_X47Y163        FDRE (Hold_fdre_C_D)         0.071     1.814    irSpillTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irSpillTime_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.571     1.742    CLK_10M_BUFG
    SLICE_X47Y166        FDRE                                         r  irSpillTime_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.100     1.842 r  irSpillTime_reg[15]/Q
                         net (fo=3, routed)           0.098     1.940    irSpillTime_reg[15]
    SLICE_X47Y166        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.017 r  irSpillTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    irSpillTime_reg[12]_i_1_n_4
    SLICE_X47Y166        FDRE                                         r  irSpillTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.768     2.014    CLK_10M_BUFG
    SLICE_X47Y166        FDRE                                         r  irSpillTime_reg[15]/C
                         clock pessimism             -0.272     1.742    
    SLICE_X47Y166        FDRE (Hold_fdre_C_D)         0.071     1.813    irSpillTime_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.572     1.743    CLK_10M_BUFG
    SLICE_X47Y164        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDRE (Prop_fdre_C_Q)         0.100     1.843 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.101     1.944    irSpillTime_reg[7]
    SLICE_X47Y164        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.021 r  irSpillTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    irSpillTime_reg[4]_i_1_n_4
    SLICE_X47Y164        FDRE                                         r  irSpillTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.770     2.016    CLK_10M_BUFG
    SLICE_X47Y164        FDRE                                         r  irSpillTime_reg[7]/C
                         clock pessimism             -0.273     1.743    
    SLICE_X47Y164        FDRE (Hold_fdre_C_D)         0.071     1.814    irSpillTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.568     1.739    CLK_10M_BUFG
    SLICE_X47Y169        FDRE                                         r  irSpillTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDRE (Prop_fdre_C_Q)         0.100     1.839 r  irSpillTime_reg[27]/Q
                         net (fo=3, routed)           0.101     1.940    irSpillTime_reg[27]
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.017 r  irSpillTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    irSpillTime_reg[24]_i_1_n_4
    SLICE_X47Y169        FDRE                                         r  irSpillTime_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.765     2.011    CLK_10M_BUFG
    SLICE_X47Y169        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism             -0.272     1.739    
    SLICE_X47Y169        FDRE (Hold_fdre_C_D)         0.071     1.810    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.738    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y170        FDRE (Prop_fdre_C_Q)         0.100     1.838 r  irSpillTime_reg[31]/Q
                         net (fo=3, routed)           0.101     1.939    irSpillTime_reg[31]
    SLICE_X47Y170        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.016 r  irSpillTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    irSpillTime_reg[28]_i_1_n_4
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.764     2.010    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[31]/C
                         clock pessimism             -0.272     1.738    
    SLICE_X47Y170        FDRE (Hold_fdre_C_D)         0.071     1.809    irSpillTime_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.569     1.740    CLK_10M_BUFG
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDRE (Prop_fdre_C_Q)         0.100     1.840 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.101     1.941    irSpillTime_reg[23]
    SLICE_X47Y168        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.018 r  irSpillTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    irSpillTime_reg[20]_i_1_n_4
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.766     2.012    CLK_10M_BUFG
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism             -0.272     1.740    
    SLICE_X47Y168        FDRE (Hold_fdre_C_D)         0.071     1.811    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 irSpillTime_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.223%)  route 0.098ns (34.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.568     1.739    CLK_10M_BUFG
    SLICE_X47Y169        FDRE                                         r  irSpillTime_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDRE (Prop_fdre_C_Q)         0.100     1.839 r  irSpillTime_reg[24]/Q
                         net (fo=3, routed)           0.098     1.937    irSpillTime_reg[24]
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.020 r  irSpillTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    irSpillTime_reg[24]_i_1_n_7
    SLICE_X47Y169        FDRE                                         r  irSpillTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.765     2.011    CLK_10M_BUFG
    SLICE_X47Y169        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism             -0.272     1.739    
    SLICE_X47Y169        FDRE (Hold_fdre_C_D)         0.071     1.810    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irSpillTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.414%)  route 0.101ns (35.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.738    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y170        FDRE (Prop_fdre_C_Q)         0.100     1.838 r  irSpillTime_reg[28]/Q
                         net (fo=3, routed)           0.101     1.939    irSpillTime_reg[28]
    SLICE_X47Y170        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.022 r  irSpillTime_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.022    irSpillTime_reg[28]_i_1_n_7
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.764     2.010    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[28]/C
                         clock pessimism             -0.272     1.738    
    SLICE_X47Y170        FDRE (Hold_fdre_C_D)         0.071     1.809    irSpillTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y4   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X59Y167   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X55Y168   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y171   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y171   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y171   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y172   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y172   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y172   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X59Y167   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X59Y167   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y169   irMrsyncTime_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y174   irMrsyncTime_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y174   irMrsyncTime_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y174   irMrsyncTime_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y174   irMrsyncTime_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y175   irMrsyncTime_reg[25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y175   irMrsyncTime_reg[26]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y175   irMrsyncTime_reg[27]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X55Y168   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X55Y168   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y171   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y171   irMrsyncTime_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y171   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y171   irMrsyncTime_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y171   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y171   irMrsyncTime_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y172   irMrsyncTime_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y172   irMrsyncTime_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :          285  Failing Endpoints,  Worst Slack       -1.231ns,  Total Violation     -190.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.259ns (4.410%)  route 5.614ns (95.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 6.162 - 5.000 ) 
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y177        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.259     1.462 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.614     7.076    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y45         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.162     6.162    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y45         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.162    
                         clock uncertainty           -0.035     6.126    
    RAMB36_X4Y45         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.844    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.844    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.259ns (4.314%)  route 5.744ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 6.306 - 5.000 ) 
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y177        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.259     1.462 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.744     7.206    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y50         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.306     6.306    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y50         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.306    
                         clock uncertainty           -0.035     6.270    
    RAMB36_X4Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.988    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.988    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.259ns (4.295%)  route 5.772ns (95.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 6.354 - 5.000 ) 
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y177        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.259     1.462 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.772     7.234    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/srst
    RAMB36_X0Y24         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.354     6.354    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.367    
                         clock uncertainty           -0.035     6.331    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.049    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.182ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.449ns (6.917%)  route 6.042ns (93.083%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X74Y178        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.259     1.463 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         6.042     7.505    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y90         MUXF7 (Prop_muxf7_S_O)       0.147     7.652 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.652    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[67]_INST_0_i_2_n_0
    SLICE_X49Y90         MUXF8 (Prop_muxf8_I1_O)      0.043     7.695 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[67]_INST_0/O
                         net (fo=1, routed)           0.000     7.695    top_tdc/DATA_BUF/OUT_DATA_PACK/D[67]
    SLICE_X49Y90         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.488     6.488    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X49Y90         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[67]/C
                         clock pessimism              0.013     6.501    
                         clock uncertainty           -0.035     6.466    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)        0.048     6.514    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[67]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 -1.182    

Slack (VIOLATED) :        -1.173ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.259ns (4.447%)  route 5.566ns (95.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.172ns = ( 6.172 - 5.000 ) 
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y177        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.259     1.462 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.566     7.028    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y47         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.172     6.172    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y47         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.172    
                         clock uncertainty           -0.035     6.136    
    RAMB36_X4Y47         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.854    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -1.173    

Slack (VIOLATED) :        -1.135ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.467ns (7.245%)  route 5.979ns (92.755%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 6.489 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X74Y178        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.259     1.463 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         5.979     7.442    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y93         MUXF7 (Prop_muxf7_S_O)       0.163     7.605 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[70]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.605    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[70]_INST_0_i_1_n_0
    SLICE_X49Y93         MUXF8 (Prop_muxf8_I0_O)      0.045     7.650 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[70]_INST_0/O
                         net (fo=1, routed)           0.000     7.650    top_tdc/DATA_BUF/OUT_DATA_PACK/D[70]
    SLICE_X49Y93         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.489     6.489    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X49Y93         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[70]/C
                         clock pessimism              0.013     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)        0.048     6.515    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[70]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 -1.135    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.467ns (7.316%)  route 5.917ns (92.684%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 6.429 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X74Y178        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.259     1.463 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         5.917     7.380    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X51Y91         MUXF7 (Prop_muxf7_S_O)       0.163     7.543 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[65]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.543    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[65]_INST_0_i_1_n_0
    SLICE_X51Y91         MUXF8 (Prop_muxf8_I0_O)      0.045     7.588 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[65]_INST_0/O
                         net (fo=1, routed)           0.000     7.588    top_tdc/DATA_BUF/OUT_DATA_PACK/D[65]
    SLICE_X51Y91         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.429     6.429    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X51Y91         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[65]/C
                         clock pessimism              0.013     6.442    
                         clock uncertainty           -0.035     6.407    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.048     6.455    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[65]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.259ns (4.487%)  route 5.513ns (95.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 6.174 - 5.000 ) 
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y177        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.259     1.462 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.513     6.975    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/srst
    RAMB36_X4Y48         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.174     6.174    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y48         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.174    
                         clock uncertainty           -0.035     6.138    
    RAMB36_X4Y48         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.856    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.259ns (4.346%)  route 5.701ns (95.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 6.352 - 5.000 ) 
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    top_tdc/DATA_BUF/CLK_200M
    SLICE_X74Y177        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.259     1.462 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=571, routed)         5.701     7.163    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/srst
    RAMB36_X0Y25         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.352     6.352    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y25         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.365    
                         clock uncertainty           -0.035     6.329    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.047    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.476ns (7.452%)  route 5.912ns (92.548%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 6.429 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X74Y178        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.259     1.463 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=198, routed)         5.912     7.375    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y91         MUXF7 (Prop_muxf7_S_O)       0.171     7.546 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[63]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.546    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[63]_INST_0_i_1_n_0
    SLICE_X50Y91         MUXF8 (Prop_muxf8_I0_O)      0.046     7.592 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[63]_INST_0/O
                         net (fo=1, routed)           0.000     7.592    top_tdc/DATA_BUF/OUT_DATA_PACK/D[63]
    SLICE_X50Y91         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.429     6.429    top_tdc/DATA_BUF/OUT_DATA_PACK/CLK
    SLICE_X50Y91         FDRE                                         r  top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[63]/C
                         clock pessimism              0.013     6.442    
                         clock uncertainty           -0.035     6.407    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)        0.076     6.483    top_tdc/DATA_BUF/OUT_DATA_PACK/reg_data_reg[63]
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 -1.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegP_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/muxArpData_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.810%)  route 0.202ns (61.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.609     0.609    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y204         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegP_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y204         FDRE (Prop_fdre_C_Q)         0.100     0.709 r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegP_4/Q
                         net (fo=2, routed)           0.202     0.911    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegP[4]
    SLICE_X5Y199         LUT4 (Prop_lut4_I3_O)        0.028     0.939 r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/GND_16_o_GND_16_o_or_104_OUT<4>1/O
                         net (fo=1, routed)           0.000     0.939    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/GND_16_o_GND_16_o_or_104_OUT[4]
    SLICE_X5Y199         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/muxArpData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.824     0.824    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X5Y199         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/muxArpData_4/C
                         clock pessimism              0.000     0.824    
    SLICE_X5Y199         FDRE (Hold_fdre_C_D)         0.060     0.884    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/muxArpData_4
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.699%)  route 0.361ns (78.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.590     0.590    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X23Y199        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y199        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_2/Q
                         net (fo=1, routed)           0.361     1.051    nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa[2]
    RAMB18_X1Y81         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.811     0.811    nolabel_line161/SiTCP/SiTCP/CLK
    RAMB18_X1Y81         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.000     0.811    
    RAMB18_X1Y81         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.994    nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[52].regSIG_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.348%)  route 0.136ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.541     0.541    PREPROCESSOR/CLK
    SLICE_X60Y161        FDRE                                         r  PREPROCESSOR/SIG_EDGE[52].regSIG_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.100     0.641 r  PREPROCESSOR/SIG_EDGE[52].regSIG_reg[52]/Q
                         net (fo=1, routed)           0.136     0.777    PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X58Y159        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.741     0.741    PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y159        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.185     0.556    
    SLICE_X58Y159        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.710    PREPROCESSOR/SIG_EDGE[52].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.155%)  route 0.193ns (65.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.591     0.591    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y133        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_rep__7/Q
                         net (fo=16, routed)          0.193     0.884    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X2Y26         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.838     0.838    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y26         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.633    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.816    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdSrcPortNum_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.441%)  route 0.175ns (54.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.591     0.591    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X18Y198        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y198        FDCE (Prop_fdce_C_Q)         0.118     0.709 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_3/Q
                         net (fo=3, routed)           0.175     0.884    nolabel_line161/SiTCP/SiTCP/TCP_SERVER_PORT_IN[11]
    SLICE_X19Y203        LUT3 (Prop_lut3_I2_O)        0.028     0.912 r  nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_rcvdSrcPortNum[15]_SRVR_PORT[15]_mux_35_OUT<11>11/O
                         net (fo=1, routed)           0.000     0.912    nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdSrcPortNum[15]_SRVR_PORT[15]_mux_35_OUT[11]
    SLICE_X19Y203        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdSrcPortNum_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.782     0.782    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X19Y203        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdSrcPortNum_11/C
                         clock pessimism              0.000     0.782    
    SLICE_X19Y203        FDRE (Hold_fdre_C_D)         0.060     0.842    nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdSrcPortNum_11
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.714%)  route 0.380ns (76.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.530     0.530    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y201        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201        FDRE (Prop_fdre_C_Q)         0.118     0.648 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_rep__3/Q
                         net (fo=16, routed)          0.380     1.028    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[8]
    RAMB36_X2Y39         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.774     0.774    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y39         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.774    
    RAMB36_X2Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.957    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[25].regSIG_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.671%)  route 0.140ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.596     0.596    PREPROCESSOR/CLK
    SLICE_X60Y148        FDRE                                         r  PREPROCESSOR/SIG_EDGE[25].regSIG_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.100     0.696 r  PREPROCESSOR/SIG_EDGE[25].regSIG_reg[25]/Q
                         net (fo=1, routed)           0.140     0.836    PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X58Y146        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.814     0.814    PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y146        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.205     0.609    
    SLICE_X58Y146        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.763    PREPROCESSOR/SIG_EDGE[25].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.391%)  route 0.102ns (50.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.575     0.575    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X9Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_fdre_C_Q)         0.100     0.675 r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_1/Q
                         net (fo=1, routed)           0.102     0.777    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr[1]
    SLICE_X10Y212        SRL16E                                       r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.779     0.779    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X10Y212        SRL16E                                       r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1/CLK
                         clock pessimism             -0.173     0.606    
    SLICE_X10Y212        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.704    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[17].regSIG_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.817%)  route 0.140ns (54.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.593     0.593    PREPROCESSOR/CLK
    SLICE_X70Y147        FDRE                                         r  PREPROCESSOR/SIG_EDGE[17].regSIG_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        FDRE (Prop_fdre_C_Q)         0.118     0.711 r  PREPROCESSOR/SIG_EDGE[17].regSIG_reg[17]/Q
                         net (fo=1, routed)           0.140     0.851    PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X74Y146        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.811     0.811    PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X74Y146        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.188     0.623    
    SLICE_X74Y146        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.777    PREPROCESSOR/SIG_EDGE[17].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.174%)  route 0.199ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.577     0.577    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y202        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y202        FDRE (Prop_fdre_C_Q)         0.118     0.695 r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa_4/Q
                         net (fo=3, routed)           0.199     0.894    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa[4]
    RAMB18_X1Y80         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.811     0.811    nolabel_line161/SiTCP/SiTCP/CLK
    RAMB18_X1Y80         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.173     0.638    
    RAMB18_X1Y80         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.821    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line161/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y81    nolabel_line161/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X3Y66    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X3Y66    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y80    nolabel_line161/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X0Y35    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         5.000       2.975      RAMB36_X0Y35    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y204   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y204   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y202   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y204   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y204   nolabel_line161/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.412ns (18.514%)  route 1.813ns (81.486%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 11.967 - 8.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.418    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.223     4.641 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.895     5.536    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y204         LUT4 (Prop_lut4_I3_O)        0.051     5.587 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.519     6.107    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y207         LUT4 (Prop_lut4_I2_O)        0.138     6.245 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_400/O
                         net (fo=1, routed)           0.399     6.643    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_195
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.173    11.967    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.248    
                         clock uncertainty           -0.064    12.184    
    RAMB18_X0Y85         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.856    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.317ns (15.612%)  route 1.713ns (84.388%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 11.965 - 8.000 ) 
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.338     4.413    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y215         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y215         FDCE (Prop_fdce_C_Q)         0.223     4.636 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.361     4.997    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X7Y216         LUT2 (Prop_lut2_I1_O)        0.043     5.040 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.467     5.507    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X7Y216         LUT4 (Prop_lut4_I3_O)        0.051     5.558 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_418/O
                         net (fo=1, routed)           0.886     6.443    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_204
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    11.965    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.374    12.339    
                         clock uncertainty           -0.064    12.275    
    RAMB18_X0Y94         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    11.939    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.168%)  route 1.754ns (86.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 11.967 - 8.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.418    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.223     4.641 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.218     5.859    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y207         LUT3 (Prop_lut3_I1_O)        0.043     5.902 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.536     6.438    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.173    11.967    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.248    
                         clock uncertainty           -0.064    12.184    
    RAMB18_X0Y85         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.941    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.223ns (12.305%)  route 1.589ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 11.965 - 8.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.341     4.416    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDCE (Prop_fdce_C_Q)         0.223     4.639 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           1.589     6.228    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    11.965    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.374    12.339    
                         clock uncertainty           -0.064    12.275    
    RAMB18_X0Y94         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    11.859    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.223ns (12.305%)  route 1.589ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 11.965 - 8.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.341     4.416    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDCE (Prop_fdce_C_Q)         0.223     4.639 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           1.589     6.228    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    11.965    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.374    12.339    
                         clock uncertainty           -0.064    12.275    
    RAMB18_X0Y95         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    11.859    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.223ns (12.925%)  route 1.502ns (87.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 12.073 - 8.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.348     4.423    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y202         FDSE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDSE (Prop_fdse_C_Q)         0.223     4.646 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          1.502     6.148    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.279    12.073    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                         clock pessimism              0.281    12.354    
                         clock uncertainty           -0.064    12.290    
    OLOGIC_X0Y167        FDRE (Setup_fdre_C_D)       -0.500    11.790    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.309ns (16.335%)  route 1.583ns (83.665%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 11.965 - 8.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.414    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y216         FDCE (Prop_fdce_C_Q)         0.223     4.637 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           0.352     4.989    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X3Y216         LUT4 (Prop_lut4_I0_O)        0.043     5.032 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.336     5.368    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X7Y216         LUT4 (Prop_lut4_I0_O)        0.043     5.411 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_420/O
                         net (fo=1, routed)           0.894     6.306    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_205
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    11.965    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.374    12.339    
                         clock uncertainty           -0.064    12.275    
    RAMB18_X0Y95         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    12.032    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.171%)  route 1.754ns (86.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.418    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.223     4.641 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.218     5.859    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y207         LUT3 (Prop_lut3_I1_O)        0.043     5.902 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.535     6.438    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X1Y204         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.206    12.000    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y204         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.281    12.281    
                         clock uncertainty           -0.064    12.217    
    SLICE_X1Y204         FDRE (Setup_fdre_C_D)       -0.022    12.195    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.223ns (15.228%)  route 1.241ns (84.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 12.076 - 8.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.348     4.423    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y203         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.223     4.646 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/Q
                         net (fo=1, routed)           1.241     5.887    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[1]
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.282    12.076    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                         clock pessimism              0.281    12.357    
                         clock uncertainty           -0.064    12.293    
    OLOGIC_X0Y164        FDRE (Setup_fdre_C_D)       -0.500    11.793    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.309ns (15.747%)  route 1.653ns (84.253%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.331     4.406    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y228         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y228         FDRE (Prop_fdre_C_Q)         0.223     4.629 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/Q
                         net (fo=4, routed)           0.825     5.454    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[0]
    SLICE_X4Y216         LUT2 (Prop_lut2_I1_O)        0.043     5.497 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<7>_xo<0>1/O
                         net (fo=13, routed)          0.829     6.325    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[7]
    SLICE_X3Y217         LUT6 (Prop_lut6_I1_O)        0.043     6.368 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047628/O
                         net (fo=1, routed)           0.000     6.368    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[5]
    SLICE_X3Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.198    11.992    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/C
                         clock pessimism              0.374    12.366    
                         clock uncertainty           -0.064    12.302    
    SLICE_X3Y217         FDCE (Setup_fdce_C_D)        0.033    12.335    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  5.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.609     1.887    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_fdre_C_Q)         0.100     1.987 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/Q
                         net (fo=1, routed)           0.055     2.042    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[0]
    SLICE_X2Y207         LUT3 (Prop_lut3_I2_O)        0.028     2.070 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     2.070    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.375    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.477     1.898    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.087     1.985    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.512%)  route 0.106ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.608     1.886    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y208         FDRE (Prop_fdre_C_Q)         0.100     1.986 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.106     2.092    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y207         SRL16E                                       r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y207         SRL16E                                       r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.474     1.900    
    SLICE_X6Y207         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.002    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_20/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDCE (Prop_fdce_C_Q)         0.100     1.982 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_20/Q
                         net (fo=2, routed)           0.064     2.046    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[20]
    SLICE_X2Y217         LUT6 (Prop_lut6_I1_O)        0.028     2.074 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000     2.074    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X2Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.368    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism             -0.475     1.893    
    SLICE_X2Y217         FDCE (Hold_fdce_C_D)         0.087     1.980    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.605     1.883    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.100     1.983 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.074     2.057    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X6Y214         LUT4 (Prop_lut4_I2_O)        0.028     2.085 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_rdBank_AND_10_o1/O
                         net (fo=1, routed)           0.000     2.085    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_rdBank_AND_10_o
    SLICE_X6Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.809     2.370    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1/C
                         clock pessimism             -0.476     1.894    
    SLICE_X6Y214         FDCE (Hold_fdce_C_D)         0.087     1.981    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.603     1.881    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y217         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_fdre_C_Q)         0.100     1.981 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     2.036    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X5Y217         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.806     2.367    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y217         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.486     1.881    
    SLICE_X5Y217         FDRE (Hold_fdre_C_D)         0.047     1.928    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.061%)  route 0.096ns (42.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.608     1.886    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.100     1.986 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/Q
                         net (fo=1, routed)           0.096     2.082    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[8]
    SLICE_X2Y209         LUT3 (Prop_lut3_I2_O)        0.028     2.110 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT101/O
                         net (fo=1, routed)           0.000     2.110    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[8]
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.375    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/C
                         clock pessimism             -0.474     1.901    
    SLICE_X2Y209         FDRE (Hold_fdre_C_D)         0.087     1.988    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.616     1.894    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/Q
                         net (fo=1, routed)           0.054     2.048    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[17]
    SLICE_X2Y180         LUT3 (Prop_lut3_I2_O)        0.028     2.076 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<23>1/O
                         net (fo=1, routed)           0.000     2.076    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[23]
    SLICE_X2Y180         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.122 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.122    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X2Y180         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.375    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y180         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism             -0.470     1.905    
    SLICE_X2Y180         FDCE (Hold_fdce_C_D)         0.092     1.997    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.985%)  route 0.245ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.607     1.885    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.100     1.985 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/Q
                         net (fo=5, routed)           0.245     2.230    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[9]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.456     1.916    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.099    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.118ns (67.066%)  route 0.058ns (32.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.609     1.887    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_fdre_C_Q)         0.118     2.005 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/Q
                         net (fo=2, routed)           0.058     2.063    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[4]
    SLICE_X3Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.375    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
                         clock pessimism             -0.477     1.898    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.033     1.931    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.609     1.887    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y209         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.100     1.987 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/Q
                         net (fo=1, routed)           0.095     2.082    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen[7]
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.375    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/C
                         clock pessimism             -0.474     1.901    
    SLICE_X3Y208         FDRE (Hold_fdre_C_D)         0.049     1.950    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line161/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y85    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y94    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y95    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y85    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line161/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line161/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y214    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y214    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X3Y214    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X3Y216    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y212    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y212    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y212    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y209    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y209    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X1Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X1Y207    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y209    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y209    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y209    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_1
  To Clock:  PLL_CLKFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line161/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line161/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.239ns (18.987%)  route 5.287ns (81.013%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 12.465 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           5.287    12.027    nolabel_line161/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y140         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.390    12.465    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.465    
                         clock uncertainty           -0.035    12.430    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)       -0.022    12.408    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.266ns (20.314%)  route 4.966ns (79.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 12.296 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.966    11.732    nolabel_line161/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y157         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221    12.296    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y157         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.296    
                         clock uncertainty           -0.035    12.261    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.022    12.239    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.262ns (20.317%)  route 4.949ns (79.683%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 12.297 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.949    11.711    nolabel_line161/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y150         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    12.297    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y150         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.297    
                         clock uncertainty           -0.035    12.262    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.022    12.240    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.237ns (19.792%)  route 5.014ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.014    11.751    nolabel_line161/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y139         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.389    12.464    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.464    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.022    12.407    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.254ns (20.196%)  route 4.955ns (79.804%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.955    11.710    nolabel_line161/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y147         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392    12.467    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.022    12.410    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 1.240ns (19.997%)  route 4.959ns (80.003%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 12.459 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.959    11.699    nolabel_line161/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y132         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.384    12.459    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y132         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.459    
                         clock uncertainty           -0.035    12.424    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)       -0.022    12.402    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.255ns (20.512%)  route 4.861ns (79.488%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.861    11.616    nolabel_line161/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y142         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.391    12.466    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y142         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.035    12.431    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.022    12.409    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.807ns (21.332%)  route 2.975ns (78.668%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 10.247 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           2.975     9.282    nolabel_line161/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y145         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676    10.247    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    10.247    
                         clock uncertainty           -0.035    10.212    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)        0.006    10.218    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.830ns (22.066%)  route 2.930ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 10.244 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.930     9.259    nolabel_line161/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y137         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673    10.244    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y137         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.006    10.215    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.759ns (22.559%)  route 2.606ns (77.441%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           2.606     8.865    nolabel_line161/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y158         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623    10.194    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y158         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.194    
                         clock uncertainty           -0.035    10.159    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)        0.006    10.165    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSof/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.584     2.155    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y181         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.100     2.255 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/Q
                         net (fo=2, routed)           0.063     2.318    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal
    SLICE_X8Y181         LUT2 (Prop_lut2_I1_O)        0.028     2.346 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal_dlyRxPrlVal_AND_112_o1/O
                         net (fo=1, routed)           0.000     2.346    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal_dlyRxPrlVal_AND_112_o
    SLICE_X8Y181         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSof/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.783     2.593    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y181         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSof/C
                         clock pessimism             -0.427     2.166    
    SLICE_X8Y181         FDRE (Hold_fdre_C_D)         0.087     2.253    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSof
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.610     2.181    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y173         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.100     2.281 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/Q
                         net (fo=1, routed)           0.055     2.336    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk[5]
    SLICE_X5Y173         LUT3 (Prop_lut3_I2_O)        0.028     2.364 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[5]_AND_90_o11/O
                         net (fo=1, routed)           0.000     2.364    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[5]_AND_90_o
    SLICE_X5Y173         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.808     2.618    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y173         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/C
                         clock pessimism             -0.426     2.192    
    SLICE_X5Y173         FDRE (Hold_fdre_C_D)         0.060     2.252    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.580     2.151    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y172         FDSE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y172         FDSE (Prop_fdse_C_Q)         0.100     2.251 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9/Q
                         net (fo=2, routed)           0.088     2.339    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[9]
    SLICE_X8Y172         LUT6 (Prop_lut6_I0_O)        0.028     2.367 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd17b[7]_fcsCal[9]_XOR_105_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.367    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd17b[7]_fcsCal[9]_XOR_105_o
    SLICE_X8Y172         FDSE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.779     2.589    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y172         FDSE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/C
                         clock pessimism             -0.427     2.162    
    SLICE_X8Y172         FDSE (Hold_fdse_C_D)         0.087     2.249    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.069%)  route 0.089ns (40.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.610     2.181    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y173         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_fdre_C_Q)         0.100     2.281 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/Q
                         net (fo=2, routed)           0.089     2.370    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp
    SLICE_X6Y173         LUT3 (Prop_lut3_I2_O)        0.028     2.398 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_typeArp_AND_78_o11/O
                         net (fo=1, routed)           0.000     2.398    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_typeArp_AND_78_o
    SLICE_X6Y173         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.808     2.618    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y173         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
                         clock pessimism             -0.426     2.192    
    SLICE_X6Y173         FDRE (Hold_fdre_C_D)         0.087     2.279    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.166%)  route 0.092ns (41.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.578     2.149    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y174        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDRE (Prop_fdre_C_Q)         0.100     2.249 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/Q
                         net (fo=2, routed)           0.092     2.341    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait
    SLICE_X10Y174        LUT5 (Prop_lut5_I2_O)        0.028     2.369 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_rstpot1/O
                         net (fo=1, routed)           0.000     2.369    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_rstpot1
    SLICE_X10Y174        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.776     2.586    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/C
                         clock pessimism             -0.426     2.160    
    SLICE_X10Y174        FDRE (Hold_fdre_C_D)         0.087     2.247    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.294%)  route 0.117ns (47.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y185         FDCE (Prop_fdce_C_Q)         0.100     2.289 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/Q
                         net (fo=3, routed)           0.117     2.406    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[1]
    SLICE_X2Y184         LUT3 (Prop_lut3_I2_O)        0.028     2.434 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT41/O
                         net (fo=1, routed)           0.000     2.434    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[1]
    SLICE_X2Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.818     2.628    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                         clock pessimism             -0.407     2.221    
    SLICE_X2Y184         FDRE (Hold_fdre_C_D)         0.087     2.308    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184         FDRE (Prop_fdre_C_Q)         0.118     2.309 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/Q
                         net (fo=1, routed)           0.052     2.361    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[5]
    SLICE_X3Y184         LUT3 (Prop_lut3_I1_O)        0.028     2.389 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012281/O
                         net (fo=1, routed)           0.000     2.389    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[5]
    SLICE_X3Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.818     2.628    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/C
                         clock pessimism             -0.426     2.202    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.060     2.262    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.225%)  route 0.100ns (43.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y171         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.100     2.283 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd/Q
                         net (fo=1, routed)           0.100     2.383    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd
    SLICE_X6Y172         LUT2 (Prop_lut2_I1_O)        0.028     2.411 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_rxLx3Rcvd_AND_63_o1/O
                         net (fo=1, routed)           0.000     2.411    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_rxLx3Rcvd_AND_63_o
    SLICE_X6Y172         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.810     2.620    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y172         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
                         clock pessimism             -0.426     2.194    
    SLICE_X6Y172         FDRE (Hold_fdre_C_D)         0.087     2.281    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.175%)  route 0.108ns (51.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y185         FDCE (Prop_fdce_C_Q)         0.100     2.289 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/Q
                         net (fo=3, routed)           0.108     2.397    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[1]
    SLICE_X2Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.819     2.629    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
                         clock pessimism             -0.407     2.222    
    SLICE_X2Y185         FDRE (Hold_fdre_C_D)         0.042     2.264    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.066%)  route 0.096ns (42.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     2.291 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/Q
                         net (fo=1, routed)           0.096     2.387    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[4]
    SLICE_X5Y184         LUT3 (Prop_lut3_I1_O)        0.028     2.415 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012271/O
                         net (fo=1, routed)           0.000     2.415    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[4]
    SLICE_X5Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.817     2.627    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/C
                         clock pessimism             -0.407     2.220    
    SLICE_X5Y184         FDRE (Hold_fdre_C_D)         0.060     2.280    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y37   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X81Y196  nolabel_line161/RX_CNT_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X3Y181   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y183   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y183   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y185   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y184   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X0Y185   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X3Y181   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X0Y185   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y184   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X0Y185   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X0Y185   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y184   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y185   nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X11Y176  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X11Y176  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y178  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y195  nolabel_line161/RX_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line161/RX_CNT_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line161/RX_CNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line161/RX_CNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line161/RX_CNT_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.242ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.412ns (18.514%)  route 1.813ns (81.486%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 43.941 - 40.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.345    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.223     4.568 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.895     5.464    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y204         LUT4 (Prop_lut4_I3_O)        0.051     5.515 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.519     6.034    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y207         LUT4 (Prop_lut4_I2_O)        0.138     6.172 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_400/O
                         net (fo=1, routed)           0.399     6.570    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_195
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.173    43.941    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.175    
                         clock uncertainty           -0.035    44.140    
    RAMB18_X0Y85         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.812    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.812    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 37.242    

Slack (MET) :             37.524ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.317ns (15.612%)  route 1.713ns (84.388%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 43.939 - 40.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y215         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y215         FDCE (Prop_fdce_C_Q)         0.223     4.563 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.361     4.924    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X7Y216         LUT2 (Prop_lut2_I1_O)        0.043     4.967 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.467     5.434    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X7Y216         LUT4 (Prop_lut4_I3_O)        0.051     5.485 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_418/O
                         net (fo=1, routed)           0.886     6.370    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_204
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    43.939    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.327    44.266    
                         clock uncertainty           -0.035    44.231    
    RAMB18_X0Y94         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    43.895    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.895    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                 37.524    

Slack (MET) :             37.532ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.168%)  route 1.754ns (86.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 43.941 - 40.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.345    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.223     4.568 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.218     5.786    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y207         LUT3 (Prop_lut3_I1_O)        0.043     5.829 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.536     6.365    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.173    43.941    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.175    
                         clock uncertainty           -0.035    44.140    
    RAMB18_X0Y85         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.897    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.897    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                 37.532    

Slack (MET) :             37.660ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.223ns (12.305%)  route 1.589ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 43.939 - 40.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.341     4.343    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDCE (Prop_fdce_C_Q)         0.223     4.566 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           1.589     6.155    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    43.939    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y94         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.327    44.266    
                         clock uncertainty           -0.035    44.231    
    RAMB18_X0Y94         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    43.815    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.815    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                 37.660    

Slack (MET) :             37.660ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.223ns (12.305%)  route 1.589ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 43.939 - 40.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.341     4.343    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDCE (Prop_fdce_C_Q)         0.223     4.566 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           1.589     6.155    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    43.939    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.327    44.266    
                         clock uncertainty           -0.035    44.231    
    RAMB18_X0Y95         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    43.815    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.815    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                 37.660    

Slack (MET) :             37.670ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.223ns (12.925%)  route 1.502ns (87.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 44.047 - 40.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.348     4.350    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y202         FDSE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDSE (Prop_fdse_C_Q)         0.223     4.573 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          1.502     6.075    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.279    44.047    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                         clock pessimism              0.234    44.281    
                         clock uncertainty           -0.035    44.246    
    OLOGIC_X0Y167        FDRE (Setup_fdre_C_D)       -0.500    43.746    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN
  -------------------------------------------------------------------
                         required time                         43.746    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                 37.670    

Slack (MET) :             37.755ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.309ns (16.335%)  route 1.583ns (83.665%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 43.939 - 40.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y216         FDCE (Prop_fdce_C_Q)         0.223     4.564 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           0.352     4.916    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X3Y216         LUT4 (Prop_lut4_I0_O)        0.043     4.959 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.336     5.295    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X7Y216         LUT4 (Prop_lut4_I0_O)        0.043     5.338 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_420/O
                         net (fo=1, routed)           0.894     6.233    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_205
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.171    43.939    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y95         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.327    44.266    
                         clock uncertainty           -0.035    44.231    
    RAMB18_X0Y95         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.988    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.988    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 37.755    

Slack (MET) :             37.786ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.171%)  route 1.754ns (86.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 43.974 - 40.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.345    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.223     4.568 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.218     5.786    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y207         LUT3 (Prop_lut3_I1_O)        0.043     5.829 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.535     6.365    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X1Y204         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.206    43.974    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y204         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.234    44.208    
                         clock uncertainty           -0.035    44.173    
    SLICE_X1Y204         FDRE (Setup_fdre_C_D)       -0.022    44.151    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         44.151    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                 37.786    

Slack (MET) :             37.934ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.223ns (15.228%)  route 1.241ns (84.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 44.050 - 40.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.348     4.350    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y203         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.223     4.573 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/Q
                         net (fo=1, routed)           1.241     5.814    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[1]
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.282    44.050    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                         clock pessimism              0.234    44.284    
                         clock uncertainty           -0.035    44.249    
    OLOGIC_X0Y164        FDRE (Setup_fdre_C_D)       -0.500    43.749    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1
  -------------------------------------------------------------------
                         required time                         43.749    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 37.934    

Slack (MET) :             37.995ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.309ns (15.747%)  route 1.653ns (84.253%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 43.966 - 40.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.331     4.333    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y228         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y228         FDRE (Prop_fdre_C_Q)         0.223     4.556 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/Q
                         net (fo=4, routed)           0.825     5.381    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[0]
    SLICE_X4Y216         LUT2 (Prop_lut2_I1_O)        0.043     5.424 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<7>_xo<0>1/O
                         net (fo=13, routed)          0.829     6.252    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[7]
    SLICE_X3Y217         LUT6 (Prop_lut6_I1_O)        0.043     6.295 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047628/O
                         net (fo=1, routed)           0.000     6.295    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[5]
    SLICE_X3Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.198    43.966    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/C
                         clock pessimism              0.327    44.293    
                         clock uncertainty           -0.035    44.258    
    SLICE_X3Y217         FDCE (Setup_fdce_C_D)        0.033    44.291    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5
  -------------------------------------------------------------------
                         required time                         44.291    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                 37.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.609     2.017    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_fdre_C_Q)         0.100     2.117 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/Q
                         net (fo=1, routed)           0.055     2.171    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[0]
    SLICE_X2Y207         LUT3 (Prop_lut3_I2_O)        0.028     2.199 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     2.199    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.431     2.028    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.087     2.115    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.512%)  route 0.106ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.608     2.016    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y208         FDRE (Prop_fdre_C_Q)         0.100     2.116 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.106     2.222    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y207         SRL16E                                       r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y207         SRL16E                                       r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.428     2.030    
    SLICE_X6Y207         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.132    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_20/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDCE (Prop_fdce_C_Q)         0.100     2.112 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_20/Q
                         net (fo=2, routed)           0.064     2.176    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[20]
    SLICE_X2Y217         LUT6 (Prop_lut6_I1_O)        0.028     2.204 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000     2.204    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X2Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y217         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism             -0.429     2.023    
    SLICE_X2Y217         FDCE (Hold_fdce_C_D)         0.087     2.110    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.605     2.013    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.100     2.113 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.074     2.186    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X6Y214         LUT4 (Prop_lut4_I2_O)        0.028     2.214 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_rdBank_AND_10_o1/O
                         net (fo=1, routed)           0.000     2.214    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_rdBank_AND_10_o
    SLICE_X6Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.809     2.454    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1/C
                         clock pessimism             -0.430     2.024    
    SLICE_X6Y214         FDCE (Hold_fdce_C_D)         0.087     2.111    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_1
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.603     2.011    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y217         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_fdre_C_Q)         0.100     2.111 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     2.166    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X5Y217         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.806     2.451    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y217         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.440     2.011    
    SLICE_X5Y217         FDRE (Hold_fdre_C_D)         0.047     2.058    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.061%)  route 0.096ns (42.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.608     2.016    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.100     2.116 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/Q
                         net (fo=1, routed)           0.096     2.212    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[8]
    SLICE_X2Y209         LUT3 (Prop_lut3_I2_O)        0.028     2.240 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT101/O
                         net (fo=1, routed)           0.000     2.240    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[8]
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/C
                         clock pessimism             -0.428     2.031    
    SLICE_X2Y209         FDRE (Hold_fdre_C_D)         0.087     2.118    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.616     2.024    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     2.124 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/Q
                         net (fo=1, routed)           0.054     2.177    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[17]
    SLICE_X2Y180         LUT3 (Prop_lut3_I2_O)        0.028     2.205 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<23>1/O
                         net (fo=1, routed)           0.000     2.205    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[23]
    SLICE_X2Y180         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.251 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.251    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X2Y180         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y180         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism             -0.424     2.035    
    SLICE_X2Y180         FDCE (Hold_fdce_C_D)         0.092     2.127    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.985%)  route 0.245ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.607     2.015    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.100     2.115 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/Q
                         net (fo=5, routed)           0.245     2.360    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[9]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.410     2.045    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.228    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.118ns (67.066%)  route 0.058ns (32.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.609     2.017    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_fdre_C_Q)         0.118     2.135 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/Q
                         net (fo=2, routed)           0.058     2.193    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[4]
    SLICE_X3Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
                         clock pessimism             -0.431     2.028    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.033     2.061    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.609     2.017    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y209         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDCE (Prop_fdce_C_Q)         0.100     2.117 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/Q
                         net (fo=1, routed)           0.095     2.212    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen[7]
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/C
                         clock pessimism             -0.428     2.031    
    SLICE_X3Y208         FDRE (Hold_fdre_C_D)         0.049     2.080    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y85   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y94   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y95   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y85   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line161/GMIIMUX/I0
Min Period        n/a     ODDR/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y181  nolabel_line161/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y207   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y207   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X3Y209   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y209   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y209   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y209   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X7Y214   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y208   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X2Y209   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y208   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y207   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y207   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y220   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_29/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X7Y214   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y211   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X1Y210   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y214   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y213   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y213   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y213   nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line161/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.858ns (24.000%)  route 2.717ns (76.000%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.336     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X84Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.549    37.124    
                         clock uncertainty           -0.035    37.089    
    SLICE_X84Y190        FDRE (Setup_fdre_C_D)        0.034    37.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 29.398    

Slack (MET) :             29.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.858ns (24.034%)  route 2.712ns (75.966%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.331     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X84Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.549    37.124    
                         clock uncertainty           -0.035    37.089    
    SLICE_X84Y190        FDRE (Setup_fdre_C_D)        0.033    37.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 29.402    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.858ns (24.122%)  route 2.699ns (75.878%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.318     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X85Y191        LUT6 (Prop_lut6_I2_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X85Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.549    37.124    
                         clock uncertainty           -0.035    37.089    
    SLICE_X85Y191        FDRE (Setup_fdre_C_D)        0.033    37.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.858ns (24.793%)  route 2.603ns (75.207%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.222     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X82Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.529    37.102    
                         clock uncertainty           -0.035    37.067    
    SLICE_X82Y190        FDRE (Setup_fdre_C_D)        0.064    37.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 29.520    

Slack (MET) :             29.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.858ns (24.807%)  route 2.601ns (75.193%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.220     7.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X82Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.529    37.102    
                         clock uncertainty           -0.035    37.067    
    SLICE_X82Y190        FDRE (Setup_fdre_C_D)        0.065    37.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 29.523    

Slack (MET) :             29.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.858ns (24.807%)  route 2.601ns (75.193%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.220     7.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X82Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.529    37.102    
                         clock uncertainty           -0.035    37.067    
    SLICE_X82Y190        FDRE (Setup_fdre_C_D)        0.066    37.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.133    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 29.524    

Slack (MET) :             29.534ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.858ns (24.950%)  route 2.581ns (75.050%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y192        LUT4 (Prop_lut4_I1_O)        0.132     5.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.625     6.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y194        LUT6 (Prop_lut6_I3_O)        0.136     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.645     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y191        LUT5 (Prop_lut5_I1_O)        0.043     7.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.200     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X84Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.549    37.124    
                         clock uncertainty           -0.035    37.089    
    SLICE_X84Y190        FDRE (Setup_fdre_C_D)        0.034    37.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 29.534    

Slack (MET) :             29.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.381ns (13.187%)  route 2.508ns (86.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 36.563 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.288     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT5 (Prop_lut5_I1_O)        0.126     5.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.628     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y195        LUT4 (Prop_lut4_I0_O)        0.051     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.593     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X78Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.086    36.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X78Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.456    37.019    
                         clock uncertainty           -0.035    36.984    
    SLICE_X78Y195        FDRE (Setup_fdre_C_R)       -0.374    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                 29.571    

Slack (MET) :             29.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.381ns (13.187%)  route 2.508ns (86.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 36.563 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.288     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT5 (Prop_lut5_I1_O)        0.126     5.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.628     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y195        LUT4 (Prop_lut4_I0_O)        0.051     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.593     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X78Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.086    36.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X78Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.456    37.019    
                         clock uncertainty           -0.035    36.984    
    SLICE_X78Y195        FDRE (Setup_fdre_C_R)       -0.374    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                 29.571    

Slack (MET) :             29.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.416ns (14.077%)  route 2.539ns (85.923%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.288     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT5 (Prop_lut5_I1_O)        0.126     5.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.628     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y195        LUT4 (Prop_lut4_I1_O)        0.043     6.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X77Y196        LUT5 (Prop_lut5_I4_O)        0.043     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.392     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X77Y197        FDRE (Setup_fdre_C_R)       -0.304    36.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 29.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDCE (Prop_fdce_C_Q)         0.091     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X62Y184        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.735     2.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y184        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.451     2.075    
    SLICE_X62Y184        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X99Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y192        FDRE (Prop_fdre_C_Q)         0.100     2.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/Q
                         net (fo=2, routed)           0.064     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[14]
    SLICE_X98Y192        LUT4 (Prop_lut4_I3_O)        0.028     2.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[13]_i_1/O
                         net (fo=1, routed)           0.000     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[13]
    SLICE_X98Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.749     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
                         clock pessimism             -0.453     2.087    
    SLICE_X98Y192        FDRE (Hold_fdre_C_D)         0.087     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y188        FDCE (Prop_fdce_C_Q)         0.100     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.464     2.067    
    SLICE_X61Y188        FDCE (Hold_fdce_C_D)         0.047     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y193        FDPE (Prop_fdpe_C_Q)         0.100     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X63Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.464     2.068    
    SLICE_X63Y193        FDPE (Hold_fdpe_C_D)         0.047     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.100     2.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.055     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.464     2.070    
    SLICE_X85Y192        FDRE (Hold_fdre_C_D)         0.047     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y191        FDRE (Prop_fdre_C_Q)         0.100     2.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X85Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.464     2.070    
    SLICE_X85Y191        FDRE (Hold_fdre_C_D)         0.047     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y188        FDCE (Prop_fdce_C_Q)         0.100     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.464     2.067    
    SLICE_X61Y188        FDCE (Hold_fdce_C_D)         0.044     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y188        FDCE (Prop_fdce_C_Q)         0.100     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.464     2.067    
    SLICE_X60Y188        FDCE (Hold_fdce_C_D)         0.044     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.882%)  route 0.103ns (53.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y184        FDCE (Prop_fdce_C_Q)         0.091     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.103     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X62Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.450     2.077    
    SLICE_X62Y185        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y188        FDCE (Prop_fdce_C_Q)         0.100     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.060     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.464     2.067    
    SLICE_X60Y188        FDCE (Hold_fdce_C_D)         0.047     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y192  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X70Y197  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X70Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X72Y196  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X70Y196  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y196  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :           32  Failing Endpoints,  Worst Slack       -1.044ns,  Total Violation      -30.850ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.872ns  (logic 0.668ns (8.485%)  route 7.204ns (91.515%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312   104.076    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.000   103.498    
                         clock uncertainty           -0.185   103.313    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.032    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.032    
                         arrival time                        -104.076    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.872ns  (logic 0.668ns (8.485%)  route 7.204ns (91.515%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312   104.076    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.000   103.498    
                         clock uncertainty           -0.185   103.313    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.032    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.032    
                         arrival time                        -104.076    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.872ns  (logic 0.668ns (8.485%)  route 7.204ns (91.515%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312   104.076    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.000   103.498    
                         clock uncertainty           -0.185   103.313    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.032    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.032    
                         arrival time                        -104.076    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.872ns  (logic 0.668ns (8.485%)  route 7.204ns (91.515%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 103.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.312   104.076    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.081   103.498    CLK_10M_BUFG
    SLICE_X54Y170        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.000   103.498    
                         clock uncertainty           -0.185   103.313    
    SLICE_X54Y170        FDRE (Setup_fdre_C_R)       -0.281   103.032    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.032    
                         arrival time                        -104.076    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.828ns  (logic 0.668ns (8.533%)  route 7.160ns (91.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 103.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.267   104.032    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.077   103.494    CLK_10M_BUFG
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   103.494    
                         clock uncertainty           -0.185   103.309    
    SLICE_X54Y176        FDRE (Setup_fdre_C_R)       -0.281   103.028    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.028    
                         arrival time                        -104.032    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.828ns  (logic 0.668ns (8.533%)  route 7.160ns (91.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 103.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.267   104.032    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.077   103.494    CLK_10M_BUFG
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.000   103.494    
                         clock uncertainty           -0.185   103.309    
    SLICE_X54Y176        FDRE (Setup_fdre_C_R)       -0.281   103.028    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        103.028    
                         arrival time                        -104.032    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.828ns  (logic 0.668ns (8.533%)  route 7.160ns (91.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 103.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.267   104.032    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.077   103.494    CLK_10M_BUFG
    SLICE_X54Y176        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.000   103.494    
                         clock uncertainty           -0.185   103.309    
    SLICE_X54Y176        FDRE (Setup_fdre_C_R)       -0.281   103.028    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        103.028    
                         arrival time                        -104.032    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.824ns  (logic 0.668ns (8.537%)  route 7.156ns (91.463%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 103.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.264   104.028    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.078   103.495    CLK_10M_BUFG
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.000   103.495    
                         clock uncertainty           -0.185   103.310    
    SLICE_X54Y172        FDRE (Setup_fdre_C_R)       -0.281   103.029    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        103.029    
                         arrival time                        -104.028    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.824ns  (logic 0.668ns (8.537%)  route 7.156ns (91.463%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 103.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.264   104.028    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.078   103.495    CLK_10M_BUFG
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[14]/C
                         clock pessimism              0.000   103.495    
                         clock uncertainty           -0.185   103.310    
    SLICE_X54Y172        FDRE (Setup_fdre_C_R)       -0.281   103.029    irMrsyncTime_reg[14]
  -------------------------------------------------------------------
                         required time                        103.029    
                         arrival time                        -104.028    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.824ns  (logic 0.668ns (8.537%)  route 7.156ns (91.463%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 103.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 96.204 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204    96.204    LOC_REG/CLK
    SLICE_X55Y173        FDCE                                         r  LOC_REG/x28_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDCE (Prop_fdce_C_Q)         0.223    96.427 r  LOC_REG/x28_Reg_reg[0]/Q
                         net (fo=2, routed)           4.429   100.856    TEST_MRSYNC_FRQ_0[24]
    SLICE_X55Y172        LUT6 (Prop_lut6_I1_O)        0.043   100.899 r  irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000   100.899    irTestMrsync_i_5_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273   101.172 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.463   101.636    irMrsyncTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.129   101.765 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.264   104.028    irMrsyncTime[31]_i_1_n_0
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.078   103.495    CLK_10M_BUFG
    SLICE_X54Y172        FDRE                                         r  irMrsyncTime_reg[15]/C
                         clock pessimism              0.000   103.495    
                         clock uncertainty           -0.185   103.310    
    SLICE_X54Y172        FDRE (Setup_fdre_C_R)       -0.281   103.029    irMrsyncTime_reg[15]
  -------------------------------------------------------------------
                         required time                        103.029    
                         arrival time                        -104.028    
  -------------------------------------------------------------------
                         slack                                 -0.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.846ns (27.976%)  route 2.178ns (72.024%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.144     1.144    LOC_REG/CLK
    SLICE_X45Y167        FDCE                                         r  LOC_REG/x23_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDCE (Prop_fdce_C_Q)         0.178     1.322 r  LOC_REG/x23_Reg_reg[4]/Q
                         net (fo=4, routed)           0.664     1.986    TEST_PSPILL_POS[4]
    SLICE_X46Y166        LUT2 (Prop_lut2_I0_O)        0.036     2.022 r  irTestSpill[1]_i_64/O
                         net (fo=1, routed)           0.000     2.022    irTestSpill[1]_i_64_n_0
    SLICE_X46Y166        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     2.112 r  irTestSpill_reg[1]_i_43/O[0]
                         net (fo=1, routed)           0.556     2.668    irSpillTime1[4]
    SLICE_X48Y167        LUT6 (Prop_lut6_I4_O)        0.100     2.768 r  irTestSpill[1]_i_30/O
                         net (fo=1, routed)           0.000     2.768    irTestSpill[1]_i_30_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     2.969 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.969    irTestSpill_reg[1]_i_17_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.012 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.012    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     3.100 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.958     4.058    irSpillTime0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.110     4.168 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     4.168    irTestSpill[1]_i_1_n_0
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     3.772    
                         clock uncertainty            0.185     3.957    
    SLICE_X59Y167        FDRE (Hold_fdre_C_D)         0.160     4.117    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.117    
                         arrival time                           4.168    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.630ns (20.848%)  route 2.392ns (79.152%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.141     1.141    LOC_REG/CLK
    SLICE_X46Y168        FDPE                                         r  LOC_REG/x22_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDPE (Prop_fdpe_C_Q)         0.206     1.347 r  LOC_REG/x22_Reg_reg[6]/Q
                         net (fo=4, routed)           0.972     2.319    TEST_PSPILL_POS[14]
    SLICE_X49Y168        LUT6 (Prop_lut6_I2_O)        0.036     2.355 r  irTestSpill[1]_i_16/O
                         net (fo=1, routed)           0.000     2.355    irTestSpill[1]_i_16_n_0
    SLICE_X49Y168        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.195     2.550 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.550    irTestSpill_reg[1]_i_4_n_0
    SLICE_X49Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     2.638 r  irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=2, routed)           1.420     4.058    irTestSpill1
    SLICE_X59Y167        LUT4 (Prop_lut4_I1_O)        0.105     4.163 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     4.163    irTestSpill[0]_i_1_n_0
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     3.772    
                         clock uncertainty            0.185     3.957    
    SLICE_X59Y167        FDRE (Hold_fdre_C_D)         0.154     4.111    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 LOC_REG/x2B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.544ns (16.600%)  route 2.733ns (83.400%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        2.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.081     1.081    LOC_REG/CLK
    SLICE_X57Y170        FDCE                                         r  LOC_REG/x2B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170        FDCE (Prop_fdce_C_Q)         0.178     1.259 r  LOC_REG/x2B_Reg_reg[4]/Q
                         net (fo=2, routed)           2.733     3.992    TEST_MRSYNC_FRQ_0[4]
    SLICE_X55Y170        LUT6 (Prop_lut6_I4_O)        0.036     4.028 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     4.028    irTestMrsync_i_13_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     4.229 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.229    irTestMrsync_reg_i_6_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     4.272 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.272    irTestMrsync_reg_i_2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.086     4.358 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     4.358    irMrsyncTime0
    SLICE_X55Y172        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.206     3.766    CLK_10M_BUFG
    SLICE_X55Y172        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     3.766    
                         clock uncertainty            0.185     3.951    
    SLICE_X55Y172        FDRE (Hold_fdre_C_D)         0.156     4.107    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.545ns (21.417%)  route 2.000ns (78.583%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.022     3.114    irSpillTime[0]_i_1_n_0
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.764     2.010    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[28]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.185     2.195    
    SLICE_X47Y170        FDRE (Hold_fdre_C_R)        -0.054     2.141    irSpillTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.545ns (21.417%)  route 2.000ns (78.583%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.022     3.114    irSpillTime[0]_i_1_n_0
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.764     2.010    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[29]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.185     2.195    
    SLICE_X47Y170        FDRE (Hold_fdre_C_R)        -0.054     2.141    irSpillTime_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.545ns (21.417%)  route 2.000ns (78.583%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.022     3.114    irSpillTime[0]_i_1_n_0
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.764     2.010    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[30]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.185     2.195    
    SLICE_X47Y170        FDRE (Hold_fdre_C_R)        -0.054     2.141    irSpillTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.545ns (21.417%)  route 2.000ns (78.583%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.022     3.114    irSpillTime[0]_i_1_n_0
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.764     2.010    CLK_10M_BUFG
    SLICE_X47Y170        FDRE                                         r  irSpillTime_reg[31]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.185     2.195    
    SLICE_X47Y170        FDRE (Hold_fdre_C_R)        -0.054     2.141    irSpillTime_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.545ns (21.400%)  route 2.002ns (78.600%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.024     3.116    irSpillTime[0]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.766     2.012    CLK_10M_BUFG
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[20]/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.185     2.197    
    SLICE_X47Y168        FDRE (Hold_fdre_C_R)        -0.054     2.143    irSpillTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.545ns (21.400%)  route 2.002ns (78.600%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.024     3.116    irSpillTime[0]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.766     2.012    CLK_10M_BUFG
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[21]/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.185     2.197    
    SLICE_X47Y168        FDRE (Hold_fdre_C_R)        -0.054     2.143    irSpillTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.545ns (21.400%)  route 2.002ns (78.600%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.569     0.569    LOC_REG/CLK
    SLICE_X46Y168        FDCE                                         r  LOC_REG/x22_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDCE (Prop_fdce_C_Q)         0.118     0.687 r  LOC_REG/x22_Reg_reg[7]/Q
                         net (fo=4, routed)           0.353     1.040    TEST_PSPILL_POS[15]
    SLICE_X46Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     1.130 r  irTestSpill_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.130    irTestSpill_reg[1]_i_34_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.157 r  irTestSpill_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.157    irTestSpill_reg[1]_i_33_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.198 r  irTestSpill_reg[1]_i_32/O[0]
                         net (fo=1, routed)           0.400     1.598    irSpillTime1[20]
    SLICE_X48Y168        LUT6 (Prop_lut6_I2_O)        0.066     1.664 r  irTestSpill[1]_i_19/O
                         net (fo=1, routed)           0.000     1.664    irTestSpill[1]_i_19_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.749 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.749    irTestSpill_reg[1]_i_8_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.796 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.225     2.021    irSpillTime0
    SLICE_X52Y170        LUT2 (Prop_lut2_I0_O)        0.071     2.092 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.024     3.116    irSpillTime[0]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.766     2.012    CLK_10M_BUFG
    SLICE_X47Y168        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.185     2.197    
    SLICE_X47Y168        FDRE (Hold_fdre_C_R)        -0.054     2.143    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.284    11.284    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.602ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.582ns  (logic 1.259ns (48.765%)  route 1.323ns (51.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line161/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line161/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.323     2.582    nolabel_line161/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X6Y190         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.219    11.219    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y190         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.219    
                         clock uncertainty           -0.025    11.194    
    SLICE_X6Y190         FDRE (Setup_fdre_C_D)       -0.010    11.184    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  8.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.252ns  (logic 0.649ns (51.843%)  route 0.603ns (48.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line161/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line161/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.603     1.252    nolabel_line161/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X6Y190         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.822     0.822    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y190         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.025     0.847    
    SLICE_X6Y190         FDRE (Hold_fdre_C_D)         0.032     0.879    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.853     0.853    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line161/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.560ns (34.544%)  route 1.061ns (65.456%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 6.082 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.325     5.393    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.082     6.082    top_tdc/CLK_200M
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[16]/C
                         clock pessimism              0.000     6.082    
                         clock uncertainty           -0.185     5.897    
    SLICE_X60Y169        FDRE (Setup_fdre_C_CE)      -0.201     5.696    top_tdc/irCOUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.560ns (34.544%)  route 1.061ns (65.456%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 6.082 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.325     5.393    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.082     6.082    top_tdc/CLK_200M
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[17]/C
                         clock pessimism              0.000     6.082    
                         clock uncertainty           -0.185     5.897    
    SLICE_X60Y169        FDRE (Setup_fdre_C_CE)      -0.201     5.696    top_tdc/irCOUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.560ns (34.544%)  route 1.061ns (65.456%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 6.082 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.325     5.393    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.082     6.082    top_tdc/CLK_200M
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[20]/C
                         clock pessimism              0.000     6.082    
                         clock uncertainty           -0.185     5.897    
    SLICE_X60Y169        FDRE (Setup_fdre_C_CE)      -0.201     5.696    top_tdc/irCOUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.560ns (34.544%)  route 1.061ns (65.456%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 6.082 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.325     5.393    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.082     6.082    top_tdc/CLK_200M
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[23]/C
                         clock pessimism              0.000     6.082    
                         clock uncertainty           -0.185     5.897    
    SLICE_X60Y169        FDRE (Setup_fdre_C_CE)      -0.201     5.696    top_tdc/irCOUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.560ns (34.544%)  route 1.061ns (65.456%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 6.082 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.325     5.393    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.082     6.082    top_tdc/CLK_200M
    SLICE_X60Y169        FDRE                                         r  top_tdc/irCOUNTER_reg[24]/C
                         clock pessimism              0.000     6.082    
                         clock uncertainty           -0.185     5.897    
    SLICE_X60Y169        FDRE (Setup_fdre_C_CE)      -0.201     5.696    top_tdc/irCOUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.560ns (34.851%)  route 1.047ns (65.149%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 6.083 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.310     5.379    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.083     6.083    top_tdc/CLK_200M
    SLICE_X60Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[10]/C
                         clock pessimism              0.000     6.083    
                         clock uncertainty           -0.185     5.898    
    SLICE_X60Y167        FDRE (Setup_fdre_C_CE)      -0.201     5.697    top_tdc/irCOUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.560ns (34.851%)  route 1.047ns (65.149%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 6.083 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.310     5.379    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X60Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.083     6.083    top_tdc/CLK_200M
    SLICE_X60Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[11]/C
                         clock pessimism              0.000     6.083    
                         clock uncertainty           -0.185     5.898    
    SLICE_X60Y167        FDRE (Setup_fdre_C_CE)      -0.201     5.697    top_tdc/irCOUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.560ns (34.852%)  route 1.047ns (65.148%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 6.083 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.310     5.379    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X61Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.083     6.083    top_tdc/CLK_200M
    SLICE_X61Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[12]/C
                         clock pessimism              0.000     6.083    
                         clock uncertainty           -0.185     5.898    
    SLICE_X61Y167        FDRE (Setup_fdre_C_CE)      -0.201     5.697    top_tdc/irCOUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.560ns (34.852%)  route 1.047ns (65.148%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 6.083 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.310     5.379    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X61Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.083     6.083    top_tdc/CLK_200M
    SLICE_X61Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[13]/C
                         clock pessimism              0.000     6.083    
                         clock uncertainty           -0.185     5.898    
    SLICE_X61Y167        FDRE (Setup_fdre_C_CE)      -0.201     5.697    top_tdc/irCOUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.560ns (34.852%)  route 1.047ns (65.148%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 6.083 - 5.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.212     3.772    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.204     3.976 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.337     4.313    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.134     4.447 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.113     4.560    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.136     4.696 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.188     4.884    top_tdc/MR_SYNC
    SLICE_X59Y169        LUT6 (Prop_lut6_I1_O)        0.043     4.927 r  top_tdc/irCOUNTER[26]_i_2/O
                         net (fo=1, routed)           0.099     5.025    top_tdc/irCOUNTER[26]_i_2_n_0
    SLICE_X59Y169        LUT4 (Prop_lut4_I0_O)        0.043     5.068 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.310     5.379    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X61Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.083     6.083    top_tdc/CLK_200M
    SLICE_X61Y167        FDRE                                         r  top_tdc/irCOUNTER_reg[8]/C
                         clock pessimism              0.000     6.083    
                         clock uncertainty           -0.185     5.898    
    SLICE_X61Y167        FDRE (Setup_fdre_C_CE)      -0.201     5.697    top_tdc/irCOUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.098%)  route 0.156ns (60.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.532     1.703    CLK_10M_BUFG
    SLICE_X55Y172        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y172        FDRE (Prop_fdre_C_Q)         0.100     1.803 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.156     1.959    irTestMrsync
    SLICE_X58Y172        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.729     0.729    CLK_200M
    SLICE_X58Y172        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.729    
                         clock uncertainty            0.185     0.914    
    SLICE_X58Y172        FDRE (Hold_fdre_C_D)         0.037     0.951    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.091ns (26.461%)  route 0.253ns (73.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.091     1.799 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.253     2.052    ila_0/inst/ila_core_inst/TRIGGER_I[47]
    SLICE_X50Y171        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.731     0.731    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y171        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     0.731    
                         clock uncertainty            0.185     0.916    
    SLICE_X50Y171        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.034    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.669%)  route 0.188ns (67.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.091     1.799 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.188     1.987    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X66Y171        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.729     0.729    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X66Y171        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.729    
                         clock uncertainty            0.185     0.914    
    SLICE_X66Y171        FDRE (Hold_fdre_C_D)        -0.004     0.910    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.155ns (35.427%)  route 0.283ns (64.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.091     1.799 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.176     1.975    PREPROCESSOR/probe5[1]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.064     2.039 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.107     2.146    top_tdc/PSPILL
    SLICE_X58Y166        FDRE                                         r  top_tdc/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.735     0.735    top_tdc/CLK_200M
    SLICE_X58Y166        FDRE                                         r  top_tdc/SPL_REG_reg[0]/C
                         clock pessimism              0.000     0.735    
                         clock uncertainty            0.185     0.920    
    SLICE_X58Y166        FDRE (Hold_fdre_C_D)         0.037     0.957    top_tdc/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.118ns (25.031%)  route 0.353ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.535     1.706    CLK_10M_BUFG
    SLICE_X54Y169        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y169        FDRE (Prop_fdre_C_Q)         0.118     1.824 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.353     2.177    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X87Y168        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.735     0.735    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X87Y168        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.735    
                         clock uncertainty            0.185     0.920    
    SLICE_X87Y168        FDRE (Hold_fdre_C_D)         0.040     0.960    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.100ns (19.950%)  route 0.401ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.536     1.707    CLK_10M_BUFG
    SLICE_X55Y168        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y168        FDSE (Prop_fdse_C_Q)         0.100     1.807 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.401     2.208    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X85Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.737     0.737    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X85Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.185     0.922    
    SLICE_X85Y166        FDRE (Hold_fdre_C_D)         0.038     0.960    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.157ns (26.991%)  route 0.425ns (73.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.091     1.799 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.176     1.975    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.066     2.041 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.249     2.290    ila_0/inst/ila_core_inst/TRIGGER_I[46]
    SLICE_X50Y171        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.731     0.731    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y171        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.000     0.731    
                         clock uncertainty            0.185     0.916    
    SLICE_X50Y171        SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     0.969    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.118ns (19.729%)  route 0.480ns (80.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.535     1.706    CLK_10M_BUFG
    SLICE_X54Y169        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y169        FDRE (Prop_fdre_C_Q)         0.118     1.824 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.480     2.304    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X85Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.737     0.737    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X85Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.185     0.922    
    SLICE_X85Y166        FDRE (Hold_fdre_C_D)         0.041     0.963    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.157ns (28.632%)  route 0.391ns (71.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.091     1.799 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.176     1.975    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.066     2.041 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.216     2.256    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X66Y171        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.729     0.729    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X66Y171        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.729    
                         clock uncertainty            0.185     0.914    
    SLICE_X66Y171        FDRE (Hold_fdre_C_D)        -0.004     0.910    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irSIG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.226ns (36.539%)  route 0.393ns (63.461%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.537     1.708    CLK_10M_BUFG
    SLICE_X59Y167        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.091     1.799 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.176     1.975    TEST_PSPILL
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.066     2.041 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.064     2.105    PREPROCESSOR/probe5[0]
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.069     2.174 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=4, routed)           0.153     2.327    top_tdc/MR_SYNC
    SLICE_X59Y171        FDRE                                         r  top_tdc/irSIG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.730     0.730    top_tdc/CLK_200M
    SLICE_X59Y171        FDRE                                         r  top_tdc/irSIG_reg[0]/C
                         clock pessimism              0.000     0.730    
                         clock uncertainty            0.185     0.915    
    SLICE_X59Y171        FDRE (Hold_fdre_C_D)         0.040     0.955    top_tdc/irSIG_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  1.372    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.791ns,  Total Violation       -8.333ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 26.201 - 25.000 ) 
    Source Clock Delay      (SCD):    4.414ns = ( 28.414 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442    25.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.339    28.414    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223    28.637 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.191    28.828    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.201    26.201    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.201    
                         clock uncertainty           -0.154    26.047    
    SLICE_X7Y213         FDCE (Setup_fdce_C_D)       -0.010    26.037    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         26.037    
                         arrival time                         -28.828    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.789ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 26.198 - 25.000 ) 
    Source Clock Delay      (SCD):    4.412ns = ( 28.412 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442    25.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.337    28.412    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y216         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.223    28.635 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.188    28.823    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.198    26.198    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.198    
                         clock uncertainty           -0.154    26.044    
    SLICE_X5Y216         FDCE (Setup_fdce_C_D)       -0.010    26.034    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         26.034    
                         arrival time                         -28.823    
  -------------------------------------------------------------------
                         slack                                 -2.789    

Slack (VIOLATED) :        -2.753ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 26.201 - 25.000 ) 
    Source Clock Delay      (SCD):    4.416ns = ( 28.416 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442    25.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.341    28.416    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.204    28.620 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.110    28.730    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.201    26.201    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.201    
                         clock uncertainty           -0.154    26.047    
    SLICE_X2Y214         FDCE (Setup_fdce_C_D)       -0.070    25.977    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.977    
                         arrival time                         -28.730    
  -------------------------------------------------------------------
                         slack                                 -2.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.606     1.884    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.091     1.975 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.054     2.029    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.810     0.810    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.154     0.964    
    SLICE_X2Y214         FDCE (Hold_fdce_C_D)         0.006     0.970    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y216         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.100     1.982 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.092     2.074    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.807     0.807    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.807    
                         clock uncertainty            0.154     0.961    
    SLICE_X5Y216         FDCE (Hold_fdce_C_D)         0.047     1.008    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.610     0.610    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.605     1.883    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.100     1.983 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.095     2.078    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.809     0.809    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.154     0.963    
    SLICE_X7Y213         FDCE (Hold_fdce_C_D)         0.047     1.010    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.068    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.962ns,  Total Violation      -37.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 nolabel_line161/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.512ns  (logic 0.266ns (51.990%)  route 0.246ns (48.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 26.098 - 25.000 ) 
    Source Clock Delay      (SCD):    4.546ns = ( 28.546 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229    28.546    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line161/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDPE (Prop_fdpe_C_Q)         0.223    28.769 f  nolabel_line161/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.246    29.015    nolabel_line161/sel
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.043    29.058 r  nolabel_line161/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.058    nolabel_line161/GMII_1000M_i_1_n_0
    SLICE_X80Y196        FDCE                                         r  nolabel_line161/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098    26.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line161/GMII_1000M_reg/C
                         clock pessimism              0.000    26.098    
                         clock uncertainty           -0.035    26.063    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.033    26.096    nolabel_line161/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.096    
                         arrival time                         -29.058    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.720%)  route 0.192ns (46.280%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    28.665    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y185         FDCE (Prop_fdce_C_Q)         0.223    28.888 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.192    29.080    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X7Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.216    26.216    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X7Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X7Y185         FDRE (Setup_fdre_C_D)       -0.010    26.171    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.171    
                         arrival time                         -29.080    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.751%)  route 0.192ns (46.249%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 28.666 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.349    28.666    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.223    28.889 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.192    29.081    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.216    26.216    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)       -0.009    26.172    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.172    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.410ns  (logic 0.223ns (54.338%)  route 0.187ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 28.666 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.349    28.666    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.223    28.889 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.187    29.077    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.217    26.217    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.035    26.182    
    SLICE_X1Y185         FDRE (Setup_fdre_C_D)       -0.009    26.173    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.173    
                         arrival time                         -29.077    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.901ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 28.666 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.349    28.666    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.204    28.870 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.111    28.982    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.217    26.217    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.035    26.182    
    SLICE_X1Y185         FDRE (Setup_fdre_C_D)       -0.101    26.081    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                         -28.982    
  -------------------------------------------------------------------
                         slack                                 -2.901    

Slack (VIOLATED) :        -2.901ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.215 - 25.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 28.664 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    28.664    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y183         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y183         FDCE (Prop_fdce_C_Q)         0.204    28.868 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.111    28.980    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.215    26.215    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.215    
                         clock uncertainty           -0.035    26.180    
    SLICE_X1Y183         FDRE (Setup_fdre_C_D)       -0.101    26.079    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.079    
                         arrival time                         -28.980    
  -------------------------------------------------------------------
                         slack                                 -2.901    

Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    28.665    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.204    28.869 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.109    28.978    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.216    26.216    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)       -0.101    26.080    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.080    
                         arrival time                         -28.978    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    28.665    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.204    28.869 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.113    28.982    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.216    26.216    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)       -0.091    26.090    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -28.982    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 28.666 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.349    28.666    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.204    28.870 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.110    28.980    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.217    26.217    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.035    26.182    
    SLICE_X1Y185         FDRE (Setup_fdre_C_D)       -0.091    26.091    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.091    
                         arrival time                         -28.980    
  -------------------------------------------------------------------
                         slack                                 -2.889    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.215 - 25.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 28.664 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    28.664    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y183         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y183         FDCE (Prop_fdce_C_Q)         0.204    28.868 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.110    28.978    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.215    26.215    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.215    
                         clock uncertainty           -0.035    26.180    
    SLICE_X1Y183         FDRE (Setup_fdre_C_D)       -0.091    26.089    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.089    
                         arrival time                         -28.978    
  -------------------------------------------------------------------
                         slack                                 -2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.993%)  route 0.054ns (35.007%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.100     2.291 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.054     2.345    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.819     0.819    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.032     0.886    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.176%)  route 0.055ns (37.824%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.055     2.338    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.819     0.819    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.013     0.867    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y183         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y183         FDCE (Prop_fdce_C_Q)         0.091     2.281 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.054     2.335    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.817     0.817    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.035     0.852    
    SLICE_X1Y183         FDRE (Hold_fdre_C_D)         0.011     0.863    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.054     2.336    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.819     0.819    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.009     0.863    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.053     2.335    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.818     0.818    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.008     0.861    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.057     2.339    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.818     0.818    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.011     0.864    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.620     2.191    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.055     2.338    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.819     0.819    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.008     0.862    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y183         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y183         FDCE (Prop_fdce_C_Q)         0.091     2.281 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.055     2.337    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.817     0.817    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X1Y183         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.035     0.852    
    SLICE_X1Y183         FDRE (Hold_fdre_C_D)         0.008     0.860    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.617     2.188    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y181         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDCE (Prop_fdce_C_Q)         0.091     2.279 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.054     2.333    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X2Y181         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.815     0.815    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.006     0.856    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y185         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y185         FDCE (Prop_fdce_C_Q)         0.100     2.289 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.095     2.384    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X7Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.818     0.818    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X7Y185         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X7Y185         FDRE (Hold_fdre_C_D)         0.047     0.900    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  1.484    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 6.201 - 5.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.223     4.564 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.191     4.755    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.201     6.201    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.201    
                         clock uncertainty           -0.035     6.166    
    SLICE_X7Y213         FDCE (Setup_fdce_C_D)       -0.010     6.156    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 6.198 - 5.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.337     4.339    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y216         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.223     4.562 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.188     4.750    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.198     6.198    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.198    
                         clock uncertainty           -0.035     6.163    
    SLICE_X5Y216         FDCE (Setup_fdce_C_D)       -0.010     6.153    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.153    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 6.201 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.341     4.343    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.204     4.547 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.110     4.657    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.201     6.201    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.201    
                         clock uncertainty           -0.035     6.166    
    SLICE_X2Y214         FDCE (Setup_fdce_C_D)       -0.070     6.096    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.096    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.606     2.014    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.091     2.105 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.054     2.158    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.810     0.810    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y214         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.035     0.845    
    SLICE_X2Y214         FDCE (Hold_fdce_C_D)         0.006     0.851    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y216         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_fdre_C_Q)         0.100     2.112 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.092     2.204    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.807     0.807    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X5Y216         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.807    
                         clock uncertainty            0.035     0.842    
    SLICE_X5Y216         FDCE (Hold_fdce_C_D)         0.047     0.889    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.605     2.013    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y214         FDRE (Prop_fdre_C_Q)         0.100     2.113 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.095     2.208    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.809     0.809    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X7Y213         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.035     0.844    
    SLICE_X7Y213         FDCE (Hold_fdce_C_D)         0.047     0.891    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.316    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.295ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.611ns  (logic 0.236ns (38.618%)  route 0.375ns (61.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y184        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.375     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y184        FDCE (Setup_fdce_C_D)       -0.094    32.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.906    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 32.295    

Slack (MET) :             32.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.577ns  (logic 0.236ns (40.872%)  route 0.341ns (59.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y184        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X57Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y184        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                 32.332    

Slack (MET) :             32.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (39.019%)  route 0.369ns (60.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X62Y187        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y188        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 32.337    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.582ns  (logic 0.259ns (44.479%)  route 0.323ns (55.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y184        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.323     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y184        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 32.409    

Slack (MET) :             32.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.689%)  route 0.287ns (56.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y188        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.287     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y188        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 32.480    

Slack (MET) :             32.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.539ns  (logic 0.259ns (48.009%)  route 0.280ns (51.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y184        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.280     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y185        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                 32.482    

Slack (MET) :             32.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.800%)  route 0.272ns (51.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X62Y187        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.272     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X62Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y188        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 32.490    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.444%)  route 0.268ns (54.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y188        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.268     0.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y188        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 32.500    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M

Setup :           24  Failing Endpoints,  Worst Slack       -2.028ns,  Total Violation      -36.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.028ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.427ns  (logic 0.204ns (3.759%)  route 5.223ns (96.241%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 19.998 - 16.000 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 16.343 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.343    16.343    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.204    16.547 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.223    21.770    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.204    19.998    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    19.998    
                         clock uncertainty           -0.154    19.844    
    SLICE_X3Y208         FDRE (Setup_fdre_C_D)       -0.102    19.742    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         19.742    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -2.028    

Slack (VIOLATED) :        -1.972ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.374ns  (logic 0.236ns (4.392%)  route 5.138ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 19.996 - 16.000 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 16.341 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.341    16.341    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.236    16.577 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.138    21.715    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X3Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    19.996    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    19.996    
                         clock uncertainty           -0.154    19.842    
    SLICE_X3Y211         FDRE (Setup_fdre_C_D)       -0.099    19.743    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.743    
                         arrival time                         -21.715    
  -------------------------------------------------------------------
                         slack                                 -1.972    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.295ns  (logic 0.204ns (3.853%)  route 5.091ns (96.147%))
  Logic Levels:           0  
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 19.997 - 16.000 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 16.343 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.343    16.343    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.204    16.547 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.091    21.638    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.203    19.997    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    19.997    
                         clock uncertainty           -0.154    19.843    
    SLICE_X4Y208         FDRE (Setup_fdre_C_D)       -0.099    19.744    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                         -21.638    
  -------------------------------------------------------------------
                         slack                                 -1.894    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.335ns  (logic 0.259ns (4.854%)  route 5.076ns (95.146%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 19.998 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.345    16.345    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.259    16.604 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           5.076    21.680    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.204    19.998    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    19.998    
                         clock uncertainty           -0.154    19.844    
    SLICE_X2Y209         FDRE (Setup_fdre_C_D)        0.004    19.848    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.848    
                         arrival time                         -21.680    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.269ns  (logic 0.259ns (4.915%)  route 5.010ns (95.085%))
  Logic Levels:           0  
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 19.997 - 16.000 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 16.341 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.341    16.341    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.259    16.600 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.010    21.610    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.203    19.997    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    19.997    
                         clock uncertainty           -0.154    19.843    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)       -0.019    19.824    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.824    
                         arrival time                         -21.610    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.163ns  (logic 0.259ns (5.017%)  route 4.904ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 19.997 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.345    16.345    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.259    16.604 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.904    21.508    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.203    19.997    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    19.997    
                         clock uncertainty           -0.154    19.843    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)       -0.031    19.812    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -21.508    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.169ns  (logic 0.259ns (5.011%)  route 4.910ns (94.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 19.996 - 16.000 ) 
    Source Clock Delay      (SCD):    1.344ns = ( 16.344 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.344    16.344    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_fdre_C_Q)         0.259    16.603 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           4.910    21.513    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    19.996    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    19.996    
                         clock uncertainty           -0.154    19.842    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.010    19.832    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                         -21.513    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.994ns  (logic 0.236ns (4.725%)  route 4.758ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 19.996 - 16.000 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 16.341 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.341    16.341    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.236    16.577 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.758    21.335    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    19.996    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    19.996    
                         clock uncertainty           -0.154    19.842    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.102    19.740    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         19.740    
                         arrival time                         -21.335    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.565ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.045ns  (logic 0.259ns (5.134%)  route 4.786ns (94.866%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 19.999 - 16.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 16.346 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.346    16.346    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.259    16.605 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           4.786    21.391    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.205    19.999    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    19.999    
                         clock uncertainty           -0.154    19.845    
    SLICE_X3Y207         FDRE (Setup_fdre_C_D)       -0.019    19.826    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         19.826    
                         arrival time                         -21.391    
  -------------------------------------------------------------------
                         slack                                 -1.565    

Slack (VIOLATED) :        -1.509ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.988ns  (logic 0.259ns (5.192%)  route 4.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 19.996 - 16.000 ) 
    Source Clock Delay      (SCD):    1.344ns = ( 16.344 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.344    16.344    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_fdre_C_Q)         0.259    16.603 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           4.729    21.332    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285    17.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    19.996    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    19.996    
                         clock uncertainty           -0.154    19.842    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.019    19.823    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                         -21.332    
  -------------------------------------------------------------------
                         slack                                 -1.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.178ns (4.714%)  route 3.598ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        3.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.202     1.202    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.178     1.380 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           3.598     4.978    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.421    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     4.421    
                         clock uncertainty            0.154     4.575    
    SLICE_X3Y208         FDRE (Hold_fdre_C_D)         0.105     4.680    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.206ns (5.348%)  route 3.646ns (94.652%))
  Logic Levels:           0  
  Clock Path Skew:        3.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.206     1.410 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.646     5.056    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.132     4.708    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.708    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.206ns (5.220%)  route 3.740ns (94.780%))
  Logic Levels:           0  
  Clock Path Skew:        3.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.201     1.201    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.206     1.407 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.740     5.147    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.344     4.419    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     4.419    
                         clock uncertainty            0.154     4.573    
    SLICE_X3Y212         FDRE (Hold_fdre_C_D)         0.110     4.683    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.206ns (5.208%)  route 3.749ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.206     1.409 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           3.749     5.158    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.420    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     4.420    
                         clock uncertainty            0.154     4.574    
    SLICE_X1Y210         FDRE (Hold_fdre_C_D)         0.105     4.679    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.679    
                         arrival time                           5.158    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.206ns (5.153%)  route 3.792ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        3.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.206     1.410 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.792     5.202    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X3Y207         FDRE (Hold_fdre_C_D)         0.108     4.684    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.214ns (5.231%)  route 3.877ns (94.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.359ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.146     1.146    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X9Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y214         FDRE (Prop_fdre_C_Q)         0.178     1.324 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.877     5.201    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X8Y214         LUT2 (Prop_lut2_I0_O)        0.036     5.237 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.237    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X8Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.359    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.359    
                         clock uncertainty            0.154     4.513    
    SLICE_X8Y214         FDRE (Hold_fdre_C_D)         0.188     4.701    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.206ns (5.082%)  route 3.847ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        3.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.206     1.409 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           3.847     5.256    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.421    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     4.421    
                         clock uncertainty            0.154     4.575    
    SLICE_X2Y209         FDRE (Hold_fdre_C_D)         0.132     4.707    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -4.707    
                         arrival time                           5.256    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line161/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.195%)  route 1.825ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.543     0.543    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line161/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  nolabel_line161/GMII_1000M_reg/Q
                         net (fo=3, routed)           1.825     2.468    nolabel_line161/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line161/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line161/GMIIMUX/I1
                         clock pessimism              0.000     1.531    
                         clock uncertainty            0.154     1.685    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.187     1.872    nolabel_line161/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.206ns (5.048%)  route 3.875ns (94.952%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.202     1.202    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_fdre_C_Q)         0.206     1.408 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           3.875     5.283    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X1Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.344     4.419    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     4.419    
                         clock uncertainty            0.154     4.573    
    SLICE_X1Y212         FDRE (Hold_fdre_C_D)         0.101     4.674    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.674    
                         arrival time                           5.283    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.178ns (4.354%)  route 3.910ns (95.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.202     1.202    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.178     1.380 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           3.910     5.290    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.442     1.442    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.344     4.419    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     4.419    
                         clock uncertainty            0.154     4.573    
    SLICE_X4Y208         FDRE (Hold_fdre_C_D)         0.101     4.674    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -4.674    
                         arrival time                           5.290    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.731ns (40.457%)  route 1.076ns (59.543%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.297 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.463 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.463    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.213    12.007    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty           -0.154    11.853    
    SLICE_X3Y180         FDRE (Setup_fdre_C_D)        0.049    11.902    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.678ns (38.658%)  route 1.076ns (61.342%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.410 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.410    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    12.006    
                         clock uncertainty           -0.154    11.852    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    11.901    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.676ns (38.588%)  route 1.076ns (61.412%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.297 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.408 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.408    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.213    12.007    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty           -0.154    11.853    
    SLICE_X3Y180         FDRE (Setup_fdre_C_D)        0.049    11.902    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.661ns (38.057%)  route 1.076ns (61.943%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.393 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.393    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    12.006    
                         clock uncertainty           -0.154    11.852    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    11.901    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.625ns (36.746%)  route 1.076ns (63.254%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 12.004 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.357 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.357    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    12.004    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    11.899    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.623ns (36.672%)  route 1.076ns (63.328%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.355 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.355    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    12.006    
                         clock uncertainty           -0.154    11.852    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    11.901    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.623ns (36.672%)  route 1.076ns (63.328%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.355 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.355    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    12.006    
                         clock uncertainty           -0.154    11.852    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    11.901    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.608ns (36.108%)  route 1.076ns (63.892%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 12.004 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.340 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.340    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    12.004    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    11.899    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.570ns (34.632%)  route 1.076ns (65.368%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 12.004 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.302 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.302    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    12.004    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    11.899    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.570ns (34.632%)  route 1.076ns (65.368%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 12.004 - 8.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339     4.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223     4.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076     5.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043     5.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     5.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.302 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.302    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.285     9.285    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    12.004    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    11.899    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  5.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.177ns (34.568%)  route 0.335ns (65.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.335     2.618    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I1_O)        0.028     2.646 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     2.646    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.695 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.695    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.154     2.527    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.598    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.179ns (34.959%)  route 0.333ns (65.041%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.695 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.695    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.154     2.527    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.598    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.183ns (32.975%)  route 0.372ns (67.025%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.372     2.655    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.683 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.683    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.738 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.738    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.154     2.527    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.598    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.118ns (22.390%)  route 0.409ns (77.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.613     2.184    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_fdre_C_Q)         0.118     2.302 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           0.409     2.711    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X4Y179         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.154     2.527    
    SLICE_X4Y179         FDCE (Hold_fdce_C_D)         0.040     2.567    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.206ns (35.805%)  route 0.369ns (64.195%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.610     2.181    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.091     2.272 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.369     2.642    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.066     2.708 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.708    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.757 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.757    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.373    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.154     2.527    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.598    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.177ns (30.608%)  route 0.401ns (69.392%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.611     2.182    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     2.282 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.401     2.683    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y177         LUT3 (Prop_lut3_I1_O)        0.028     2.711 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.711    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.760 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.760    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.372    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.154     2.526    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.071     2.597    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.177ns (30.332%)  route 0.407ns (69.668%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.610     2.181    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.100     2.281 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.407     2.688    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y176         LUT3 (Prop_lut3_I1_O)        0.028     2.716 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.716    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y176         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.765 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.765    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X3Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.809     2.370    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.370    
                         clock uncertainty            0.154     2.524    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.071     2.595    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.254ns (43.269%)  route 0.333ns (56.731%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.729 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.729    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.770 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.770    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.154     2.528    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.071     2.599    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.265ns (44.312%)  route 0.333ns (55.688%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.729 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.729    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.781 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.781    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.154     2.528    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.071     2.599    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.273ns (45.047%)  route 0.333ns (54.953%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.729 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.729    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.789 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.789    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.821     0.821    nolabel_line161/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line161/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line161/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.154     2.528    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.071     2.599    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -1.949ns,  Total Violation      -14.104ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.920ns  (logic 0.266ns (4.493%)  route 5.654ns (95.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 20.239 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.297    16.297    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X21Y193        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y193        FDCE (Prop_fdce_C_Q)         0.223    16.520 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/Q
                         net (fo=4, routed)           5.654    22.174    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[18]
    SLICE_X20Y192        LUT6 (Prop_lut6_I3_O)        0.043    22.217 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.217    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X20Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.164    20.239    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.239    
                         clock uncertainty           -0.035    20.204    
    SLICE_X20Y192        FDRE (Setup_fdre_C_D)        0.064    20.268    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -22.217    
  -------------------------------------------------------------------
                         slack                                 -1.949    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.870ns  (logic 0.266ns (4.532%)  route 5.604ns (95.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.297    16.297    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X17Y191        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y191        FDCE (Prop_fdce_C_Q)         0.223    16.520 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           5.604    22.124    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X18Y192        LUT6 (Prop_lut6_I2_O)        0.043    22.167 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.167    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X18Y192        FDRE (Setup_fdre_C_D)        0.066    20.271    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.271    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.740ns  (logic 0.302ns (5.262%)  route 5.438ns (94.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.297    16.297    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X18Y191        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y191        FDCE (Prop_fdce_C_Q)         0.259    16.556 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           5.438    21.994    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X18Y193        LUT6 (Prop_lut6_I2_O)        0.043    22.037 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.037    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X18Y193        FDRE (Setup_fdre_C_D)        0.066    20.271    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.271    
                         arrival time                         -22.037    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.724ns  (logic 0.266ns (4.647%)  route 5.458ns (95.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 20.239 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.298    16.298    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X17Y192        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDPE (Prop_fdpe_C_Q)         0.223    16.521 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/Q
                         net (fo=4, routed)           5.458    21.979    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[23]
    SLICE_X14Y191        LUT6 (Prop_lut6_I3_O)        0.043    22.022 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.022    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.164    20.239    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.239    
                         clock uncertainty           -0.035    20.204    
    SLICE_X14Y191        FDRE (Setup_fdre_C_D)        0.065    20.269    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.657ns  (logic 0.329ns (5.816%)  route 5.328ns (94.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.298    16.298    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X19Y193        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y193        FDCE (Prop_fdce_C_Q)         0.204    16.502 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           5.328    21.830    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X18Y192        LUT6 (Prop_lut6_I4_O)        0.125    21.955 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X18Y192        FDRE (Setup_fdre_C_D)        0.065    20.270    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.270    
                         arrival time                         -21.955    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.610ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.580ns  (logic 0.302ns (5.413%)  route 5.278ns (94.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 20.239 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.298    16.298    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X14Y190        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDCE (Prop_fdce_C_Q)         0.259    16.557 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           5.278    21.835    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X14Y191        LUT6 (Prop_lut6_I3_O)        0.043    21.878 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.878    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.164    20.239    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.239    
                         clock uncertainty           -0.035    20.204    
    SLICE_X14Y191        FDRE (Setup_fdre_C_D)        0.064    20.268    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                 -1.610    

Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.324ns  (logic 0.302ns (5.672%)  route 5.022ns (94.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.297    16.297    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X18Y191        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y191        FDCE (Prop_fdce_C_Q)         0.259    16.556 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           5.022    21.578    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X18Y192        LUT6 (Prop_lut6_I2_O)        0.043    21.621 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    21.621    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X18Y192        FDRE (Setup_fdre_C_D)        0.064    20.269    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -21.621    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.260ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.232ns  (logic 0.266ns (5.084%)  route 4.966ns (94.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 16.299 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.299    16.299    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y195        FDCE (Prop_fdce_C_Q)         0.223    16.522 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           4.966    21.488    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X18Y193        LUT6 (Prop_lut6_I3_O)        0.043    21.531 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.531    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X18Y193        FDRE (Setup_fdre_C_D)        0.066    20.271    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.271    
                         arrival time                         -21.531    
  -------------------------------------------------------------------
                         slack                                 -1.260    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.734ns  (logic 0.259ns (5.471%)  route 4.475ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 20.233 - 16.000 ) 
    Source Clock Delay      (SCD):    1.294ns = ( 16.294 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.294    16.294    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X22Y189        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y189        FDCE (Prop_fdce_C_Q)         0.259    16.553 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           4.475    21.028    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X20Y183        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.158    20.233    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y183        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.233    
                         clock uncertainty           -0.035    20.198    
    SLICE_X20Y183        FDRE (Setup_fdre_C_D)       -0.002    20.196    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -21.028    
  -------------------------------------------------------------------
                         slack                                 -0.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.214ns (5.364%)  route 3.776ns (94.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.164     1.164    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X17Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y190        FDPE (Prop_fdpe_C_Q)         0.178     1.342 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           3.776     5.118    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X14Y191        LUT6 (Prop_lut6_I4_O)        0.036     5.154 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.154    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298     4.615    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X14Y191        FDRE (Hold_fdre_C_D)         0.189     4.840    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.154    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.206ns (5.177%)  route 3.773ns (94.823%))
  Logic Levels:           0  
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.606ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.161     1.161    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X22Y189        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y189        FDCE (Prop_fdce_C_Q)         0.206     1.367 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.773     5.140    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X20Y183        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.289     4.606    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y183        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     4.606    
                         clock uncertainty            0.035     4.642    
    SLICE_X20Y183        FDRE (Hold_fdre_C_D)         0.135     4.777    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -4.777    
                         arrival time                           5.140    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.262ns (6.449%)  route 3.801ns (93.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.165     1.165    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X19Y193        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y193        FDCE (Prop_fdce_C_Q)         0.162     1.327 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           3.801     5.128    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X18Y192        LUT6 (Prop_lut6_I4_O)        0.100     5.228 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.228    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298     4.615    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X18Y192        FDRE (Hold_fdre_C_D)         0.188     4.839    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.839    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.242ns (5.874%)  route 3.878ns (94.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.164     1.164    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X18Y191        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y191        FDCE (Prop_fdce_C_Q)         0.206     1.370 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           3.878     5.248    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X18Y193        LUT6 (Prop_lut6_I2_O)        0.036     5.284 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.284    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298     4.615    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X18Y193        FDRE (Hold_fdre_C_D)         0.189     4.840    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.128ns (4.841%)  route 2.516ns (95.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.589     0.589    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X17Y191        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y191        FDCE (Prop_fdce_C_Q)         0.100     0.689 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           2.516     3.205    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X14Y191        LUT6 (Prop_lut6_I2_O)        0.028     3.233 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     3.233    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y191        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X14Y191        FDRE (Hold_fdre_C_D)         0.087     2.723    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.214ns (5.087%)  route 3.993ns (94.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.165     1.165    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X19Y193        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y193        FDCE (Prop_fdce_C_Q)         0.178     1.343 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           3.993     5.336    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X18Y193        LUT6 (Prop_lut6_I4_O)        0.036     5.372 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.372    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298     4.615    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y193        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X18Y193        FDRE (Hold_fdre_C_D)         0.189     4.840    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.372    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.242ns (5.716%)  route 3.992ns (94.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.163     1.163    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y191        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y191        FDCE (Prop_fdce_C_Q)         0.206     1.369 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           3.992     5.361    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X20Y192        LUT6 (Prop_lut6_I2_O)        0.036     5.397 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.397    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X20Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.297     4.614    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.650    
    SLICE_X20Y192        FDRE (Hold_fdre_C_D)         0.188     4.838    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.838    
                         arrival time                           5.397    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.214ns (5.043%)  route 4.030ns (94.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.164     1.164    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X19Y190        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y190        FDCE (Prop_fdce_C_Q)         0.178     1.342 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           4.030     5.372    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X18Y192        LUT6 (Prop_lut6_I5_O)        0.036     5.408 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.408    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298     4.615    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X18Y192        FDRE (Hold_fdre_C_D)         0.189     4.840    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.146ns (5.333%)  route 2.592ns (94.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.588     0.588    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y191        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y191        FDPE (Prop_fdpe_C_Q)         0.118     0.706 r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           2.592     3.298    nolabel_line161/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X18Y192        LUT6 (Prop_lut6_I2_O)        0.028     3.326 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     3.326    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y192        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X18Y192        FDRE (Hold_fdre_C_D)         0.087     2.723    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.603    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.427ns  (logic 0.204ns (3.759%)  route 5.223ns (96.241%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 43.972 - 40.000 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 36.343 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.343    36.343    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.204    36.547 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.223    41.770    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.204    43.972    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    43.972    
                         clock uncertainty           -0.035    43.936    
    SLICE_X3Y208         FDRE (Setup_fdre_C_D)       -0.102    43.834    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.834    
                         arrival time                         -41.770    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.374ns  (logic 0.236ns (4.392%)  route 5.138ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 43.970 - 40.000 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 36.341 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.341    36.341    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.236    36.577 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.138    41.715    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X3Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    43.970    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.970    
                         clock uncertainty           -0.035    43.934    
    SLICE_X3Y211         FDRE (Setup_fdre_C_D)       -0.099    43.835    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.835    
                         arrival time                         -41.715    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.295ns  (logic 0.204ns (3.853%)  route 5.091ns (96.147%))
  Logic Levels:           0  
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 43.971 - 40.000 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 36.343 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.343    36.343    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.204    36.547 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.091    41.638    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.203    43.971    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    43.971    
                         clock uncertainty           -0.035    43.935    
    SLICE_X4Y208         FDRE (Setup_fdre_C_D)       -0.099    43.836    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.836    
                         arrival time                         -41.638    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.335ns  (logic 0.259ns (4.854%)  route 5.076ns (95.146%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 43.972 - 40.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 36.345 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.345    36.345    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.259    36.604 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           5.076    41.680    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.204    43.972    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    43.972    
                         clock uncertainty           -0.035    43.936    
    SLICE_X2Y209         FDRE (Setup_fdre_C_D)        0.004    43.940    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.940    
                         arrival time                         -41.680    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.269ns  (logic 0.259ns (4.915%)  route 5.010ns (95.085%))
  Logic Levels:           0  
  Clock Path Skew:        2.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 43.971 - 40.000 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 36.341 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.341    36.341    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.259    36.600 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.010    41.610    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.203    43.971    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    43.971    
                         clock uncertainty           -0.035    43.935    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)       -0.019    43.916    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.916    
                         arrival time                         -41.610    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.163ns  (logic 0.259ns (5.017%)  route 4.904ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 43.971 - 40.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 36.345 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.345    36.345    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.259    36.604 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.904    41.508    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.203    43.971    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.971    
                         clock uncertainty           -0.035    43.935    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)       -0.031    43.904    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.904    
                         arrival time                         -41.508    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.169ns  (logic 0.259ns (5.011%)  route 4.910ns (94.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 43.970 - 40.000 ) 
    Source Clock Delay      (SCD):    1.344ns = ( 36.344 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.344    36.344    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_fdre_C_Q)         0.259    36.603 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           4.910    41.513    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    43.970    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    43.970    
                         clock uncertainty           -0.035    43.934    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.010    43.924    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.924    
                         arrival time                         -41.513    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        4.994ns  (logic 0.236ns (4.725%)  route 4.758ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 43.970 - 40.000 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 36.341 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.341    36.341    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.236    36.577 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.758    41.335    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    43.970    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    43.970    
                         clock uncertainty           -0.035    43.934    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.102    43.832    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.832    
                         arrival time                         -41.335    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.045ns  (logic 0.259ns (5.134%)  route 4.786ns (94.866%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 43.973 - 40.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 36.346 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.346    36.346    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.259    36.605 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           4.786    41.391    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.205    43.973    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.973    
                         clock uncertainty           -0.035    43.937    
    SLICE_X3Y207         FDRE (Setup_fdre_C_D)       -0.019    43.918    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.918    
                         arrival time                         -41.391    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        4.988ns  (logic 0.259ns (5.192%)  route 4.729ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 43.970 - 40.000 ) 
    Source Clock Delay      (SCD):    1.344ns = ( 36.344 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.344    36.344    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_fdre_C_Q)         0.259    36.603 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           4.729    41.332    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.202    43.970    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    43.970    
                         clock uncertainty           -0.035    43.934    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.019    43.915    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.915    
                         arrival time                         -41.332    
  -------------------------------------------------------------------
                         slack                                  2.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line161/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.178ns (7.569%)  route 2.174ns (92.431%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line161/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 f  nolabel_line161/GMII_1000M_reg/Q
                         net (fo=3, routed)           2.174     3.450    nolabel_line161/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line161/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line161/GMIIMUX/I0
                         clock pessimism              0.000     2.909    
                         clock uncertainty            0.035     2.944    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.375     3.319    nolabel_line161/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.178ns (4.714%)  route 3.598ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.202     1.202    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.178     1.380 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           3.598     4.978    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.348    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     4.348    
                         clock uncertainty            0.035     4.383    
    SLICE_X3Y208         FDRE (Hold_fdre_C_D)         0.105     4.488    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.206ns (5.348%)  route 3.646ns (94.652%))
  Logic Levels:           0  
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.204     1.204    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.206     1.410 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.646     5.056    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.349    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.384    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.132     4.516    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.516    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.118ns (4.606%)  route 2.444ns (95.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.609     0.609    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y208         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.118     0.727 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           2.444     3.171    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X3Y207         FDRE (Hold_fdre_C_D)         0.040     2.534    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.206ns (5.220%)  route 3.740ns (94.780%))
  Logic Levels:           0  
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.346ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.201     1.201    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X6Y213         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.206     1.407 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.740     5.147    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.344     4.346    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     4.346    
                         clock uncertainty            0.035     4.381    
    SLICE_X3Y212         FDRE (Hold_fdre_C_D)         0.110     4.491    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.118ns (4.552%)  route 2.474ns (95.448%))
  Logic Levels:           0  
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.607     0.607    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_fdre_C_Q)         0.118     0.725 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.474     3.199    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X1Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y212         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.491    
    SLICE_X1Y212         FDRE (Hold_fdre_C_D)         0.038     2.529    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.206ns (5.208%)  route 3.749ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        3.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.203     1.203    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.206     1.409 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           3.749     5.158    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.347    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     4.347    
                         clock uncertainty            0.035     4.382    
    SLICE_X1Y210         FDRE (Hold_fdre_C_D)         0.105     4.487    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.487    
                         arrival time                           5.158    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.118ns (4.531%)  route 2.486ns (95.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.608     0.608    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X2Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y210         FDRE (Prop_fdre_C_Q)         0.118     0.726 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           2.486     3.212    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y209         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X2Y209         FDRE (Hold_fdre_C_D)         0.042     2.536    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.100ns (3.781%)  route 2.545ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.607     0.607    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X4Y210         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         FDRE (Prop_fdre_C_Q)         0.100     0.707 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           2.545     3.252    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X3Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y211         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     2.458    
                         clock uncertainty            0.035     2.493    
    SLICE_X3Y211         FDRE (Hold_fdre_C_D)         0.041     2.534    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.214ns (5.231%)  route 3.877ns (94.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.146     1.146    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X9Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y214         FDRE (Prop_fdre_C_Q)         0.178     1.324 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.877     5.201    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X8Y214         LUT2 (Prop_lut2_I0_O)        0.036     5.237 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.237    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X8Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.286    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y214         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.286    
                         clock uncertainty            0.035     4.321    
    SLICE_X8Y214         FDRE (Hold_fdre_C_D)         0.188     4.509    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.509    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.728    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.807ns  (logic 0.731ns (40.457%)  route 1.076ns (59.543%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.297 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.297    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.463 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.463    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y180         FDRE (Setup_fdre_C_D)        0.049    43.994    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -38.463    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.754ns  (logic 0.678ns (38.658%)  route 1.076ns (61.342%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.410 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.410    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    43.993    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                         -38.410    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.752ns  (logic 0.676ns (38.588%)  route 1.076ns (61.412%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.297 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.297    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.408 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.408    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y180         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y180         FDRE (Setup_fdre_C_D)        0.049    43.994    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -38.408    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.737ns  (logic 0.661ns (38.057%)  route 1.076ns (61.943%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.393 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.393    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    43.993    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                         -38.393    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.701ns  (logic 0.625ns (36.746%)  route 1.076ns (63.254%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.357 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.357    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    43.991    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.991    
                         arrival time                         -38.357    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.699ns  (logic 0.623ns (36.672%)  route 1.076ns (63.328%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.355 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.355    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    43.993    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                         -38.355    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.699ns  (logic 0.623ns (36.672%)  route 1.076ns (63.328%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.244 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.244    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.355 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.355    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X3Y179         FDRE (Setup_fdre_C_D)        0.049    43.993    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                         -38.355    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.684ns  (logic 0.608ns (36.108%)  route 1.076ns (63.892%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.340 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.340    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    43.991    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.991    
                         arrival time                         -38.340    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.646ns  (logic 0.570ns (34.632%)  route 1.076ns (65.368%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.302 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.302    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    43.991    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         43.991    
                         arrival time                         -38.302    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.646ns  (logic 0.570ns (34.632%)  route 1.076ns (65.368%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.656ns = ( 36.656 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.339    36.656    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.223    36.879 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.076    37.955    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y177         LUT3 (Prop_lut3_I2_O)        0.043    37.998 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    37.998    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    38.191 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.191    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y178         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.302 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.302    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X3Y178         FDRE (Setup_fdre_C_D)        0.049    43.991    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         43.991    
                         arrival time                         -38.302    
  -------------------------------------------------------------------
                         slack                                  5.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.177ns (34.568%)  route 0.335ns (65.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.335     2.618    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I1_O)        0.028     2.646 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     2.646    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.695 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.695    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.563    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.179ns (34.959%)  route 0.333ns (65.041%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.695 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.695    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.563    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.183ns (32.975%)  route 0.372ns (67.025%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.372     2.655    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.683 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.683    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.738 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.738    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.563    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.118ns (22.390%)  route 0.409ns (77.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.613     2.184    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_fdre_C_Q)         0.118     2.302 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           0.409     2.711    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X4Y179         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDCE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X4Y179         FDCE (Hold_fdce_C_D)         0.040     2.532    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.206ns (35.805%)  route 0.369ns (64.195%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.610     2.181    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.091     2.272 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           0.369     2.642    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.066     2.708 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.708    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.757 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.757    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.071     2.563    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.177ns (30.608%)  route 0.401ns (69.392%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.611     2.182    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     2.282 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           0.401     2.683    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y177         LUT3 (Prop_lut3_I1_O)        0.028     2.711 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.711    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y177         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.760 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.760    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.811     2.456    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.491    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.071     2.562    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.177ns (30.332%)  route 0.407ns (69.668%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.610     2.181    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.100     2.281 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.407     2.688    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y176         LUT3 (Prop_lut3_I1_O)        0.028     2.716 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.716    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y176         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.765 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.765    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X3Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.809     2.454    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.454    
                         clock uncertainty            0.035     2.489    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.071     2.560    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.254ns (43.269%)  route 0.333ns (56.731%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.729 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.729    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.770 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.770    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.458    
                         clock uncertainty            0.035     2.493    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.071     2.564    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.265ns (44.312%)  route 0.333ns (55.688%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.729 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.729    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.781 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.781    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.458    
                         clock uncertainty            0.035     2.493    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.071     2.564    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.273ns (45.047%)  route 0.333ns (54.953%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.612     2.183    nolabel_line161/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y176         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.283 f  nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.333     2.616    nolabel_line161/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y178         LUT3 (Prop_lut3_I2_O)        0.028     2.644 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.644    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.729 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.729    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.789 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.789    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.458    
                         clock uncertainty            0.035     2.493    
    SLICE_X3Y179         FDRE (Hold_fdre_C_D)         0.071     2.564    nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.517ns  (logic 0.236ns (45.654%)  route 0.281ns (54.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X62Y188        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.281     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X60Y188        FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.202%)  route 0.275ns (53.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y184        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.275     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y183        FDCE (Setup_fdce_C_D)       -0.059     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.682%)  route 0.274ns (57.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X64Y188        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.274     0.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y188        FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.588ns  (logic 0.223ns (37.898%)  route 0.365ns (62.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X57Y184        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.365     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y184        FDCE (Setup_fdce_C_D)        0.022     5.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.544ns  (logic 0.259ns (47.574%)  route 0.285ns (52.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X62Y188        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X60Y188        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.158%)  route 0.294ns (56.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X64Y188        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.294     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y188        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.545ns  (logic 0.259ns (47.498%)  route 0.286ns (52.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y184        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.286     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X56Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y184        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.320%)  route 0.277ns (51.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y184        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.277     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y183        FDCE (Setup_fdce_C_D)        0.022     5.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  4.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_4/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.236ns (6.136%)  route 3.610ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.610     5.142    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y208        FDPE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X50Y208        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_4/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X50Y208        FDPE (Recov_fdpe_C_PRE)     -0.267     5.771    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_4
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.236ns (6.136%)  route 3.610ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.610     5.142    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y208        FDCE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X50Y208        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_5/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.234     5.804    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_5
  -------------------------------------------------------------------
                         required time                          5.804    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.236ns (6.136%)  route 3.610ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.610     5.142    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y208        FDCE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X50Y208        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_6/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.234     5.804    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_6
  -------------------------------------------------------------------
                         required time                          5.804    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.236ns (6.136%)  route 3.610ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.610     5.142    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y208        FDCE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X50Y208        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_7/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.234     5.804    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX28Data_7
  -------------------------------------------------------------------
                         required time                          5.804    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_6/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.236ns (6.261%)  route 3.533ns (93.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.533     5.065    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y209        FDPE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X51Y209        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_6/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X51Y209        FDPE (Recov_fdpe_C_PRE)     -0.258     5.780    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_6
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_7/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.236ns (6.261%)  route 3.533ns (93.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.533     5.065    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y209        FDPE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X51Y209        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_7/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X51Y209        FDPE (Recov_fdpe_C_PRE)     -0.258     5.780    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_7
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.236ns (6.261%)  route 3.533ns (93.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 6.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.533     5.065    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y209        FDCE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.073     6.073    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X50Y209        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.038    
    SLICE_X50Y209        FDCE (Recov_fdce_C_CLR)     -0.234     5.804    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4
  -------------------------------------------------------------------
                         required time                          5.804    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.236ns (6.339%)  route 3.487ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 6.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.487     5.019    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X48Y210        FDCE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.131     6.131    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X48Y210        FDCE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2/C
                         clock pessimism              0.000     6.131    
                         clock uncertainty           -0.035     6.096    
    SLICE_X48Y210        FDCE (Recov_fdce_C_CLR)     -0.292     5.804    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2
  -------------------------------------------------------------------
                         required time                          5.804    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_1/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.236ns (6.339%)  route 3.487ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 6.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.487     5.019    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X48Y210        FDPE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.131     6.131    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X48Y210        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_1/C
                         clock pessimism              0.000     6.131    
                         clock uncertainty           -0.035     6.096    
    SLICE_X48Y210        FDPE (Recov_fdpe_C_PRE)     -0.258     5.838    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_1
  -------------------------------------------------------------------
                         required time                          5.838    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2DData_5/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.236ns (6.368%)  route 3.470ns (93.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 6.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.296     1.296    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X20Y190        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.470     5.002    nolabel_line161/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X46Y210        FDPE                                         f  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2DData_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.131     6.131    nolabel_line161/SiTCP/SiTCP/CLK
    SLICE_X46Y210        FDPE                                         r  nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2DData_5/C
                         clock pessimism              0.000     6.131    
                         clock uncertainty           -0.035     6.096    
    SLICE_X46Y210        FDPE (Recov_fdpe_C_PRE)     -0.267     5.829    nolabel_line161/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2DData_5
  -------------------------------------------------------------------
                         required time                          5.829    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.957%)  route 0.213ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.213     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X77Y190        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.957%)  route 0.213ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.213     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X77Y190        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.957%)  route 0.213ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.213     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X77Y190        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.957%)  route 0.213ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.213     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.008     0.730    
    SLICE_X77Y190        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.744%)  route 0.215ns (68.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.215     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X76Y190        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.101%)  route 0.269ns (72.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.269     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y191        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X74Y191        FDCE (Remov_fdce_C_CLR)     -0.050     0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.101%)  route 0.269ns (72.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y191        FDRE (Prop_fdre_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.269     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y191        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X75Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.541     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.641 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.739     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.185     0.554    
    SLICE_X64Y189        FDCE (Remov_fdce_C_CLR)     -0.069     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.541     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.641 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.739     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.185     0.554    
    SLICE_X64Y189        FDCE (Remov_fdce_C_CLR)     -0.069     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.541     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.641 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        0.739     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.185     0.554    
    SLICE_X64Y189        FDCE (Remov_fdce_C_CLR)     -0.069     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -0.505ns,  Total Violation       -3.166ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.119ns  (logic 0.204ns (4.953%)  route 3.915ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.915    20.348    nolabel_line161/CNT_RST
    SLICE_X80Y195        FDCE                                         f  nolabel_line161/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X80Y195        FDCE                                         r  nolabel_line161/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y195        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line161/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.119ns  (logic 0.204ns (4.953%)  route 3.915ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.915    20.348    nolabel_line161/CNT_RST
    SLICE_X80Y195        FDCE                                         f  nolabel_line161/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X80Y195        FDCE                                         r  nolabel_line161/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y195        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line161/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.119ns  (logic 0.204ns (4.953%)  route 3.915ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.915    20.348    nolabel_line161/CNT_RST
    SLICE_X80Y195        FDCE                                         f  nolabel_line161/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X80Y195        FDCE                                         r  nolabel_line161/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y195        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line161/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.035ns  (logic 0.204ns (5.055%)  route 3.831ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.831    20.264    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line161/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line161/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line161/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.264    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.035ns  (logic 0.204ns (5.055%)  route 3.831ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.831    20.264    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line161/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line161/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line161/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.264    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.035ns  (logic 0.204ns (5.055%)  route 3.831ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.831    20.264    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line161/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line161/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.295    19.843    nolabel_line161/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -20.264    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.035ns  (logic 0.204ns (5.055%)  route 3.831ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.229    16.229    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.831    20.264    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line161/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line161/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDPE (Recov_fdpe_C_PRE)     -0.261    19.877    nolabel_line161/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.877    
                         arrival time                         -20.264    
  -------------------------------------------------------------------
                         slack                                 -0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.162ns (4.815%)  route 3.202ns (95.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.202     4.462    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line161/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line161/RX_CNT_reg[3]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.206     4.376    nolabel_line161/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.162ns (4.815%)  route 3.202ns (95.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.202     4.462    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line161/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line161/RX_CNT_reg[4]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.206     4.376    nolabel_line161/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.162ns (4.815%)  route 3.202ns (95.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.202     4.462    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line161/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line161/RX_CNT_reg[5]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.206     4.376    nolabel_line161/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.162ns (4.815%)  route 3.202ns (95.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.202     4.462    nolabel_line161/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line161/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line161/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X81Y196        FDPE (Remov_fdpe_C_PRE)     -0.213     4.369    nolabel_line161/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -4.369    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.162ns (4.718%)  route 3.272ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.272     4.532    nolabel_line161/CNT_RST
    SLICE_X80Y195        FDCE                                         f  nolabel_line161/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X80Y195        FDCE                                         r  nolabel_line161/RX_CNT_reg[0]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X80Y195        FDCE (Remov_fdce_C_CLR)     -0.206     4.376    nolabel_line161/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.162ns (4.718%)  route 3.272ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.272     4.532    nolabel_line161/CNT_RST
    SLICE_X80Y195        FDCE                                         f  nolabel_line161/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X80Y195        FDCE                                         r  nolabel_line161/RX_CNT_reg[1]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X80Y195        FDCE (Remov_fdce_C_CLR)     -0.206     4.376    nolabel_line161/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line161/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line161/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.162ns (4.718%)  route 3.272ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line161/BUFG0/O
                         net (fo=9548, routed)        1.098     1.098    nolabel_line161/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line161/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.162     1.260 f  nolabel_line161/CNT_RST_reg/Q
                         net (fo=7, routed)           3.272     4.532    nolabel_line161/CNT_RST
    SLICE_X80Y195        FDCE                                         f  nolabel_line161/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229     4.546    nolabel_line161/GMII_RX_CLK
    SLICE_X80Y195        FDCE                                         r  nolabel_line161/RX_CNT_reg[2]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.035     4.582    
    SLICE_X80Y195        FDCE (Remov_fdce_C_CLR)     -0.206     4.376    nolabel_line161/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.474ns (17.403%)  route 2.250ns (82.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.474ns (17.403%)  route 2.250ns (82.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.474ns (17.403%)  route 2.250ns (82.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.474ns (17.403%)  route 2.250ns (82.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.474ns (17.403%)  route 2.250ns (82.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X76Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.474ns (17.416%)  route 2.248ns (82.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.386     6.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X77Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X77Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.474ns (17.416%)  route 2.248ns (82.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.386     6.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X77Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X77Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.474ns (17.416%)  route 2.248ns (82.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.386     6.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X77Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X77Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.474ns (17.416%)  route 2.248ns (82.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.386     6.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X77Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X77Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.474ns (17.416%)  route 2.248ns (82.584%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.204     4.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y193        LUT4 (Prop_lut4_I1_O)        0.134     5.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.580     6.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y196        LUT1 (Prop_lut1_I0_O)        0.136     6.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.386     6.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X77Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.456    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X77Y196        FDCE (Recov_fdce_C_CLR)     -0.212    36.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 29.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.623%)  route 0.152ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.450     2.082    
    SLICE_X58Y190        FDCE (Remov_fdce_C_CLR)     -0.050     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.623%)  route 0.152ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.450     2.082    
    SLICE_X58Y190        FDCE (Remov_fdce_C_CLR)     -0.050     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.623%)  route 0.152ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.450     2.082    
    SLICE_X58Y190        FDPE (Remov_fdpe_C_PRE)     -0.052     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.623%)  route 0.152ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.450     2.082    
    SLICE_X58Y190        FDPE (Remov_fdpe_C_PRE)     -0.052     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.279%)  route 0.155ns (60.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X58Y187        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.450     2.079    
    SLICE_X58Y187        FDPE (Remov_fdpe_C_PRE)     -0.052     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.279%)  route 0.155ns (60.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X58Y187        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.450     2.079    
    SLICE_X58Y187        FDPE (Remov_fdpe_C_PRE)     -0.052     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.753%)  route 0.145ns (59.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.450     2.081    
    SLICE_X61Y188        FDCE (Remov_fdce_C_CLR)     -0.069     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.753%)  route 0.145ns (59.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.450     2.081    
    SLICE_X61Y188        FDCE (Remov_fdce_C_CLR)     -0.069     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.753%)  route 0.145ns (59.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.450     2.081    
    SLICE_X61Y188        FDCE (Remov_fdce_C_CLR)     -0.069     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.753%)  route 0.145ns (59.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDPE (Prop_fdpe_C_Q)         0.100     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.450     2.081    
    SLICE_X61Y188        FDCE (Remov_fdce_C_CLR)     -0.069     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 nolabel_line161/IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  nolabel_line161/IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  nolabel_line161/IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line161/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line161/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line161/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line161/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





