<session jtag_chain="ByteBlasterMV [LPT1]" jtag_device="@1: EP2C8 (0x020B20DD)" sof_file="" top_level_entity="Ozy_Janus">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2009/01/12 16:05:48  #0">
      <clock name="IFCLK" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="AD_state.AD_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="AD_state.AD_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_AK5394A_LR" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_AK5394A_LU" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_AK5394A_RL" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_SYNC1" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_SYNC2" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_TLV320_L" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_WAIT_HI" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_WAIT_LO" tap_mode="classic" type="combinatorial"/>
          <wire name="BCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBdly" tap_mode="classic" type="register"/>
          <wire name="CBfall" tap_mode="classic" type="register"/>
          <wire name="CBrise" tap_mode="classic" type="register"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CC_state.CC_CNT_DN" tap_mode="classic" type="combinatorial"/>
          <wire name="CC_state.CC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="CC_state.CC_WAIT" tap_mode="classic" type="combinatorial"/>
          <wire name="CLRCLK" tap_mode="classic" type="output pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX_data_rdy" tap_mode="classic" type="register"/>
          <wire name="FX_state.FX_F1" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_F2" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_F3" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_F4" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T1" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T2" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T3" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T4" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SLEN" tap_mode="classic" type="register"/>
          <wire name="SLOE" tap_mode="classic" type="output pin"/>
          <wire name="SLRD" tap_mode="classic" type="output pin"/>
          <wire name="SLWR" tap_mode="classic" type="output pin"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|aclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdclk" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrclk" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrfull" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="to_pc_rdy" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="AD_state.AD_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_AK5394A_LR" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_AK5394A_LU" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_AK5394A_RL" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_SYNC1" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_SYNC2" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_SEND_TLV320_L" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_WAIT_HI" tap_mode="classic" type="combinatorial"/>
          <wire name="AD_state.AD_WAIT_LO" tap_mode="classic" type="combinatorial"/>
          <wire name="BCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBdly" tap_mode="classic" type="register"/>
          <wire name="CBfall" tap_mode="classic" type="register"/>
          <wire name="CBrise" tap_mode="classic" type="register"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CC_state.CC_CNT_DN" tap_mode="classic" type="combinatorial"/>
          <wire name="CC_state.CC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="CC_state.CC_WAIT" tap_mode="classic" type="combinatorial"/>
          <wire name="CLRCLK" tap_mode="classic" type="output pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX_data_rdy" tap_mode="classic" type="register"/>
          <wire name="FX_state.FX_F1" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_F2" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_F3" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_F4" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T1" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T2" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T3" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_T4" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdusedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SLEN" tap_mode="classic" type="register"/>
          <wire name="SLOE" tap_mode="classic" type="output pin"/>
          <wire name="SLRD" tap_mode="classic" type="output pin"/>
          <wire name="SLWR" tap_mode="classic" type="output pin"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|aclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdclk" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrclk" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrfull" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrusedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="to_pc_rdy" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="BCLK"/>
          <net is_signal_inverted="no" name="CBCLK"/>
          <net is_signal_inverted="no" name="CBdly"/>
          <net is_signal_inverted="no" name="CBfall"/>
          <net is_signal_inverted="no" name="CBrise"/>
          <net is_signal_inverted="no" name="CC"/>
          <net is_signal_inverted="no" name="CC_state.CC_CNT_DN"/>
          <net is_signal_inverted="no" name="CC_state.CC_IDLE"/>
          <net is_signal_inverted="no" name="CC_state.CC_WAIT"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_IDLE"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_START"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_1_2"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_3_4"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_FINISH"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|rdusedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[11]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|wrreq"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdfull"/>
          <net is_signal_inverted="no" name="SLOE"/>
          <net is_signal_inverted="no" name="SLRD"/>
          <net is_signal_inverted="no" name="CLRCLK"/>
          <bus is_signal_inverted="no" link="all" name="FIFO_ADR" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="FIFO_ADR[1]"/>
            <net is_signal_inverted="no" name="FIFO_ADR[0]"/>
          </bus>
          <net is_signal_inverted="no" name="FLAGA"/>
          <net is_signal_inverted="no" name="FLAGC"/>
          <bus is_signal_inverted="no" link="all" name="FX2_FD" order="lsb_to_msb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="FX2_FD[0]"/>
            <net is_signal_inverted="no" name="FX2_FD[1]"/>
            <net is_signal_inverted="no" name="FX2_FD[2]"/>
            <net is_signal_inverted="no" name="FX2_FD[3]"/>
            <net is_signal_inverted="no" name="FX2_FD[4]"/>
            <net is_signal_inverted="no" name="FX2_FD[5]"/>
            <net is_signal_inverted="no" name="FX2_FD[6]"/>
            <net is_signal_inverted="no" name="FX2_FD[7]"/>
            <net is_signal_inverted="no" name="FX2_FD[8]"/>
            <net is_signal_inverted="no" name="FX2_FD[9]"/>
            <net is_signal_inverted="no" name="FX2_FD[10]"/>
            <net is_signal_inverted="no" name="FX2_FD[11]"/>
            <net is_signal_inverted="no" name="FX2_FD[12]"/>
            <net is_signal_inverted="no" name="FX2_FD[13]"/>
            <net is_signal_inverted="no" name="FX2_FD[14]"/>
            <net is_signal_inverted="no" name="FX2_FD[15]"/>
          </bus>
          <net is_signal_inverted="no" name="FX_data_rdy"/>
          <net is_signal_inverted="no" name="FX_state.FX_IDLE"/>
          <net is_signal_inverted="no" name="FX_state.FX_FROM_PC_ADDR"/>
          <net is_signal_inverted="no" name="FX_state.FX_FROM_PC_CHECK"/>
          <net is_signal_inverted="no" name="FX_state.FX_F1"/>
          <net is_signal_inverted="no" name="FX_state.FX_F2"/>
          <net is_signal_inverted="no" name="FX_state.FX_F3"/>
          <net is_signal_inverted="no" name="FX_state.FX_F4"/>
          <net is_signal_inverted="no" name="FX_state.FX_TO_PC_ADDR"/>
          <net is_signal_inverted="no" name="FX_state.FX_TO_PC_CHECK"/>
          <net is_signal_inverted="no" name="FX_state.FX_T1"/>
          <net is_signal_inverted="no" name="FX_state.FX_T2"/>
          <net is_signal_inverted="no" name="FX_state.FX_T3"/>
          <net is_signal_inverted="no" name="FX_state.FX_T4"/>
          <net is_signal_inverted="no" name="SLEN"/>
          <net is_signal_inverted="no" name="SLWR"/>
          <net is_signal_inverted="no" name="to_pc_rdy"/>
          <net is_signal_inverted="no" name="AD_state.AD_IDLE"/>
          <net is_signal_inverted="no" name="AD_state.AD_ERR"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC1"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC2"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL1_2"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL3_4"/>
          <net is_signal_inverted="no" name="AD_state.AD_WAIT_LO"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_AK5394A_LU"/>
          <net is_signal_inverted="no" name="AD_state.AD_WAIT_HI"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_AK5394A_LR"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_AK5394A_RL"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_TLV320_L"/>
          <net is_signal_inverted="no" name="DEBUG_LED3"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|aclr"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrclk"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrfull"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|wrusedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[10]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdclk"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdempty"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdfull"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[15]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="BCLK"/>
          <net is_signal_inverted="no" name="CBCLK"/>
          <net is_signal_inverted="no" name="CBdly"/>
          <net is_signal_inverted="no" name="CBfall"/>
          <net is_signal_inverted="no" name="CBrise"/>
          <net is_signal_inverted="no" name="CC"/>
          <net is_signal_inverted="no" name="CC_state.CC_CNT_DN"/>
          <net is_signal_inverted="no" name="CC_state.CC_IDLE"/>
          <net is_signal_inverted="no" name="CC_state.CC_WAIT"/>
          <net is_signal_inverted="no" name="CLRCLK"/>
          <bus is_signal_inverted="no" link="all" name="FIFO_ADR" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="FIFO_ADR[1]"/>
            <net is_signal_inverted="no" name="FIFO_ADR[0]"/>
          </bus>
          <net is_signal_inverted="no" name="FLAGA"/>
          <net is_signal_inverted="no" name="FLAGC"/>
          <bus is_signal_inverted="no" link="all" name="FX2_FD" order="lsb_to_msb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="FX2_FD[0]"/>
            <net is_signal_inverted="no" name="FX2_FD[1]"/>
            <net is_signal_inverted="no" name="FX2_FD[2]"/>
            <net is_signal_inverted="no" name="FX2_FD[3]"/>
            <net is_signal_inverted="no" name="FX2_FD[4]"/>
            <net is_signal_inverted="no" name="FX2_FD[5]"/>
            <net is_signal_inverted="no" name="FX2_FD[6]"/>
            <net is_signal_inverted="no" name="FX2_FD[7]"/>
            <net is_signal_inverted="no" name="FX2_FD[8]"/>
            <net is_signal_inverted="no" name="FX2_FD[9]"/>
            <net is_signal_inverted="no" name="FX2_FD[10]"/>
            <net is_signal_inverted="no" name="FX2_FD[11]"/>
            <net is_signal_inverted="no" name="FX2_FD[12]"/>
            <net is_signal_inverted="no" name="FX2_FD[13]"/>
            <net is_signal_inverted="no" name="FX2_FD[14]"/>
            <net is_signal_inverted="no" name="FX2_FD[15]"/>
          </bus>
          <net is_signal_inverted="no" name="FX_data_rdy"/>
          <net is_signal_inverted="no" name="FX_state.FX_IDLE"/>
          <net is_signal_inverted="no" name="FX_state.FX_FROM_PC_ADDR"/>
          <net is_signal_inverted="no" name="FX_state.FX_FROM_PC_CHECK"/>
          <net is_signal_inverted="no" name="FX_state.FX_F1"/>
          <net is_signal_inverted="no" name="FX_state.FX_F2"/>
          <net is_signal_inverted="no" name="FX_state.FX_F3"/>
          <net is_signal_inverted="no" name="FX_state.FX_F4"/>
          <net is_signal_inverted="no" name="FX_state.FX_TO_PC_ADDR"/>
          <net is_signal_inverted="no" name="FX_state.FX_TO_PC_CHECK"/>
          <net is_signal_inverted="no" name="FX_state.FX_T1"/>
          <net is_signal_inverted="no" name="FX_state.FX_T2"/>
          <net is_signal_inverted="no" name="FX_state.FX_T3"/>
          <net is_signal_inverted="no" name="FX_state.FX_T4"/>
          <net is_signal_inverted="no" name="SLEN"/>
          <net is_signal_inverted="no" name="SLOE"/>
          <net is_signal_inverted="no" name="SLRD"/>
          <net is_signal_inverted="no" name="SLWR"/>
          <net is_signal_inverted="no" name="to_pc_rdy"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdfull"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|rdusedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdusedw[11]"/>
          </bus>
          <net is_signal_inverted="no" name="DEBUG_LED3"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrclk"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrfull"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|wrusedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrusedw[10]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|aclr"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdclk"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdempty"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdfull"/>
          <net is_signal_inverted="no" name="AD_state.AD_IDLE"/>
          <net is_signal_inverted="no" name="AD_state.AD_ERR"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_AK5394A_LR"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_AK5394A_LU"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_AK5394A_RL"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL1_2"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL3_4"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC1"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC2"/>
          <net is_signal_inverted="no" name="AD_state.AD_SEND_TLV320_L"/>
          <net is_signal_inverted="no" name="AD_state.AD_WAIT_HI"/>
          <net is_signal_inverted="no" name="AD_state.AD_WAIT_LO"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_FINISH"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_IDLE"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_1_2"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_3_4"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_START"/>
        </setup_view>
      </presentation>
      <trigger CRC="87C77D2A" attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2009/01/12 16:05:48  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="no" name="condition1" type="basic">'AD_state.AD_IDLE' == rising edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition2" type="basic">'Rx_fifo:Rx_fifo|rdreq' == rising edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition3" type="basic">'Rx_fifo:Rx_fifo|wrreq' == rising edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition4" type="basic">'Tx_fifo:Tx_fifo|wrreq' == rising edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition5" type="basic">'Tx_fifo:Tx_fifo|rdreq' == rising edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition6" type="basic">'DEBUG_LED3' == either edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="yes" name="condition7" type="basic">'FLAGA' == either edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="yes" name="condition8" type="basic">'SYNC_state.SYNC_IDLE' == either edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data name="log: 2009/01/12 16:05:48  #2" power_up_mode="false" sample_depth="128" trigger_position="16">00000000000110100010001010100000000000000000000000000010000000000000000000000000000000000000000000000000111001000000000000000000000011111111101111110001000010000000110000000000010010001000101010000000000000000000000000000000000000000000000000000000000000000000000000000011110100000000000000000000001111111110111111000000001000000011000000000001001000100010001000000000000000000000100000000000000000000000000000000000000000000000000000000111010000000000000000000000111111111011111100000000100000001100000000000110001010001000100000000000000000000001000000000000000000000000000000000000000000000000000000011101000000000000000000000011111111101111110001000010000000110000000000011000101000100010000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000001111111110111111000100001000000011000000000001000010100010111000000000000000000000000000010000000000000000000000000000000000000000000000000111010000000000000000000000111111111011111100000000100000001100000000000100001010001011100000000000000000000000000000100000000000000000000000000000000000000000000000011101000000000000000000000011111111101111110000000010000000110000000000011100001000101110000000000000000000000001000000000000000000000000000000000000000000000000000001110100000000000000000000001111111110111111000100001000000011000000000001110000100010111000000000000000000000000010000000000000000000000000000000000000000000000000001110010000000000000000000000111111111011111100110000100000001100000000000101000010001011100000000000000000000000000100000000000000000000000000000000000000000000000000111001000000000000000000000111111101111111110000000010000000110000000000010100001000101110000000000000000000000000001000000000000000000000000000000000000000000000000011100100000000000000000000011111110111111111000000001000000011000000000001111100100010111000000000000000000000000000000000000000000000000000000000000000000000000000001111010000000000000000000001111111011111111100010010000000001100000000000111110010001001100000000000000000000010000000000000000000000000000000000000000000000000000000011101000000000000000000000111111101111111110001001000000000110000000000010111001000100110000000000000000000000100000000000000000000000000000000000000000000000000000001110100000000000000000000011111110111111111000000100000000011000000000001011100100010011000000000000000001000000000000000000000000000000000000000000000000000000000000011010000000000000000000001111111011111111100000010000000001100000000000110100010001001100000000000000001010000000000011111101111110110000000000000000000000000000000000101000000000000000000000111111101111111110001001000000000110000000000011010001000100110000000000000000000100000000001111110111111011000000000000000000000000000000001010000010000000000000000011111110111111111000100100000000011000000000001001000100010011000000000000000000001000000000111111011111101100000000000000000000000000000000101000001000000000000000001111111011111111100000010000000001100000000000100100010001001100000000000000000000000000000011111101111110110000000000000000000000000000000011100000100000000000000000111111101111111110000001000000000110000000000011000101000101110000000000000000000000000000101111110111111011000000000000000000000000000000001110000010000000000000000011111110111111111000100100000000011000000000001000010100010111000000000000000000000000000001111111011111101100000000000000000000000000000000111000001000000000000000001111111011111111100000010000000001100000000000100001010001011100000000000000000000000010000011111101111110110000000000000000000000000000000011100000100000000000000000111111101111111110000001000000000110000000000011100101000101110000000000000000000000000100001111110111111011000000000000000000000000000000011100000010000000000000000011111110111111111001100100000000011000000000001110000100010111000000000000000000000000001000111111011111101100000000000000000000000000000001110000001000000000000000001111111111111111100010000000000001100000000000101000010001011100000000000000000000000000010011111101111110110000000000000000000000000000000111000000100000000000000000111111111111111110000000000000000100000000000010100001000101110000000000000000000000000000001111110111111011000000000000000000000000000000011110000010000000000000000011111111111111111000000000000000010000000000001111100100010011000000000000000000000100000000111111011111101100000000000000000000000000000000111000001000000000000000001111111111111111100010000000000001000000000000111110010001001100000000000000000000001000000011111101111110110000000000000000000000000000000011100000100000000000000000111111111111111110001000000000000100000000000010111001000100110000000000000000010000000000001111110111111011000000000000000000000000000000000110000010000000000000000011111111111111111000000000000000010000000000001011100100010011000000000000000010100000000000010000000000000000000000000000000000000000000000001000001000000000000000001111111111111111100000000000000001000000000000110100010001001100000000000000000001000000000001000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110001000000000000100000000000011010001000100110000000000000000000010000000000100000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000100000000000010000000000001001000100010011000000000000000000000000000000010000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000000000000001000000000000100100010001011100000000000000000000000000001001000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000000000000000100000000000011000101000101110000000000000000000000000000010100000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100000000000010000000000001100010100010111000000000000000000000000000000010000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010000000000001000000000000100001010001001100000000000000000000010000000001000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000000000000000100000000000010000101000100110000000000000000000000100000000100000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000000000000010000000000001110000100010011000000000000000001000000000000010000000000000000000000000000000000000000000000011010000000000000000000001111111111111111100010010111111110000000000000111000010001001100000000000000001010000000000000000000000000000000000000000000000000000000000000101000000000000000000000111111111111111110001001011111111000000000000010100001000100110000000000000000000100000000000000000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000000101111111100000000000001010000100010011000000000000000000001000000000000000000000000000000000000000000000000000000000101010000000000000000000001111111111111111100000010111111110000000000000111110010001001100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000011111001000101110000000000000000000000000000100000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001011100100010111000000000000000000000000000001000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000101110010001011100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000011010001000100110000000000000000000001000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001101000100010011000000000000000000000010000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000100100010001001100000000000000000100000000000000000000000000000000000000000000000000000000000001101000000000000000000000111111111111111110000001011111111000000000000010010001000100110000000000000000101000000000000000000000000000000000000000000000000000000000000010100000000000000000000011111111111111111000000101111111100000000000001100010100010011000000000000000000010000000000000000000000000000000000000000000000000000000000101010000000000000000000001111111111111111100010010111111110000000000000110001010001001100000000000000000000100000000000000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110001001011111111000000000000010000101000100110000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001000010100010111000000000000000000000000000010000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000111000010001011100000000000000000000000000000100000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000011100001000101110000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001010000100010011000000000000000000000100000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000101000010001001100000000000000000000001000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000011111001000100110000000000000000010000000000000000000000000000000000000000000000000000000000000110100000000000000000000011111111111111111000100101111111100000000000001111100100010011000000000000000010100000000000000000000000000000000000000000000000000000000000001010000000000000000000001111111111111111100010010111111110000000000000101110010001001100000000000000000001000000000000000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110000001011111111000000000000011111001000100110000000000000000000010000000000000000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000100101111111100000000000001101000100010011000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000100100010001011100000000000000000000000000001000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000010010001000101110000000000000000000000000000010000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001100000100010111000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000110001010001001100000000000000000000010000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000010000101000100110000000000000000000000100000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001000010100010011000000000000000001000000000000000000000000000000000000000000000000000000000000011010000000000000000000001111111111111111100000010111111110000000000000111000010001001100000000000000001010000000000000000000000000000000000000000000000000000000000000101000000000000000000000111111111111111110001001011111111000000000000011100001000100110000000000000000000100000000000000000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000100101111111100000000000001010000100010011000000000000000000001000000000000000000000000000000000000000000000000000000000101010000000000000000000001111111111111111100000010111111110000000000000101000010001001100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000011111001000101110000000000000000000000000000100000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001111100100010111000000000000000000000000000001000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000101110010001011100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000010111001000100110000000000000000000001000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001101000100010011000000000000000000000010000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000110100010001001100000000000000000100000000000000000000000000000000000000000000000000000000000001101000000000000000000000111111111111111110001001011111111000000000000010010001000100110000000000000000101000000000000000000000000000000000000000000000000000000000000010100000000000000000000011111111111111111000000101111111100000000000001001000100010011000000000000000000010000000000000000000000000000000000000000000000000000000000101010000000000000000000001111111111111111100000010111111110000000000000110001010001001100000000000000000000100000000000000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110001001011111111000000000000011000101000100110000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001000010100010111000000000000000000000000000010000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000100001010001011100000000000000000000000000000100000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000011100001000101110000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001110000100010011000000000000000000000100000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000101000010001001100000000000000000000001000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000010100001000100110000000000000000010000000000000000000000000000000000000000000000000000000000000110100000000000000000000011111111111111111000000101111111100000000000001111100100010011000000000000000010100000000000000000000000000000000000000000000000000000000000001010000000000000000000001111111111111111100010010111111110000000000000111110010001001100000000000000000001000000000000000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110001001011111111000000000000010111001000100110000000000000000000010000000000000000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000000101111111100000000000001011100100010011000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000110100010001011100000000000000000000000000001000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000011010001000101110000000000000000000000000000010000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001001000100010111000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000100100010001001100000000000000000000010000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000011000101000100110000000000000000000000100000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001100010100010011000000000000000001000000000000000000000000000000000000000000000000000000000000011010000000000000000000001111111111111111100010010111111110000000000000100001010001001100000000000000001010000000000000000000000000000000000000000000000000000000000000101000000000000000000000111111111111111110000001011111111000000000000010000101000100110000000000000000000100000000000000000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000000101111111100000000000001110000100010011000000000000000000001000000000000000000000000000000000000000000000000000000000101010000000000000000000001111111111111111100010010111111110000000000000111000010001001100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000010100001000101110000000000000000000000000000100000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001110000100010111000000000000000000000000000001000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000111110010001011100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000010111001000100110000000000000000000001000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001011100100010011000000000000000000000010000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000110100010001001100000000000000000100000000000000000000000000000000000000000000000000000000000001101000000000000000000000111111111111111110001001011111111000000000000011010001000100110000000000000000101000000000000000000000000000000000000000000000000000000000000010100000000000000000000011111111111111111000100101111111100000000000001001000100010011000000000000000000010000000000000000000000000000000000000000000000000000000000101010000000000000000000001111111111111111100000010111111110000000000000100100010001001100000000000000000000100000000000000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110000001011111111000000000000011000101000100110000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001100010100010111000000000000000000000000000010000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000100001010001011100000000000000000000000000000100000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000010000101000101110000000000000000000000000000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100000000000001110000100010011000000000000000000000100000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000111000010001001100000000000000000000001000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110001001011111111000000000000010100001000100110000000000000000010000000000000000000000000000000000000000000000000000000000000110100000000000000000000011111111111111111000000101111111100000000000001010000100010011000000000000000010100000000000000000000000000000000000000000000000000000000000001010000000000000000000001111111111111111100000010111111110000000000000111110010001001100000000000000000001000000000000000000000000000000000000000000000000000000000010101000000000000000000000111111111111111110001001011111111000000000000011111001000100110000000000000000000010000000000000000000000000000000000000000000000000000000001010100000000000000000000011111111111111111000100101111111100000000000001011100100010011000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100000010111111110000000000000101110010001011100000000000000000000000000001000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000011010001000101110000000000000000000000000000010000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000100101111111100000000000001101000100010111000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000001111111111111111100010010111111110000000000000100100010001001100000000000000000000010000000000000000000000000000000000000000000000000000000011101000000000000000000000111111111111111110000001011111111000000000000010010001000100110000000000000000000000100000000000000000000000000000000000000000000000000000001110100000000000000000000011111111111111111000000101111111100</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <signal_set is_expanded="true" name="signal_set: 2009/02/06 10:42:10  #0">
      <clock name="IFCLK" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="AD_state.AD_ERR" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_LOOP_CHK" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_MJ3" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_PJ" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_SYNC1" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_SYNC2" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_HI" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_LO" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_MJ_LDATA" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_MJ_RDATA" tap_mode="classic" type="state machine"/>
          <wire name="BCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBCLK" tap_mode="classic" type="output pin"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CC_state.CC_CNT_DN" tap_mode="classic" type="state machine"/>
          <wire name="CC_state.CC_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="CC_state.CC_WAIT" tap_mode="classic" type="state machine"/>
          <wire name="CLRCLK" tap_mode="classic" type="output pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="I2SAudioOut:I2SAO|CBfall_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|CBrise_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_HI" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_LO" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_WH" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_WL" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[0]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[1]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[2]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[3]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[0]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[10]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[11]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[12]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[13]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[14]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[15]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[1]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[2]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[3]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[4]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[5]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[6]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[7]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[8]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[9]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|get_samples_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|lrclk_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|obit" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|outbit_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|rst_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|BCLK" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|Brise" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRCLK" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRfall" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRrise" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData_rdy" tap_mode="classic" type="combinatorial"/>
          <wire name="I_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="LRCLK" tap_mode="classic" type="output pin"/>
          <wire name="Left_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[9]" tap_mode="classic" type="register"/>
          <wire name="PWM_state.PWM_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Q_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[9]" tap_mode="classic" type="register"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="state machine"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="sync_usb:usb1|FX_state.FX_F1" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F2" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F3" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F4" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F5" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FDONE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T1" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T2" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T3" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T4" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T5" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TDONE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|SLEN" tap_mode="classic" type="register"/>
          <wire name="sync_usb:usb1|SLRD" tap_mode="classic" type="combinatorial"/>
          <wire name="sync_usb:usb1|SLWR" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_IDLE" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_I_AUDIO" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_LEFT" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_Q_AUDIO" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_RIGHT" tap_mode="probeonly" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="AD_state.AD_ERR" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_LOOP_CHK" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_MJ3" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_PJ" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_SYNC1" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_SYNC2" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_HI" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_LO" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_MJ_LDATA" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_MJ_RDATA" tap_mode="classic" type="state machine"/>
          <wire name="BCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBCLK" tap_mode="classic" type="output pin"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CC_state.CC_CNT_DN" tap_mode="classic" type="state machine"/>
          <wire name="CC_state.CC_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="CC_state.CC_WAIT" tap_mode="classic" type="state machine"/>
          <wire name="CLRCLK" tap_mode="classic" type="output pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="I2SAudioOut:I2SAO|CBfall_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|CBrise_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_HI" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_LO" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_WH" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_WL" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[0]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[1]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[2]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[3]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[0]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[10]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[11]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[12]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[13]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[14]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[15]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[1]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[2]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[3]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[4]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[5]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[6]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[7]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[8]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[9]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|get_samples_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|lrclk_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|obit" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|outbit_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|rst_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|BCLK" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|Brise" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRCLK" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRfall" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRrise" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData_rdy" tap_mode="classic" type="combinatorial"/>
          <wire name="I_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="LRCLK" tap_mode="classic" type="output pin"/>
          <wire name="Left_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[9]" tap_mode="classic" type="register"/>
          <wire name="PWM_state.PWM_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Q_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[9]" tap_mode="classic" type="register"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="state machine"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="sync_usb:usb1|FX_state.FX_F1" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F2" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F3" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F4" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F5" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FDONE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T1" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T2" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T3" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T4" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T5" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TDONE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|SLEN" tap_mode="classic" type="register"/>
          <wire name="sync_usb:usb1|SLRD" tap_mode="classic" type="combinatorial"/>
          <wire name="sync_usb:usb1|SLWR" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_IDLE" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_I_AUDIO" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_LEFT" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_Q_AUDIO" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_RIGHT" tap_mode="probeonly" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="AD_state.AD_ERR" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_LOOP_CHK" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_MJ3" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_PJ" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_SYNC1" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_SEND_SYNC2" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_HI" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_LO" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_MJ_LDATA" tap_mode="classic" type="state machine"/>
          <wire name="AD_state.AD_WAIT_MJ_RDATA" tap_mode="classic" type="state machine"/>
          <wire name="BCLK" tap_mode="classic" type="output pin"/>
          <wire name="CBCLK" tap_mode="classic" type="output pin"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CC_state.CC_CNT_DN" tap_mode="classic" type="state machine"/>
          <wire name="CC_state.CC_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="CC_state.CC_WAIT" tap_mode="classic" type="state machine"/>
          <wire name="CLRCLK" tap_mode="classic" type="output pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="I2SAudioOut:I2SAO|CBfall_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|CBrise_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_HI" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_LO" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_WH" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|TLV_state.TLV_WL" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[0]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[1]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[2]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|bit_count[3]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[0]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[10]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[11]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[12]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[13]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[14]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[15]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[1]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[2]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[3]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[4]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[5]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[6]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[7]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[8]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|data[9]" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|get_samples_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|left_sample_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|lrclk_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|obit" tap_mode="classic" type="register"/>
          <wire name="I2SAudioOut:I2SAO|outbit_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|right_sample_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2SAudioOut:I2SAO|rst_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|BCLK" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|Brise" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRCLK" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRfall" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|LRrise" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2S_LR_Capture:PJ_LR|RData_rdy" tap_mode="classic" type="combinatorial"/>
          <wire name="I_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="LRCLK" tap_mode="classic" type="output pin"/>
          <wire name="Left_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[9]" tap_mode="classic" type="register"/>
          <wire name="PWM_state.PWM_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Q_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[9]" tap_mode="classic" type="register"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="state machine"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="state machine"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="sync_usb:usb1|FX_state.FX_F1" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F2" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F3" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F4" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_F5" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FDONE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_IDLE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T1" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T2" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T3" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T4" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_T5" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TDONE" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="state machine"/>
          <wire name="sync_usb:usb1|SLEN" tap_mode="classic" type="register"/>
          <wire name="sync_usb:usb1|SLRD" tap_mode="classic" type="combinatorial"/>
          <wire name="sync_usb:usb1|SLWR" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_IDLE" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_I_AUDIO" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_LEFT" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_Q_AUDIO" tap_mode="probeonly" type="register"/>
          <wire name="PWM_state.PWM_RIGHT" tap_mode="probeonly" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="BCLK"/>
          <net is_signal_inverted="no" name="LRCLK"/>
          <net is_signal_inverted="no" name="CBCLK"/>
          <net is_signal_inverted="no" name="CLRCLK"/>
          <net is_signal_inverted="no" name="CC"/>
          <net is_signal_inverted="no" name="sync_usb:usb1|SLRD"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[15]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|wrreq"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|empty"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|full"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[11]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|q" order="lsb_to_msb" radix="hex" state="expand" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|sclr"/>
          <net is_signal_inverted="no" name="FLAGA"/>
          <net is_signal_inverted="no" name="FLAGC"/>
          <bus is_signal_inverted="no" link="all" name="FIFO_ADR" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="FIFO_ADR[1]"/>
            <net is_signal_inverted="no" name="FIFO_ADR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="FX2_FD" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="FX2_FD[15]"/>
            <net is_signal_inverted="no" name="FX2_FD[14]"/>
            <net is_signal_inverted="no" name="FX2_FD[13]"/>
            <net is_signal_inverted="no" name="FX2_FD[12]"/>
            <net is_signal_inverted="no" name="FX2_FD[11]"/>
            <net is_signal_inverted="no" name="FX2_FD[10]"/>
            <net is_signal_inverted="no" name="FX2_FD[9]"/>
            <net is_signal_inverted="no" name="FX2_FD[8]"/>
            <net is_signal_inverted="no" name="FX2_FD[7]"/>
            <net is_signal_inverted="no" name="FX2_FD[6]"/>
            <net is_signal_inverted="no" name="FX2_FD[5]"/>
            <net is_signal_inverted="no" name="FX2_FD[4]"/>
            <net is_signal_inverted="no" name="FX2_FD[3]"/>
            <net is_signal_inverted="no" name="FX2_FD[2]"/>
            <net is_signal_inverted="no" name="FX2_FD[1]"/>
            <net is_signal_inverted="no" name="FX2_FD[0]"/>
          </bus>
          <net is_signal_inverted="no" name="DEBUG_LED3"/>
          <net is_signal_inverted="no" name="sync_usb:usb1|SLEN"/>
          <net is_signal_inverted="no" name="sync_usb:usb1|SLWR"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|full"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|empty"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[10]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdreq"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|sclr"/>
          <bus is_signal_inverted="no" link="all" name="sync_usb:usb1|FX_state" order="lsb_to_msb" radix="hex" state="expand" type="state machine">
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_IDLE"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_FROM_PC_ADDR"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_FROM_PC_CHECK"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F1"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F2"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F3"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F4"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F5"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_FDONE"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_TO_PC_ADDR"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_TO_PC_CHECK"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T1"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T2"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T3"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T4"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T5"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_TDONE"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AD_state" order="lsb_to_msb" radix="hex" state="expand" type="state machine">
            <net is_signal_inverted="no" name="AD_state.AD_IDLE"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_LO"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_HI"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC1"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC2"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL1_2"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL3_4"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_MJ_LDATA"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_MJ_RDATA"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_MJ3"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_PJ"/>
            <net is_signal_inverted="no" name="AD_state.AD_LOOP_CHK"/>
            <net is_signal_inverted="no" name="AD_state.AD_ERR"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="CC_state_table" name="CC_state" order="lsb_to_msb" state="expand" type="state machine">
            <net is_signal_inverted="no" name="CC_state.CC_IDLE"/>
            <net is_signal_inverted="no" name="CC_state.CC_WAIT"/>
            <net is_signal_inverted="no" name="CC_state.CC_CNT_DN"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="SYNC_state_table (1)" name="SYNC_state" order="lsb_to_msb" state="expand" type="state machine">
            <net is_signal_inverted="no" name="SYNC_state.SYNC_IDLE"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_START"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_1_2"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_3_4"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_RX"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_FINISH"/>
          </bus>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|BCLK"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|Brise"/>
          <bus is_signal_inverted="no" link="all" name="I2S_LR_Capture:PJ_LR|RData" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[0]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[1]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[2]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[3]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[4]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[5]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[6]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[7]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[8]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[9]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[10]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[11]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[12]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[13]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[14]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|LRCLK"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|LRrise"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|LRfall"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData_rdy"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_IDLE"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_START"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_LEFT"/>
          <bus is_signal_inverted="no" link="all" name="Left_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Left_Data[0]"/>
            <net is_signal_inverted="no" name="Left_Data[1]"/>
            <net is_signal_inverted="no" name="Left_Data[2]"/>
            <net is_signal_inverted="no" name="Left_Data[3]"/>
            <net is_signal_inverted="no" name="Left_Data[4]"/>
            <net is_signal_inverted="no" name="Left_Data[5]"/>
            <net is_signal_inverted="no" name="Left_Data[6]"/>
            <net is_signal_inverted="no" name="Left_Data[7]"/>
            <net is_signal_inverted="no" name="Left_Data[8]"/>
            <net is_signal_inverted="no" name="Left_Data[9]"/>
            <net is_signal_inverted="no" name="Left_Data[10]"/>
            <net is_signal_inverted="no" name="Left_Data[11]"/>
            <net is_signal_inverted="no" name="Left_Data[12]"/>
            <net is_signal_inverted="no" name="Left_Data[13]"/>
            <net is_signal_inverted="no" name="Left_Data[14]"/>
            <net is_signal_inverted="no" name="Left_Data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="PWM_state.PWM_RIGHT"/>
          <bus is_signal_inverted="no" link="all" name="Right_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Right_Data[0]"/>
            <net is_signal_inverted="no" name="Right_Data[1]"/>
            <net is_signal_inverted="no" name="Right_Data[2]"/>
            <net is_signal_inverted="no" name="Right_Data[3]"/>
            <net is_signal_inverted="no" name="Right_Data[4]"/>
            <net is_signal_inverted="no" name="Right_Data[5]"/>
            <net is_signal_inverted="no" name="Right_Data[6]"/>
            <net is_signal_inverted="no" name="Right_Data[7]"/>
            <net is_signal_inverted="no" name="Right_Data[8]"/>
            <net is_signal_inverted="no" name="Right_Data[9]"/>
            <net is_signal_inverted="no" name="Right_Data[10]"/>
            <net is_signal_inverted="no" name="Right_Data[11]"/>
            <net is_signal_inverted="no" name="Right_Data[12]"/>
            <net is_signal_inverted="no" name="Right_Data[13]"/>
            <net is_signal_inverted="no" name="Right_Data[14]"/>
            <net is_signal_inverted="no" name="Right_Data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="PWM_state.PWM_I_AUDIO"/>
          <bus is_signal_inverted="no" link="all" name="I_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I_PWM[0]"/>
            <net is_signal_inverted="no" name="I_PWM[1]"/>
            <net is_signal_inverted="no" name="I_PWM[2]"/>
            <net is_signal_inverted="no" name="I_PWM[3]"/>
            <net is_signal_inverted="no" name="I_PWM[4]"/>
            <net is_signal_inverted="no" name="I_PWM[5]"/>
            <net is_signal_inverted="no" name="I_PWM[6]"/>
            <net is_signal_inverted="no" name="I_PWM[7]"/>
            <net is_signal_inverted="no" name="I_PWM[8]"/>
            <net is_signal_inverted="no" name="I_PWM[9]"/>
            <net is_signal_inverted="no" name="I_PWM[10]"/>
            <net is_signal_inverted="no" name="I_PWM[11]"/>
            <net is_signal_inverted="no" name="I_PWM[12]"/>
            <net is_signal_inverted="no" name="I_PWM[13]"/>
            <net is_signal_inverted="no" name="I_PWM[14]"/>
            <net is_signal_inverted="no" name="I_PWM[15]"/>
          </bus>
          <net is_signal_inverted="no" name="PWM_state.PWM_Q_AUDIO"/>
          <bus is_signal_inverted="no" link="all" name="Q_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Q_PWM[0]"/>
            <net is_signal_inverted="no" name="Q_PWM[1]"/>
            <net is_signal_inverted="no" name="Q_PWM[2]"/>
            <net is_signal_inverted="no" name="Q_PWM[3]"/>
            <net is_signal_inverted="no" name="Q_PWM[4]"/>
            <net is_signal_inverted="no" name="Q_PWM[5]"/>
            <net is_signal_inverted="no" name="Q_PWM[6]"/>
            <net is_signal_inverted="no" name="Q_PWM[7]"/>
            <net is_signal_inverted="no" name="Q_PWM[8]"/>
            <net is_signal_inverted="no" name="Q_PWM[9]"/>
            <net is_signal_inverted="no" name="Q_PWM[10]"/>
            <net is_signal_inverted="no" name="Q_PWM[11]"/>
            <net is_signal_inverted="no" name="Q_PWM[12]"/>
            <net is_signal_inverted="no" name="Q_PWM[13]"/>
            <net is_signal_inverted="no" name="Q_PWM[14]"/>
            <net is_signal_inverted="no" name="Q_PWM[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|CBfall_i"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|CBrise_i"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_IDLE"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_WH"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_LO"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_WL"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_HI"/>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|bit_count" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[3]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[4]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[5]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[6]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[7]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[8]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[9]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[10]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[11]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[12]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[13]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[14]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|get_samples_o"/>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|left_sample_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[3]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[4]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[5]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[6]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[7]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[8]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[9]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[10]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[11]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[12]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[13]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[14]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|lrclk_i"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|obit"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|outbit_o"/>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|right_sample_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[3]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[4]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[5]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[6]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[7]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[8]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[9]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[10]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[11]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[12]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[13]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[14]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|rst_i"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="BCLK"/>
          <net is_signal_inverted="no" name="LRCLK"/>
          <net is_signal_inverted="no" name="CBCLK"/>
          <net is_signal_inverted="no" name="CLRCLK"/>
          <net is_signal_inverted="no" name="CC"/>
          <bus is_signal_inverted="no" link="all" mnemonics="CC_state_table" name="CC_state" order="lsb_to_msb" state="collapse" type="state machine">
            <net is_signal_inverted="no" name="CC_state.CC_IDLE"/>
            <net is_signal_inverted="no" name="CC_state.CC_WAIT"/>
            <net is_signal_inverted="no" name="CC_state.CC_CNT_DN"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="FIFO_ADR" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="FIFO_ADR[1]"/>
            <net is_signal_inverted="no" name="FIFO_ADR[0]"/>
          </bus>
          <net is_signal_inverted="no" name="FLAGA"/>
          <net is_signal_inverted="no" name="FLAGC"/>
          <bus is_signal_inverted="no" link="all" name="FX2_FD" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="FX2_FD[15]"/>
            <net is_signal_inverted="no" name="FX2_FD[14]"/>
            <net is_signal_inverted="no" name="FX2_FD[13]"/>
            <net is_signal_inverted="no" name="FX2_FD[12]"/>
            <net is_signal_inverted="no" name="FX2_FD[11]"/>
            <net is_signal_inverted="no" name="FX2_FD[10]"/>
            <net is_signal_inverted="no" name="FX2_FD[9]"/>
            <net is_signal_inverted="no" name="FX2_FD[8]"/>
            <net is_signal_inverted="no" name="FX2_FD[7]"/>
            <net is_signal_inverted="no" name="FX2_FD[6]"/>
            <net is_signal_inverted="no" name="FX2_FD[5]"/>
            <net is_signal_inverted="no" name="FX2_FD[4]"/>
            <net is_signal_inverted="no" name="FX2_FD[3]"/>
            <net is_signal_inverted="no" name="FX2_FD[2]"/>
            <net is_signal_inverted="no" name="FX2_FD[1]"/>
            <net is_signal_inverted="no" name="FX2_FD[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|empty"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|full"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|sclr"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[11]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[15]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="SYNC_state_table (1)" name="SYNC_state" order="lsb_to_msb" state="collapse" type="state machine">
            <net is_signal_inverted="no" name="SYNC_state.SYNC_IDLE"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_START"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_1_2"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_3_4"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_RX"/>
            <net is_signal_inverted="no" name="SYNC_state.SYNC_FINISH"/>
          </bus>
          <net is_signal_inverted="no" name="DEBUG_LED3"/>
          <bus is_signal_inverted="no" link="all" name="sync_usb:usb1|FX_state" order="lsb_to_msb" radix="hex" state="collapse" type="state machine">
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_IDLE"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_FROM_PC_ADDR"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_FROM_PC_CHECK"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F1"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F2"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F3"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F4"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_F5"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_FDONE"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_TO_PC_ADDR"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_TO_PC_CHECK"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T1"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T2"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T3"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T4"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_T5"/>
            <net is_signal_inverted="no" name="sync_usb:usb1|FX_state.FX_TDONE"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AD_state" order="lsb_to_msb" radix="hex" state="expand" type="state machine">
            <net is_signal_inverted="no" name="AD_state.AD_IDLE"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_LO"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_HI"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC1"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_SYNC2"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL1_2"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_CTL3_4"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_MJ_LDATA"/>
            <net is_signal_inverted="no" name="AD_state.AD_WAIT_MJ_RDATA"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_MJ3"/>
            <net is_signal_inverted="no" name="AD_state.AD_SEND_PJ"/>
            <net is_signal_inverted="no" name="AD_state.AD_LOOP_CHK"/>
            <net is_signal_inverted="no" name="AD_state.AD_ERR"/>
          </bus>
          <net is_signal_inverted="no" name="sync_usb:usb1|SLEN"/>
          <net is_signal_inverted="no" name="sync_usb:usb1|SLRD"/>
          <net is_signal_inverted="no" name="sync_usb:usb1|SLWR"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|empty"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|full"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdreq"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|sclr"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[10]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="I_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I_PWM[0]"/>
            <net is_signal_inverted="no" name="I_PWM[1]"/>
            <net is_signal_inverted="no" name="I_PWM[2]"/>
            <net is_signal_inverted="no" name="I_PWM[3]"/>
            <net is_signal_inverted="no" name="I_PWM[4]"/>
            <net is_signal_inverted="no" name="I_PWM[5]"/>
            <net is_signal_inverted="no" name="I_PWM[6]"/>
            <net is_signal_inverted="no" name="I_PWM[7]"/>
            <net is_signal_inverted="no" name="I_PWM[8]"/>
            <net is_signal_inverted="no" name="I_PWM[9]"/>
            <net is_signal_inverted="no" name="I_PWM[10]"/>
            <net is_signal_inverted="no" name="I_PWM[11]"/>
            <net is_signal_inverted="no" name="I_PWM[12]"/>
            <net is_signal_inverted="no" name="I_PWM[13]"/>
            <net is_signal_inverted="no" name="I_PWM[14]"/>
            <net is_signal_inverted="no" name="I_PWM[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Q_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Q_PWM[0]"/>
            <net is_signal_inverted="no" name="Q_PWM[1]"/>
            <net is_signal_inverted="no" name="Q_PWM[2]"/>
            <net is_signal_inverted="no" name="Q_PWM[3]"/>
            <net is_signal_inverted="no" name="Q_PWM[4]"/>
            <net is_signal_inverted="no" name="Q_PWM[5]"/>
            <net is_signal_inverted="no" name="Q_PWM[6]"/>
            <net is_signal_inverted="no" name="Q_PWM[7]"/>
            <net is_signal_inverted="no" name="Q_PWM[8]"/>
            <net is_signal_inverted="no" name="Q_PWM[9]"/>
            <net is_signal_inverted="no" name="Q_PWM[10]"/>
            <net is_signal_inverted="no" name="Q_PWM[11]"/>
            <net is_signal_inverted="no" name="Q_PWM[12]"/>
            <net is_signal_inverted="no" name="Q_PWM[13]"/>
            <net is_signal_inverted="no" name="Q_PWM[14]"/>
            <net is_signal_inverted="no" name="Q_PWM[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|BCLK"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|Brise"/>
          <bus is_signal_inverted="no" link="all" name="I2S_LR_Capture:PJ_LR|RData" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[0]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[1]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[2]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[3]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[4]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[5]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[6]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[7]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[8]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[9]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[10]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[11]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[12]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[13]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[14]"/>
            <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|LRCLK"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|LRrise"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|LRfall"/>
          <net is_signal_inverted="no" name="I2S_LR_Capture:PJ_LR|RData_rdy"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_IDLE"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_START"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_LEFT"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_RIGHT"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_I_AUDIO"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_Q_AUDIO"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|CBfall_i"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|CBrise_i"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_IDLE"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_HI"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_LR_LO"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_WH"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|TLV_state.TLV_WL"/>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|bit_count" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|bit_count[3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[3]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[4]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[5]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[6]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[7]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[8]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[9]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[10]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[11]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[12]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[13]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[14]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|get_samples_o"/>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|left_sample_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[3]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[4]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[5]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[6]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[7]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[8]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[9]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[10]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[11]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[12]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[13]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[14]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|left_sample_i[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|lrclk_i"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|obit"/>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|outbit_o"/>
          <bus is_signal_inverted="no" link="all" name="I2SAudioOut:I2SAO|right_sample_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[0]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[1]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[2]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[3]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[4]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[5]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[6]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[7]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[8]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[9]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[10]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[11]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[12]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[13]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[14]"/>
            <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|right_sample_i[15]"/>
          </bus>
          <net is_signal_inverted="no" name="I2SAudioOut:I2SAO|rst_i"/>
          <bus is_signal_inverted="no" link="all" name="Left_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Left_Data[0]"/>
            <net is_signal_inverted="no" name="Left_Data[1]"/>
            <net is_signal_inverted="no" name="Left_Data[2]"/>
            <net is_signal_inverted="no" name="Left_Data[3]"/>
            <net is_signal_inverted="no" name="Left_Data[4]"/>
            <net is_signal_inverted="no" name="Left_Data[5]"/>
            <net is_signal_inverted="no" name="Left_Data[6]"/>
            <net is_signal_inverted="no" name="Left_Data[7]"/>
            <net is_signal_inverted="no" name="Left_Data[8]"/>
            <net is_signal_inverted="no" name="Left_Data[9]"/>
            <net is_signal_inverted="no" name="Left_Data[10]"/>
            <net is_signal_inverted="no" name="Left_Data[11]"/>
            <net is_signal_inverted="no" name="Left_Data[12]"/>
            <net is_signal_inverted="no" name="Left_Data[13]"/>
            <net is_signal_inverted="no" name="Left_Data[14]"/>
            <net is_signal_inverted="no" name="Left_Data[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Right_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Right_Data[0]"/>
            <net is_signal_inverted="no" name="Right_Data[1]"/>
            <net is_signal_inverted="no" name="Right_Data[2]"/>
            <net is_signal_inverted="no" name="Right_Data[3]"/>
            <net is_signal_inverted="no" name="Right_Data[4]"/>
            <net is_signal_inverted="no" name="Right_Data[5]"/>
            <net is_signal_inverted="no" name="Right_Data[6]"/>
            <net is_signal_inverted="no" name="Right_Data[7]"/>
            <net is_signal_inverted="no" name="Right_Data[8]"/>
            <net is_signal_inverted="no" name="Right_Data[9]"/>
            <net is_signal_inverted="no" name="Right_Data[10]"/>
            <net is_signal_inverted="no" name="Right_Data[11]"/>
            <net is_signal_inverted="no" name="Right_Data[12]"/>
            <net is_signal_inverted="no" name="Right_Data[13]"/>
            <net is_signal_inverted="no" name="Right_Data[14]"/>
            <net is_signal_inverted="no" name="Right_Data[15]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2009/02/06 10:42:10  #1" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'I2SAudioOut:I2SAO|get_samples_o' == rising edge
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition2" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data name="log: 2009/02/06 10:42:10  #2" power_up_mode="false" sample_depth="128" trigger_position="64">000000000001001010011010111111111111111100001000001000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001001010011010111111111111111100101000001000000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001011010011010111111111111111100001000110000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001011010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001001010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001010010011010111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001010010011010111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001000010011010111111111111111101001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001000010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001010010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001010010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001000010011010111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111100001000110000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001011010011010111111111111111100001000110000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001011010011000111111111111111100001000110000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001001010011000111111111111111100101000110000000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001011010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001001010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001001010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001010010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001010010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001000010011010111111111111111101001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001010010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001010010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001000010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001000010011000111111111111111100001000010000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001011010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100001000010000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001001010011010111111111111111100101000010000000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001001010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001011010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001001010011010111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001010010011010111111111111111100001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001000010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001000010011000111111111111111101001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001010010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001010010011010111111111111111100001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111100001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001000010011010111111111111111100001000100000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001011010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001011010011000111111111111111100001000100000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100101000100000000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001001010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001011010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001001010011000111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001001010011000111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001010010011000111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001010010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111101001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001000010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001010010011000111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001010010011000111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001000010011000111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001000010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001011010011010111111111111111100001000000000000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001001010011000111111111111111100101000000000000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001001010011000111111111111111100010000000000000000000000001000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000000000000000000000000111100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100110000000000000000101011110101100100000000000000000000000000000000001000000111100000100001111110111111111001111111011111111000001000000000000010000000000001100000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001101011110101100100000000000000000101011110101100100000000000000000000101110010110001010011011100000100001111110111111111001111111011111111000001000000000000000000000001001100100000000000001001010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000101011110101100100000000000000000000101110010110001000011011100000100001111110111111111001111111011111111000001000000000000000000000000101100001000000000001001010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000001010001011100000100001111110111111111001111111011111111000001000000000000000000000010001101000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001100010000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001000010011000111111111111111101000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001000010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001000010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001000010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001001010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001001010011010111111111111111100100010111100000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001001010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001000010011010111111111111111101000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001000010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001000010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001001010011000111111111111111100100010111100000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001001010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001001010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001000010011010111111111111111101000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001000010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001000010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001001010011010111111111111111100100010111100000000000000000000000000000000010000000000000000000111000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001001010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101000000000000000000000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111100000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001001010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001001010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001000010011000111111111111111101000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001000010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001010010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001000010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000000000000001000010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000010001110000000000000001010010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000001001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000001000000000001110000000000000001011010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000100000000001110000000000000001001010011000111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000010000000000001110000000000000001001010011010111111111111111100100010111100000000000000000000000000000000010000000000000000000111001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000001001110000000000000001011010011010111111111111111100000010111100000000000000000000000000000000010000000000000000000101001111111101111111000000000000000001001011100101100000000000000000000001011100101100000000000000000000000000000000000000000001011100000100001111110111111111001111111011111111000001000000000000000000000000101110000</data>
          <extradata>1111111111111111111111111111111111111111111111111111111111111111T111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data hierarchy I2SAudioOut:I2SAO" value="1"/>
      <single attribute="data hierarchy I2S_LR_Capture:PJ_LR" value="1"/>
      <single attribute="data hierarchy Rx_fifo:Rx_fifo" value="1"/>
      <single attribute="data hierarchy Tx_fifo:Tx_fifo" value="1"/>
      <single attribute="data hierarchy root" value="3"/>
      <single attribute="data hierarchy sync_usb:usb1" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="34"/>
      <single attribute="setup hierarchy Rx_fifo:Rx_fifo" value="1"/>
      <single attribute="setup hierarchy Tx_fifo:Tx_fifo" value="1"/>
      <single attribute="setup hierarchy root" value="3"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="99"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130944"/>
      <multi attribute="timebars" size="1" value="18"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2009/03/04 19:23:29  #0">
      <clock name="clkmult3:cm3|altpll:altpll_component|_clk0" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="Audio_Data_rdy" tap_mode="classic" type="combinatorial"/>
          <wire name="C6" tap_mode="classic" type="output pin"/>
          <wire name="C9" tap_mode="classic" type="output pin"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CDIN" tap_mode="classic" type="output pin"/>
          <wire name="CDOUT" tap_mode="classic" type="input pin"/>
          <wire name="CDOUT_P" tap_mode="classic" type="input pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="DOUT" tap_mode="classic" type="input pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="I_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="LROUT" tap_mode="classic" type="output pin"/>
          <wire name="LRack" tap_mode="classic" type="register"/>
          <wire name="LRcnt[0]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[10]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[11]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[12]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[13]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[14]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[15]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[16]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[17]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[18]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[19]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[1]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[20]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[21]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[22]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[23]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[2]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[3]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[4]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[5]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[6]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[7]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[8]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[9]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[9]" tap_mode="classic" type="register"/>
          <wire name="MDOUT" tap_mode="classic" type="input pin"/>
          <wire name="MJ_rx_ack" tap_mode="classic" type="register"/>
          <wire name="PJ_rx_ack" tap_mode="classic" type="register"/>
          <wire name="PWM_state.PWM_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_I_AUDIO" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_LEFT" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_Q_AUDIO" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_RIGHT" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Q_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[9]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SLOE" tap_mode="classic" type="output pin"/>
          <wire name="SLRD" tap_mode="classic" type="output pin"/>
          <wire name="SLWR" tap_mode="classic" type="output pin"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[36]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[37]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[38]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[39]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[40]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[41]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[42]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[43]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[44]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[45]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[46]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[47]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_clr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|start" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F1" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F2" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F3" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F4" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F5" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F6" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FDONE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T1" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T2" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T3" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T4" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T5" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T6" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T7" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TDONE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|Rx_fifo_drdy" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|SLOE" tap_mode="classic" type="combinatorial"/>
          <wire name="clock_s[0]" tap_mode="classic" type="register"/>
          <wire name="clock_s[1]" tap_mode="classic" type="register"/>
          <wire name="clock_s[2]" tap_mode="classic" type="register"/>
          <wire name="clock_s[3]" tap_mode="classic" type="register"/>
          <wire name="get_rx_data" tap_mode="classic" type="combinatorial"/>
          <wire name="get_samples" tap_mode="classic" type="register"/>
          <wire name="mic" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="Audio_Data_rdy" tap_mode="classic" type="combinatorial"/>
          <wire name="C6" tap_mode="classic" type="output pin"/>
          <wire name="C9" tap_mode="classic" type="output pin"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CDIN" tap_mode="classic" type="output pin"/>
          <wire name="CDOUT" tap_mode="classic" type="input pin"/>
          <wire name="CDOUT_P" tap_mode="classic" type="input pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="DOUT" tap_mode="classic" type="input pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="I_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="LROUT" tap_mode="classic" type="output pin"/>
          <wire name="LRack" tap_mode="classic" type="register"/>
          <wire name="LRcnt[0]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[10]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[11]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[12]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[13]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[14]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[15]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[16]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[17]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[18]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[19]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[1]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[20]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[21]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[22]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[23]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[2]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[3]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[4]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[5]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[6]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[7]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[8]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[9]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[9]" tap_mode="classic" type="register"/>
          <wire name="MDOUT" tap_mode="classic" type="input pin"/>
          <wire name="MJ_rx_ack" tap_mode="classic" type="register"/>
          <wire name="PJ_rx_ack" tap_mode="classic" type="register"/>
          <wire name="PWM_state.PWM_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_I_AUDIO" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_LEFT" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_Q_AUDIO" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_RIGHT" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Q_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[9]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SLOE" tap_mode="classic" type="output pin"/>
          <wire name="SLRD" tap_mode="classic" type="output pin"/>
          <wire name="SLWR" tap_mode="classic" type="output pin"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[36]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[37]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[38]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[39]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[40]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[41]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[42]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[43]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[44]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[45]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[46]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[47]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_clr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|start" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F1" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F2" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F3" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F4" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F5" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F6" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FDONE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T1" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T2" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T3" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T4" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T5" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T6" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T7" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TDONE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|Rx_fifo_drdy" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|SLOE" tap_mode="classic" type="combinatorial"/>
          <wire name="clock_s[0]" tap_mode="classic" type="register"/>
          <wire name="clock_s[1]" tap_mode="classic" type="register"/>
          <wire name="clock_s[2]" tap_mode="classic" type="register"/>
          <wire name="clock_s[3]" tap_mode="classic" type="register"/>
          <wire name="get_rx_data" tap_mode="classic" type="combinatorial"/>
          <wire name="get_samples" tap_mode="classic" type="register"/>
          <wire name="mic" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="Audio_Data_rdy" tap_mode="classic" type="combinatorial"/>
          <wire name="C6" tap_mode="classic" type="output pin"/>
          <wire name="C9" tap_mode="classic" type="output pin"/>
          <wire name="CC" tap_mode="classic" type="output pin"/>
          <wire name="CDIN" tap_mode="classic" type="output pin"/>
          <wire name="CDOUT" tap_mode="classic" type="input pin"/>
          <wire name="CDOUT_P" tap_mode="classic" type="input pin"/>
          <wire name="DEBUG_LED3" tap_mode="classic" type="output pin"/>
          <wire name="DOUT" tap_mode="classic" type="input pin"/>
          <wire name="FIFO_ADR[0]" tap_mode="classic" type="output pin"/>
          <wire name="FIFO_ADR[1]" tap_mode="classic" type="output pin"/>
          <wire name="FLAGA" tap_mode="classic" type="input pin"/>
          <wire name="FLAGC" tap_mode="classic" type="input pin"/>
          <wire name="FX2_FD[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="FX2_FD[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="I_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="I_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="LROUT" tap_mode="classic" type="output pin"/>
          <wire name="LRack" tap_mode="classic" type="register"/>
          <wire name="LRcnt[0]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[10]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[11]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[12]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[13]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[14]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[15]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[16]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[17]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[18]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[19]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[1]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[20]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[21]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[22]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[23]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[2]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[3]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[4]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[5]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[6]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[7]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[8]" tap_mode="classic" type="register"/>
          <wire name="LRcnt[9]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Left_Data[9]" tap_mode="classic" type="register"/>
          <wire name="MDOUT" tap_mode="classic" type="input pin"/>
          <wire name="MJ_rx_ack" tap_mode="classic" type="register"/>
          <wire name="PJ_rx_ack" tap_mode="classic" type="register"/>
          <wire name="PWM_state.PWM_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_I_AUDIO" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_LEFT" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_Q_AUDIO" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_RIGHT" tap_mode="classic" type="combinatorial"/>
          <wire name="PWM_state.PWM_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Q_PWM[0]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[10]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[11]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[12]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[13]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[14]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[15]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[1]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[2]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[3]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[4]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[5]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[6]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[7]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[8]" tap_mode="classic" type="register"/>
          <wire name="Q_PWM[9]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[0]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[10]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[11]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[12]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[13]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[14]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[15]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[1]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[2]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[3]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[4]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[5]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[6]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[7]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[8]" tap_mode="classic" type="register"/>
          <wire name="Right_Data[9]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_0[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_1[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_2[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_3[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[0]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[1]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[2]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[3]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[4]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[5]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[6]" tap_mode="classic" type="register"/>
          <wire name="Rx_control_4[7]" tap_mode="classic" type="register"/>
          <wire name="Rx_fifo:Rx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Rx_fifo:Rx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="SLOE" tap_mode="classic" type="output pin"/>
          <wire name="SLRD" tap_mode="classic" type="output pin"/>
          <wire name="SLWR" tap_mode="classic" type="output pin"/>
          <wire name="SYNC_state.SYNC_FINISH" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_RX_3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="SYNC_state.SYNC_START" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|empty" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|full" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|rdreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|sclr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|usedw[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo:Tx_fifo|wrreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC2" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[36]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[37]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[38]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[39]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[40]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[41]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[42]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[43]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[44]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[45]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[46]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[47]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|MJ_LRData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_clr" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|Tx_fifo_wreq" tap_mode="classic" type="combinatorial"/>
          <wire name="Tx_fifo_ctrl:TXFC|start" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F1" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F2" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F3" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F4" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F5" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_F6" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FDONE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FROM_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_FROM_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T1" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T2" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T3" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T4" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T5" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T6" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_T7" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TDONE" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TO_PC_ADDR" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|FX_state.FX_TO_PC_CHECK" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|Rx_fifo_drdy" tap_mode="classic" type="combinatorial"/>
          <wire name="async_usb:usb1|SLOE" tap_mode="classic" type="combinatorial"/>
          <wire name="clock_s[0]" tap_mode="classic" type="register"/>
          <wire name="clock_s[1]" tap_mode="classic" type="register"/>
          <wire name="clock_s[2]" tap_mode="classic" type="register"/>
          <wire name="clock_s[3]" tap_mode="classic" type="register"/>
          <wire name="get_rx_data" tap_mode="classic" type="combinatorial"/>
          <wire name="get_samples" tap_mode="classic" type="register"/>
          <wire name="mic" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[10]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[15]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="async_usb:usb1|Rx_fifo_drdy"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|wrreq"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|empty"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|full"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|sclr"/>
          <net is_signal_inverted="no" name="SLOE"/>
          <net is_signal_inverted="no" name="SLRD"/>
          <net is_signal_inverted="no" name="FLAGA"/>
          <net is_signal_inverted="no" name="FLAGC"/>
          <bus is_signal_inverted="no" link="all" name="FIFO_ADR" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="FIFO_ADR[1]"/>
            <net is_signal_inverted="no" name="FIFO_ADR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="FX2_FD" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="FX2_FD[15]"/>
            <net is_signal_inverted="no" name="FX2_FD[14]"/>
            <net is_signal_inverted="no" name="FX2_FD[13]"/>
            <net is_signal_inverted="no" name="FX2_FD[12]"/>
            <net is_signal_inverted="no" name="FX2_FD[11]"/>
            <net is_signal_inverted="no" name="FX2_FD[10]"/>
            <net is_signal_inverted="no" name="FX2_FD[9]"/>
            <net is_signal_inverted="no" name="FX2_FD[8]"/>
            <net is_signal_inverted="no" name="FX2_FD[7]"/>
            <net is_signal_inverted="no" name="FX2_FD[6]"/>
            <net is_signal_inverted="no" name="FX2_FD[5]"/>
            <net is_signal_inverted="no" name="FX2_FD[4]"/>
            <net is_signal_inverted="no" name="FX2_FD[3]"/>
            <net is_signal_inverted="no" name="FX2_FD[2]"/>
            <net is_signal_inverted="no" name="FX2_FD[1]"/>
            <net is_signal_inverted="no" name="FX2_FD[0]"/>
          </bus>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_IDLE"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_START"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_1_2"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_3_4"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_FINISH"/>
          <net is_signal_inverted="no" name="DEBUG_LED3"/>
          <net is_signal_inverted="no" name="SLWR"/>
          <net is_signal_inverted="no" name="async_usb:usb1|SLOE"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|full"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[11]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|empty"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdreq"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|sclr"/>
          <net is_signal_inverted="no" name="LROUT"/>
          <net is_signal_inverted="no" name="C9"/>
          <bus is_signal_inverted="no" link="all" name="I_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I_PWM[0]"/>
            <net is_signal_inverted="no" name="I_PWM[1]"/>
            <net is_signal_inverted="no" name="I_PWM[2]"/>
            <net is_signal_inverted="no" name="I_PWM[3]"/>
            <net is_signal_inverted="no" name="I_PWM[4]"/>
            <net is_signal_inverted="no" name="I_PWM[5]"/>
            <net is_signal_inverted="no" name="I_PWM[6]"/>
            <net is_signal_inverted="no" name="I_PWM[7]"/>
            <net is_signal_inverted="no" name="I_PWM[8]"/>
            <net is_signal_inverted="no" name="I_PWM[9]"/>
            <net is_signal_inverted="no" name="I_PWM[10]"/>
            <net is_signal_inverted="no" name="I_PWM[11]"/>
            <net is_signal_inverted="no" name="I_PWM[12]"/>
            <net is_signal_inverted="no" name="I_PWM[13]"/>
            <net is_signal_inverted="no" name="I_PWM[14]"/>
            <net is_signal_inverted="no" name="I_PWM[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Q_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Q_PWM[0]"/>
            <net is_signal_inverted="no" name="Q_PWM[1]"/>
            <net is_signal_inverted="no" name="Q_PWM[2]"/>
            <net is_signal_inverted="no" name="Q_PWM[3]"/>
            <net is_signal_inverted="no" name="Q_PWM[4]"/>
            <net is_signal_inverted="no" name="Q_PWM[5]"/>
            <net is_signal_inverted="no" name="Q_PWM[6]"/>
            <net is_signal_inverted="no" name="Q_PWM[7]"/>
            <net is_signal_inverted="no" name="Q_PWM[8]"/>
            <net is_signal_inverted="no" name="Q_PWM[9]"/>
            <net is_signal_inverted="no" name="Q_PWM[10]"/>
            <net is_signal_inverted="no" name="Q_PWM[11]"/>
            <net is_signal_inverted="no" name="Q_PWM[12]"/>
            <net is_signal_inverted="no" name="Q_PWM[13]"/>
            <net is_signal_inverted="no" name="Q_PWM[14]"/>
            <net is_signal_inverted="no" name="Q_PWM[15]"/>
          </bus>
          <net is_signal_inverted="no" name="CDIN"/>
          <net is_signal_inverted="no" name="CDOUT"/>
          <net is_signal_inverted="no" name="CDOUT_P"/>
          <bus is_signal_inverted="no" link="all" name="Left_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Left_Data[0]"/>
            <net is_signal_inverted="no" name="Left_Data[1]"/>
            <net is_signal_inverted="no" name="Left_Data[2]"/>
            <net is_signal_inverted="no" name="Left_Data[3]"/>
            <net is_signal_inverted="no" name="Left_Data[4]"/>
            <net is_signal_inverted="no" name="Left_Data[5]"/>
            <net is_signal_inverted="no" name="Left_Data[6]"/>
            <net is_signal_inverted="no" name="Left_Data[7]"/>
            <net is_signal_inverted="no" name="Left_Data[8]"/>
            <net is_signal_inverted="no" name="Left_Data[9]"/>
            <net is_signal_inverted="no" name="Left_Data[10]"/>
            <net is_signal_inverted="no" name="Left_Data[11]"/>
            <net is_signal_inverted="no" name="Left_Data[12]"/>
            <net is_signal_inverted="no" name="Left_Data[13]"/>
            <net is_signal_inverted="no" name="Left_Data[14]"/>
            <net is_signal_inverted="no" name="Left_Data[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Right_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Right_Data[0]"/>
            <net is_signal_inverted="no" name="Right_Data[1]"/>
            <net is_signal_inverted="no" name="Right_Data[2]"/>
            <net is_signal_inverted="no" name="Right_Data[3]"/>
            <net is_signal_inverted="no" name="Right_Data[4]"/>
            <net is_signal_inverted="no" name="Right_Data[5]"/>
            <net is_signal_inverted="no" name="Right_Data[6]"/>
            <net is_signal_inverted="no" name="Right_Data[7]"/>
            <net is_signal_inverted="no" name="Right_Data[8]"/>
            <net is_signal_inverted="no" name="Right_Data[9]"/>
            <net is_signal_inverted="no" name="Right_Data[10]"/>
            <net is_signal_inverted="no" name="Right_Data[11]"/>
            <net is_signal_inverted="no" name="Right_Data[12]"/>
            <net is_signal_inverted="no" name="Right_Data[13]"/>
            <net is_signal_inverted="no" name="Right_Data[14]"/>
            <net is_signal_inverted="no" name="Right_Data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="DOUT"/>
          <net is_signal_inverted="no" name="C6"/>
          <net is_signal_inverted="no" name="MDOUT"/>
          <bus is_signal_inverted="no" link="all" name="Rx_control_0" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_0[0]"/>
            <net is_signal_inverted="no" name="Rx_control_0[1]"/>
            <net is_signal_inverted="no" name="Rx_control_0[2]"/>
            <net is_signal_inverted="no" name="Rx_control_0[3]"/>
            <net is_signal_inverted="no" name="Rx_control_0[4]"/>
            <net is_signal_inverted="no" name="Rx_control_0[5]"/>
            <net is_signal_inverted="no" name="Rx_control_0[6]"/>
            <net is_signal_inverted="no" name="Rx_control_0[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_1" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_1[0]"/>
            <net is_signal_inverted="no" name="Rx_control_1[1]"/>
            <net is_signal_inverted="no" name="Rx_control_1[2]"/>
            <net is_signal_inverted="no" name="Rx_control_1[3]"/>
            <net is_signal_inverted="no" name="Rx_control_1[4]"/>
            <net is_signal_inverted="no" name="Rx_control_1[5]"/>
            <net is_signal_inverted="no" name="Rx_control_1[6]"/>
            <net is_signal_inverted="no" name="Rx_control_1[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_2[0]"/>
            <net is_signal_inverted="no" name="Rx_control_2[1]"/>
            <net is_signal_inverted="no" name="Rx_control_2[2]"/>
            <net is_signal_inverted="no" name="Rx_control_2[3]"/>
            <net is_signal_inverted="no" name="Rx_control_2[4]"/>
            <net is_signal_inverted="no" name="Rx_control_2[5]"/>
            <net is_signal_inverted="no" name="Rx_control_2[6]"/>
            <net is_signal_inverted="no" name="Rx_control_2[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_3[0]"/>
            <net is_signal_inverted="no" name="Rx_control_3[1]"/>
            <net is_signal_inverted="no" name="Rx_control_3[2]"/>
            <net is_signal_inverted="no" name="Rx_control_3[3]"/>
            <net is_signal_inverted="no" name="Rx_control_3[4]"/>
            <net is_signal_inverted="no" name="Rx_control_3[5]"/>
            <net is_signal_inverted="no" name="Rx_control_3[6]"/>
            <net is_signal_inverted="no" name="Rx_control_3[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_4" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_4[0]"/>
            <net is_signal_inverted="no" name="Rx_control_4[1]"/>
            <net is_signal_inverted="no" name="Rx_control_4[2]"/>
            <net is_signal_inverted="no" name="Rx_control_4[3]"/>
            <net is_signal_inverted="no" name="Rx_control_4[4]"/>
            <net is_signal_inverted="no" name="Rx_control_4[5]"/>
            <net is_signal_inverted="no" name="Rx_control_4[6]"/>
            <net is_signal_inverted="no" name="Rx_control_4[7]"/>
          </bus>
          <net is_signal_inverted="no" name="CC"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_IDLE"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_FROM_PC_ADDR"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_FROM_PC_CHECK"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F1"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F2"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F3"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F4"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F5"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F6"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_FDONE"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_TO_PC_ADDR"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_TO_PC_CHECK"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T1"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T2"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T3"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T4"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T5"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T6"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T7"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_TDONE"/>
          <net is_signal_inverted="no" name="LRack"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_IDLE"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_START"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_LEFT"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_RIGHT"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_I_AUDIO"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_Q_AUDIO"/>
          <bus is_signal_inverted="no" link="all" name="clock_s" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="clock_s[0]"/>
            <net is_signal_inverted="no" name="clock_s[1]"/>
            <net is_signal_inverted="no" name="clock_s[2]"/>
            <net is_signal_inverted="no" name="clock_s[3]"/>
          </bus>
          <net is_signal_inverted="no" name="get_samples"/>
          <net is_signal_inverted="no" name="get_rx_data"/>
          <net is_signal_inverted="no" name="mic"/>
          <net is_signal_inverted="no" name="MJ_rx_ack"/>
          <net is_signal_inverted="no" name="PJ_rx_ack"/>
          <net is_signal_inverted="no" name="Audio_Data_rdy"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|MJ_LRData" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[15]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[16]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[17]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[18]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[19]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[20]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[21]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[22]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[23]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[24]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[25]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[26]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[27]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[28]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[29]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[30]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[31]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[32]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[33]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[34]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[35]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[36]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[37]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[38]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[39]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[40]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[41]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[42]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[43]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[44]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[45]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[46]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[47]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[15]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[16]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[17]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[18]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[19]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[20]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[21]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[22]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[23]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[24]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[25]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[26]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[27]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[28]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[29]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[30]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[31]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_ERR"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC2"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[10]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wreq"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|start"/>
          <bus is_signal_inverted="no" link="all" name="LRcnt" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="LRcnt[0]"/>
            <net is_signal_inverted="no" name="LRcnt[1]"/>
            <net is_signal_inverted="no" name="LRcnt[2]"/>
            <net is_signal_inverted="no" name="LRcnt[3]"/>
            <net is_signal_inverted="no" name="LRcnt[4]"/>
            <net is_signal_inverted="no" name="LRcnt[5]"/>
            <net is_signal_inverted="no" name="LRcnt[6]"/>
            <net is_signal_inverted="no" name="LRcnt[7]"/>
            <net is_signal_inverted="no" name="LRcnt[8]"/>
            <net is_signal_inverted="no" name="LRcnt[9]"/>
            <net is_signal_inverted="no" name="LRcnt[10]"/>
            <net is_signal_inverted="no" name="LRcnt[11]"/>
            <net is_signal_inverted="no" name="LRcnt[12]"/>
            <net is_signal_inverted="no" name="LRcnt[13]"/>
            <net is_signal_inverted="no" name="LRcnt[14]"/>
            <net is_signal_inverted="no" name="LRcnt[15]"/>
            <net is_signal_inverted="no" name="LRcnt[16]"/>
            <net is_signal_inverted="no" name="LRcnt[17]"/>
            <net is_signal_inverted="no" name="LRcnt[18]"/>
            <net is_signal_inverted="no" name="LRcnt[19]"/>
            <net is_signal_inverted="no" name="LRcnt[20]"/>
            <net is_signal_inverted="no" name="LRcnt[21]"/>
            <net is_signal_inverted="no" name="LRcnt[22]"/>
            <net is_signal_inverted="no" name="LRcnt[23]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_clr"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="FIFO_ADR" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="FIFO_ADR[1]"/>
            <net is_signal_inverted="no" name="FIFO_ADR[0]"/>
          </bus>
          <net is_signal_inverted="no" name="FLAGA"/>
          <net is_signal_inverted="no" name="FLAGC"/>
          <net is_signal_inverted="no" name="SLOE"/>
          <net is_signal_inverted="no" name="SLRD"/>
          <bus is_signal_inverted="no" link="all" name="FX2_FD" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="FX2_FD[15]"/>
            <net is_signal_inverted="no" name="FX2_FD[14]"/>
            <net is_signal_inverted="no" name="FX2_FD[13]"/>
            <net is_signal_inverted="no" name="FX2_FD[12]"/>
            <net is_signal_inverted="no" name="FX2_FD[11]"/>
            <net is_signal_inverted="no" name="FX2_FD[10]"/>
            <net is_signal_inverted="no" name="FX2_FD[9]"/>
            <net is_signal_inverted="no" name="FX2_FD[8]"/>
            <net is_signal_inverted="no" name="FX2_FD[7]"/>
            <net is_signal_inverted="no" name="FX2_FD[6]"/>
            <net is_signal_inverted="no" name="FX2_FD[5]"/>
            <net is_signal_inverted="no" name="FX2_FD[4]"/>
            <net is_signal_inverted="no" name="FX2_FD[3]"/>
            <net is_signal_inverted="no" name="FX2_FD[2]"/>
            <net is_signal_inverted="no" name="FX2_FD[1]"/>
            <net is_signal_inverted="no" name="FX2_FD[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|usedw[10]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|full"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|sclr"/>
          <net is_signal_inverted="no" name="async_usb:usb1|Rx_fifo_drdy"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[15]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|empty"/>
          <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|rdreq"/>
          <bus is_signal_inverted="no" link="all" name="Rx_fifo:Rx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Rx_fifo:Rx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="DEBUG_LED3"/>
          <bus is_signal_inverted="no" link="all" name="LRcnt" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="LRcnt[0]"/>
            <net is_signal_inverted="no" name="LRcnt[1]"/>
            <net is_signal_inverted="no" name="LRcnt[2]"/>
            <net is_signal_inverted="no" name="LRcnt[3]"/>
            <net is_signal_inverted="no" name="LRcnt[4]"/>
            <net is_signal_inverted="no" name="LRcnt[5]"/>
            <net is_signal_inverted="no" name="LRcnt[6]"/>
            <net is_signal_inverted="no" name="LRcnt[7]"/>
            <net is_signal_inverted="no" name="LRcnt[8]"/>
            <net is_signal_inverted="no" name="LRcnt[9]"/>
            <net is_signal_inverted="no" name="LRcnt[10]"/>
            <net is_signal_inverted="no" name="LRcnt[11]"/>
            <net is_signal_inverted="no" name="LRcnt[12]"/>
            <net is_signal_inverted="no" name="LRcnt[13]"/>
            <net is_signal_inverted="no" name="LRcnt[14]"/>
            <net is_signal_inverted="no" name="LRcnt[15]"/>
            <net is_signal_inverted="no" name="LRcnt[16]"/>
            <net is_signal_inverted="no" name="LRcnt[17]"/>
            <net is_signal_inverted="no" name="LRcnt[18]"/>
            <net is_signal_inverted="no" name="LRcnt[19]"/>
            <net is_signal_inverted="no" name="LRcnt[20]"/>
            <net is_signal_inverted="no" name="LRcnt[21]"/>
            <net is_signal_inverted="no" name="LRcnt[22]"/>
            <net is_signal_inverted="no" name="LRcnt[23]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|usedw" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|usedw[11]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|data" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|empty"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|full"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|wrreq"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo:Tx_fifo|q" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|q[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|rdreq"/>
          <net is_signal_inverted="no" name="Tx_fifo:Tx_fifo|sclr"/>
          <bus is_signal_inverted="no" link="all" name="Left_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Left_Data[0]"/>
            <net is_signal_inverted="no" name="Left_Data[1]"/>
            <net is_signal_inverted="no" name="Left_Data[2]"/>
            <net is_signal_inverted="no" name="Left_Data[3]"/>
            <net is_signal_inverted="no" name="Left_Data[4]"/>
            <net is_signal_inverted="no" name="Left_Data[5]"/>
            <net is_signal_inverted="no" name="Left_Data[6]"/>
            <net is_signal_inverted="no" name="Left_Data[7]"/>
            <net is_signal_inverted="no" name="Left_Data[8]"/>
            <net is_signal_inverted="no" name="Left_Data[9]"/>
            <net is_signal_inverted="no" name="Left_Data[10]"/>
            <net is_signal_inverted="no" name="Left_Data[11]"/>
            <net is_signal_inverted="no" name="Left_Data[12]"/>
            <net is_signal_inverted="no" name="Left_Data[13]"/>
            <net is_signal_inverted="no" name="Left_Data[14]"/>
            <net is_signal_inverted="no" name="Left_Data[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Right_Data" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Right_Data[0]"/>
            <net is_signal_inverted="no" name="Right_Data[1]"/>
            <net is_signal_inverted="no" name="Right_Data[2]"/>
            <net is_signal_inverted="no" name="Right_Data[3]"/>
            <net is_signal_inverted="no" name="Right_Data[4]"/>
            <net is_signal_inverted="no" name="Right_Data[5]"/>
            <net is_signal_inverted="no" name="Right_Data[6]"/>
            <net is_signal_inverted="no" name="Right_Data[7]"/>
            <net is_signal_inverted="no" name="Right_Data[8]"/>
            <net is_signal_inverted="no" name="Right_Data[9]"/>
            <net is_signal_inverted="no" name="Right_Data[10]"/>
            <net is_signal_inverted="no" name="Right_Data[11]"/>
            <net is_signal_inverted="no" name="Right_Data[12]"/>
            <net is_signal_inverted="no" name="Right_Data[13]"/>
            <net is_signal_inverted="no" name="Right_Data[14]"/>
            <net is_signal_inverted="no" name="Right_Data[15]"/>
          </bus>
          <net is_signal_inverted="no" name="DOUT"/>
          <net is_signal_inverted="no" name="MDOUT"/>
          <net is_signal_inverted="no" name="C6"/>
          <bus is_signal_inverted="no" link="all" name="Rx_control_0" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_0[0]"/>
            <net is_signal_inverted="no" name="Rx_control_0[1]"/>
            <net is_signal_inverted="no" name="Rx_control_0[2]"/>
            <net is_signal_inverted="no" name="Rx_control_0[3]"/>
            <net is_signal_inverted="no" name="Rx_control_0[4]"/>
            <net is_signal_inverted="no" name="Rx_control_0[5]"/>
            <net is_signal_inverted="no" name="Rx_control_0[6]"/>
            <net is_signal_inverted="no" name="Rx_control_0[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_1" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_1[0]"/>
            <net is_signal_inverted="no" name="Rx_control_1[1]"/>
            <net is_signal_inverted="no" name="Rx_control_1[2]"/>
            <net is_signal_inverted="no" name="Rx_control_1[3]"/>
            <net is_signal_inverted="no" name="Rx_control_1[4]"/>
            <net is_signal_inverted="no" name="Rx_control_1[5]"/>
            <net is_signal_inverted="no" name="Rx_control_1[6]"/>
            <net is_signal_inverted="no" name="Rx_control_1[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_2[0]"/>
            <net is_signal_inverted="no" name="Rx_control_2[1]"/>
            <net is_signal_inverted="no" name="Rx_control_2[2]"/>
            <net is_signal_inverted="no" name="Rx_control_2[3]"/>
            <net is_signal_inverted="no" name="Rx_control_2[4]"/>
            <net is_signal_inverted="no" name="Rx_control_2[5]"/>
            <net is_signal_inverted="no" name="Rx_control_2[6]"/>
            <net is_signal_inverted="no" name="Rx_control_2[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_3[0]"/>
            <net is_signal_inverted="no" name="Rx_control_3[1]"/>
            <net is_signal_inverted="no" name="Rx_control_3[2]"/>
            <net is_signal_inverted="no" name="Rx_control_3[3]"/>
            <net is_signal_inverted="no" name="Rx_control_3[4]"/>
            <net is_signal_inverted="no" name="Rx_control_3[5]"/>
            <net is_signal_inverted="no" name="Rx_control_3[6]"/>
            <net is_signal_inverted="no" name="Rx_control_3[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Rx_control_4" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Rx_control_4[0]"/>
            <net is_signal_inverted="no" name="Rx_control_4[1]"/>
            <net is_signal_inverted="no" name="Rx_control_4[2]"/>
            <net is_signal_inverted="no" name="Rx_control_4[3]"/>
            <net is_signal_inverted="no" name="Rx_control_4[4]"/>
            <net is_signal_inverted="no" name="Rx_control_4[5]"/>
            <net is_signal_inverted="no" name="Rx_control_4[6]"/>
            <net is_signal_inverted="no" name="Rx_control_4[7]"/>
          </bus>
          <net is_signal_inverted="no" name="CC"/>
          <net is_signal_inverted="no" name="SLWR"/>
          <net is_signal_inverted="no" name="async_usb:usb1|SLOE"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_IDLE"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_FROM_PC_CHECK"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_FROM_PC_ADDR"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F1"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F2"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F3"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F4"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F5"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_F6"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_FDONE"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_TO_PC_CHECK"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_TO_PC_ADDR"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T1"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T2"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T3"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T4"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T5"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T6"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_T7"/>
          <net is_signal_inverted="no" name="async_usb:usb1|FX_state.FX_TDONE"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_IDLE"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_START"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_1_2"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX_3_4"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_RX"/>
          <net is_signal_inverted="no" name="SYNC_state.SYNC_FINISH"/>
          <net is_signal_inverted="no" name="C9"/>
          <net is_signal_inverted="no" name="CDOUT"/>
          <net is_signal_inverted="no" name="CDOUT_P"/>
          <net is_signal_inverted="no" name="CDIN"/>
          <bus is_signal_inverted="no" link="all" name="I_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="I_PWM[0]"/>
            <net is_signal_inverted="no" name="I_PWM[1]"/>
            <net is_signal_inverted="no" name="I_PWM[2]"/>
            <net is_signal_inverted="no" name="I_PWM[3]"/>
            <net is_signal_inverted="no" name="I_PWM[4]"/>
            <net is_signal_inverted="no" name="I_PWM[5]"/>
            <net is_signal_inverted="no" name="I_PWM[6]"/>
            <net is_signal_inverted="no" name="I_PWM[7]"/>
            <net is_signal_inverted="no" name="I_PWM[8]"/>
            <net is_signal_inverted="no" name="I_PWM[9]"/>
            <net is_signal_inverted="no" name="I_PWM[10]"/>
            <net is_signal_inverted="no" name="I_PWM[11]"/>
            <net is_signal_inverted="no" name="I_PWM[12]"/>
            <net is_signal_inverted="no" name="I_PWM[13]"/>
            <net is_signal_inverted="no" name="I_PWM[14]"/>
            <net is_signal_inverted="no" name="I_PWM[15]"/>
          </bus>
          <net is_signal_inverted="no" name="LROUT"/>
          <net is_signal_inverted="no" name="LRack"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_IDLE"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_I_AUDIO"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_LEFT"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_Q_AUDIO"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_RIGHT"/>
          <net is_signal_inverted="no" name="PWM_state.PWM_START"/>
          <bus is_signal_inverted="no" link="all" name="Q_PWM" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Q_PWM[0]"/>
            <net is_signal_inverted="no" name="Q_PWM[1]"/>
            <net is_signal_inverted="no" name="Q_PWM[2]"/>
            <net is_signal_inverted="no" name="Q_PWM[3]"/>
            <net is_signal_inverted="no" name="Q_PWM[4]"/>
            <net is_signal_inverted="no" name="Q_PWM[5]"/>
            <net is_signal_inverted="no" name="Q_PWM[6]"/>
            <net is_signal_inverted="no" name="Q_PWM[7]"/>
            <net is_signal_inverted="no" name="Q_PWM[8]"/>
            <net is_signal_inverted="no" name="Q_PWM[9]"/>
            <net is_signal_inverted="no" name="Q_PWM[10]"/>
            <net is_signal_inverted="no" name="Q_PWM[11]"/>
            <net is_signal_inverted="no" name="Q_PWM[12]"/>
            <net is_signal_inverted="no" name="Q_PWM[13]"/>
            <net is_signal_inverted="no" name="Q_PWM[14]"/>
            <net is_signal_inverted="no" name="Q_PWM[15]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="clock_s" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="clock_s[0]"/>
            <net is_signal_inverted="no" name="clock_s[1]"/>
            <net is_signal_inverted="no" name="clock_s[2]"/>
            <net is_signal_inverted="no" name="clock_s[3]"/>
          </bus>
          <net is_signal_inverted="no" name="get_samples"/>
          <net is_signal_inverted="no" name="get_rx_data"/>
          <net is_signal_inverted="no" name="mic"/>
          <net is_signal_inverted="no" name="MJ_rx_ack"/>
          <net is_signal_inverted="no" name="PJ_rx_ack"/>
          <net is_signal_inverted="no" name="Audio_Data_rdy"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|MJ_LRData" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[15]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[16]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[17]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[18]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[19]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[20]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[21]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[22]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[23]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[24]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[25]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[26]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[27]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[28]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[29]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[30]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[31]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[32]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[33]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[34]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[35]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[36]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[37]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[38]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[39]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[40]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[41]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[42]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[43]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[44]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[45]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[46]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|MJ_LRData[47]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[15]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[16]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[17]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[18]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[19]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[20]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[21]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[22]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[23]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[24]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[25]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[26]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[27]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[28]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[29]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[30]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|PJ_mic_LRData[31]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_ERR"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC2"/>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Rx_fifo_used[10]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[0]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[1]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[2]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[3]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[4]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[5]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[6]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[7]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[8]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[9]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[10]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[11]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[12]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[13]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[14]"/>
            <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wdata[15]"/>
          </bus>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_wreq"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|start"/>
          <net is_signal_inverted="no" name="Tx_fifo_ctrl:TXFC|Tx_fifo_clr"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2009/03/04 19:23:29  #1" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'MDOUT' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition2" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics>
    <table name="FX_state_table" width="15">
      <symbol name="FX_F1" value="000000000000001"/>
      <symbol name="FX_F2" value="000000000000010"/>
      <symbol name="FX_F3" value="000000000000100"/>
      <symbol name="FX_F4" value="000000000001000"/>
      <symbol name="FX_FDONE" value="000000000010000"/>
      <symbol name="FX_FROM_PC_ADDR" value="000000000100000"/>
      <symbol name="FX_FROM_PC_CHECK" value="000000001000000"/>
      <symbol name="FX_IDLE" value="000000010000000"/>
      <symbol name="FX_T1" value="000000100000000"/>
      <symbol name="FX_T2" value="000001000000000"/>
      <symbol name="FX_T3" value="000010000000000"/>
      <symbol name="FX_T4" value="000100000000000"/>
      <symbol name="FX_TDONE" value="001000000000000"/>
      <symbol name="FX_TO_PC_ADDR" value="010000000000000"/>
      <symbol name="FX_TO_PC_CHECK" value="100000000000000"/>
    </table>
    <table name="AD_state_table" width="13">
      <symbol name="AD_ERR" value="0000000000001"/>
      <symbol name="AD_IDLE" value="0000000000010"/>
      <symbol name="AD_LOOP_CHK" value="0000000000100"/>
      <symbol name="AD_SEND_CTL1_2" value="0000000001000"/>
      <symbol name="AD_SEND_CTL3_4" value="0000000010000"/>
      <symbol name="AD_SEND_MJ3" value="0000000100000"/>
      <symbol name="AD_SEND_PJ" value="0000001000000"/>
      <symbol name="AD_SEND_SYNC1" value="0000010000000"/>
      <symbol name="AD_SEND_SYNC2" value="0000100000000"/>
      <symbol name="AD_WAIT_HI" value="0001000000000"/>
      <symbol name="AD_WAIT_LO" value="0010000000000"/>
      <symbol name="AD_WAIT_MJ_LDATA" value="0100000000000"/>
      <symbol name="AD_WAIT_MJ_RDATA" value="1000000000000"/>
    </table>
    <table name="SYNC_state_table" width="6">
      <symbol name="SYNC_FINISH" value="000001"/>
      <symbol name="SYNC_IDLE" value="000010"/>
      <symbol name="SYNC_RX" value="000100"/>
      <symbol name="SYNC_RX_1_2" value="001000"/>
      <symbol name="SYNC_RX_3_4" value="010000"/>
      <symbol name="SYNC_START" value="100000"/>
    </table>
    <table name="PWM_state_table" width="6">
      <symbol name="PWM_IDLE" value="000001"/>
      <symbol name="PWM_I_AUDIO" value="000010"/>
      <symbol name="PWM_LEFT" value="000100"/>
      <symbol name="PWM_Q_AUDIO" value="001000"/>
      <symbol name="PWM_RIGHT" value="010000"/>
      <symbol name="PWM_WAIT_LO" value="100000"/>
    </table>
    <table name="FX_state_table (1)" width="17">
      <symbol name="FX_F1" value="00000000000000001"/>
      <symbol name="FX_F2" value="00000000000000010"/>
      <symbol name="FX_F3" value="00000000000000100"/>
      <symbol name="FX_F4" value="00000000000001000"/>
      <symbol name="FX_F5" value="00000000000010000"/>
      <symbol name="FX_FDONE" value="00000000000100000"/>
      <symbol name="FX_FROM_PC_ADDR" value="00000000001000000"/>
      <symbol name="FX_FROM_PC_CHECK" value="00000000010000000"/>
      <symbol name="FX_IDLE" value="00000000100000000"/>
      <symbol name="FX_T1" value="00000001000000000"/>
      <symbol name="FX_T2" value="00000010000000000"/>
      <symbol name="FX_T3" value="00000100000000000"/>
      <symbol name="FX_T4" value="00001000000000000"/>
      <symbol name="FX_T5" value="00010000000000000"/>
      <symbol name="FX_TDONE" value="00100000000000000"/>
      <symbol name="FX_TO_PC_ADDR" value="01000000000000000"/>
      <symbol name="FX_TO_PC_CHECK" value="10000000000000000"/>
    </table>
    <table name="AD_state_table (1)" width="13">
      <symbol name="AD_ERR" value="0000000000001"/>
      <symbol name="AD_IDLE" value="0000000000010"/>
      <symbol name="AD_LOOP_CHK" value="0000000000100"/>
      <symbol name="AD_SEND_CTL1_2" value="0000000001000"/>
      <symbol name="AD_SEND_CTL3_4" value="0000000010000"/>
      <symbol name="AD_SEND_MJ3" value="0000000100000"/>
      <symbol name="AD_SEND_PJ" value="0000001000000"/>
      <symbol name="AD_SEND_SYNC1" value="0000010000000"/>
      <symbol name="AD_SEND_SYNC2" value="0000100000000"/>
      <symbol name="AD_WAIT_HI" value="0001000000000"/>
      <symbol name="AD_WAIT_LO" value="0010000000000"/>
      <symbol name="AD_WAIT_MJ_LDATA" value="0100000000000"/>
      <symbol name="AD_WAIT_MJ_RDATA" value="1000000000000"/>
    </table>
    <table name="CC_state_table" width="3">
      <symbol name="CC_CNT_DN" value="001"/>
      <symbol name="CC_IDLE" value="010"/>
      <symbol name="CC_WAIT" value="100"/>
    </table>
    <table name="SYNC_state_table (1)" width="6">
      <symbol name="SYNC_FINISH" value="000001"/>
      <symbol name="SYNC_IDLE" value="000010"/>
      <symbol name="SYNC_RX" value="000100"/>
      <symbol name="SYNC_RX_1_2" value="001000"/>
      <symbol name="SYNC_RX_3_4" value="010000"/>
      <symbol name="SYNC_START" value="100000"/>
    </table>
    <table name="PWM_state_table (1)" width="6">
      <symbol name="PWM_IDLE" value="000001"/>
      <symbol name="PWM_I_AUDIO" value="000010"/>
      <symbol name="PWM_LEFT" value="000100"/>
      <symbol name="PWM_Q_AUDIO" value="001000"/>
      <symbol name="PWM_RIGHT" value="010000"/>
      <symbol name="PWM_WAIT_LO" value="100000"/>
    </table>
    <table name="PWM_state_table (2)" width="6">
      <symbol name="PWM_IDLE" value="000001"/>
      <symbol name="PWM_I_AUDIO" value="000010"/>
      <symbol name="PWM_LEFT" value="000100"/>
      <symbol name="PWM_Q_AUDIO" value="001000"/>
      <symbol name="PWM_RIGHT" value="010000"/>
      <symbol name="PWM_WAIT_LO" value="100000"/>
    </table>
    <table name="PWM_state_table (3)" width="6">
      <symbol name="PWM_IDLE" value="000001"/>
      <symbol name="PWM_I_AUDIO" value="000010"/>
      <symbol name="PWM_LEFT" value="000100"/>
      <symbol name="PWM_Q_AUDIO" value="001000"/>
      <symbol name="PWM_RIGHT" value="010000"/>
      <symbol name="PWM_WAIT_LO" value="100000"/>
    </table>
  </mnemonics>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="column width" size="23" value="34,34,247,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,10"/>
    <multi attribute="window position" size="9" value="1404,768,398,83,356,50,60,0,0"/>
  </global_info>
</session>
