
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20 14 00 20 75 27 00 00 9b 61 00 00 49 27 00 00      .. u'...a..I'..
  10:	49 27 00 00 49 27 00 00 49 27 00 00 00 00 00 00     I'..I'..I'......
	...
  2c:	d9 20 00 00 49 27 00 00 00 00 00 00 85 20 00 00     . ..I'....... ..
  3c:	49 27 00 00                                         I'..

00000040 <_irq_vector_table>:
  40:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  50:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  60:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  70:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  80:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  90:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  a0:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  b0:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  c0:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  d0:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  e0:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..
  f0:	89 21 00 00 89 21 00 00 89 21 00 00 89 21 00 00     .!...!...!...!..

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x16b>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x75>
     154:	b14f      	cbz	r7, 16a <__data_size+0x22>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6d>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     18e:	d204      	bcs.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x71>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     1ba:	d203      	bcs.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1e2:	b902      	cbnz	r2, 1e6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x79>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xdd>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x163>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20e:	d204      	bcs.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x167>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     23a:	d204      	bcs.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5b>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15b>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     286:	d204      	bcs.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15f>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     2b2:	d204      	bcs.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7f>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x17b>
     2dc:	b10e      	cbz	r6, 2e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x175>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a3>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x189>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x19f>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x269>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x193>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x261>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     356:	d204      	bcs.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x265>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     382:	d204      	bcs.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x23b>
     3a2:	d106      	bne.n	3b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x245>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x245>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x269>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x19b>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     3da:	0000      	movs	r0, r0
     3dc:	0000      	movs	r0, r0
	...

000003e0 <pwm_set_dt.constprop.0.isra.0>:
 *
 * @return A value from pwm_set().
 *
 * @see pwm_set_pulse_dt()
 */
static inline int pwm_set_dt(const struct pwm_dt_spec *spec, uint32_t period,
     3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     3e4:	4605      	mov	r5, r0
     3e6:	b087      	sub	sp, #28
	return api->get_cycles_per_sec(dev, channel, cycles);
     3e8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 470 <CONFIG_FLASH_SIZE+0x70>
     3ec:	f8d8 3008 	ldr.w	r3, [r8, #8]
     3f0:	9303      	str	r3, [sp, #12]
     3f2:	aa04      	add	r2, sp, #16
     3f4:	685b      	ldr	r3, [r3, #4]
     3f6:	2100      	movs	r1, #0
     3f8:	4640      	mov	r0, r8
     3fa:	4798      	blx	r3
	if (err < 0) {
     3fc:	2800      	cmp	r0, #0
     3fe:	db30      	blt.n	462 <CONFIG_FLASH_SIZE+0x62>
	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
     400:	e9dd 4a04 	ldrd	r4, sl, [sp, #16]
     404:	4b1b      	ldr	r3, [pc, #108]	; (474 <CONFIG_FLASH_SIZE+0x74>)
     406:	fba4 b703 	umull	fp, r7, r4, r3
     40a:	fb03 770a 	mla	r7, r3, sl, r7
     40e:	4658      	mov	r0, fp
     410:	a315      	add	r3, pc, #84	; (adr r3, 468 <CONFIG_FLASH_SIZE+0x68>)
     412:	e9d3 2300 	ldrd	r2, r3, [r3]
     416:	4639      	mov	r1, r7
	if (period_cycles > UINT32_MAX) {
     418:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
     41c:	f7ff fe70 	bl	100 <__aeabi_uldivmod>
	if (period_cycles > UINT32_MAX) {
     420:	45d9      	cmp	r9, fp
     422:	f8df b054 	ldr.w	fp, [pc, #84]	; 478 <CONFIG_FLASH_SIZE+0x78>
     426:	eb7b 0307 	sbcs.w	r3, fp, r7
	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
     42a:	4606      	mov	r6, r0
	if (period_cycles > UINT32_MAX) {
     42c:	d319      	bcc.n	462 <CONFIG_FLASH_SIZE+0x62>
	pulse_cycles = (pulse * cycles_per_sec) / NSEC_PER_SEC;
     42e:	fba5 7404 	umull	r7, r4, r5, r4
     432:	fb05 450a 	mla	r5, r5, sl, r4
     436:	a30c      	add	r3, pc, #48	; (adr r3, 468 <CONFIG_FLASH_SIZE+0x68>)
     438:	e9d3 2300 	ldrd	r2, r3, [r3]
     43c:	4638      	mov	r0, r7
     43e:	4629      	mov	r1, r5
     440:	f7ff fe5e 	bl	100 <__aeabi_uldivmod>
	if (pulse_cycles > UINT32_MAX) {
     444:	45b9      	cmp	r9, r7
     446:	eb7b 0205 	sbcs.w	r2, fp, r5
	pulse_cycles = (pulse * cycles_per_sec) / NSEC_PER_SEC;
     44a:	4603      	mov	r3, r0
	if (pulse_cycles > UINT32_MAX) {
     44c:	d309      	bcc.n	462 <CONFIG_FLASH_SIZE+0x62>
	if (pulse > period) {
     44e:	4286      	cmp	r6, r0
     450:	d307      	bcc.n	462 <CONFIG_FLASH_SIZE+0x62>
	return api->set_cycles(dev, channel, period, pulse, flags);
     452:	2201      	movs	r2, #1
     454:	9200      	str	r2, [sp, #0]
     456:	9a03      	ldr	r2, [sp, #12]
     458:	2100      	movs	r1, #0
     45a:	6814      	ldr	r4, [r2, #0]
     45c:	4640      	mov	r0, r8
     45e:	4632      	mov	r2, r6
     460:	47a0      	blx	r4
			     uint32_t pulse)
{
	return pwm_set(spec->dev, spec->channel, period, pulse, spec->flags);
}
     462:	b007      	add	sp, #28
     464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     468:	3b9aca00 	.word	0x3b9aca00
     46c:	00000000 	.word	0x00000000
     470:	00006cbc 	.word	0x00006cbc
     474:	00989680 	.word	0x00989680
     478:	3b9ac9ff 	.word	0x3b9ac9ff

0000047c <button_pressed>:
static const struct pwm_dt_spec pwm_led0 = PWM_DT_SPEC_GET(DT_ALIAS(pwm_led0));


/* Define a callback function. It is like an ISR that is called when the button is pressed */
void button_pressed(const struct device *dev, struct gpio_callback *cb, uint32_t pins)
{
     47c:	b510      	push	{r4, lr}
					       gpio_port_pins_t pins)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	return api->port_toggle_bits(port, pins);
     47e:	480c      	ldr	r0, [pc, #48]	; (4b0 <button_pressed+0x34>)
	gpio_pin_toggle_dt(&led1);

	/* Adjut the brightness of led0 (associated with pwm) 
	 * 5 levels of intensity, which are actually dividers that set the duty-cycle
	 */
	div++;
     480:	4c0c      	ldr	r4, [pc, #48]	; (4b4 <button_pressed+0x38>)
     482:	6883      	ldr	r3, [r0, #8]
     484:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     488:	695b      	ldr	r3, [r3, #20]
     48a:	4798      	blx	r3
     48c:	6823      	ldr	r3, [r4, #0]
	if(div > PWM_NLEVELS)
		div = 1;
	
	printk("PWM divider set to %d\n\r", div);
     48e:	480a      	ldr	r0, [pc, #40]	; (4b8 <button_pressed+0x3c>)
	div++;
     490:	3301      	adds	r3, #1
	if(div > PWM_NLEVELS)
     492:	2b05      	cmp	r3, #5
		div = 1;
     494:	bfc8      	it	gt
     496:	2301      	movgt	r3, #1
     498:	6023      	str	r3, [r4, #0]
	printk("PWM divider set to %d\n\r", div);
     49a:	6821      	ldr	r1, [r4, #0]
     49c:	f005 fcd9 	bl	5e52 <printk>
	
	pwm_set_dt(&pwm_led0, PWM_PERIOD, PWM_PERIOD/((unsigned int)div)); /* args are period and Ton */
     4a0:	6823      	ldr	r3, [r4, #0]
     4a2:	4806      	ldr	r0, [pc, #24]	; (4bc <button_pressed+0x40>)
     4a4:	fbb0 f0f3 	udiv	r0, r0, r3

}
     4a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	pwm_set_dt(&pwm_led0, PWM_PERIOD, PWM_PERIOD/((unsigned int)div)); /* args are period and Ton */
     4ac:	f7ff bf98 	b.w	3e0 <pwm_set_dt.constprop.0.isra.0>
     4b0:	00006c5c 	.word	0x00006c5c
     4b4:	20000000 	.word	0x20000000
     4b8:	000071e8 	.word	0x000071e8
     4bc:	00989680 	.word	0x00989680

000004c0 <main>:

/* 
 * The main function
 */
void main(void)
{
     4c0:	b570      	push	{r4, r5, r6, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     4c2:	4c2b      	ldr	r4, [pc, #172]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     4c4:	4620      	mov	r0, r4
     4c6:	f006 fa15 	bl	68f4 <z_device_is_ready>
	int ret;

	/* Check if devices are ready */
	if (!device_is_ready(led1.port)) {
     4ca:	b928      	cbnz	r0, 4d8 <main+0x18>
		printk("Error: led1 device %s is not ready\n", led1.port->name);
     4cc:	6821      	ldr	r1, [r4, #0]
     4ce:	4829      	ldr	r0, [pc, #164]	; (574 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8c>)
 	 */ 
	while (1) {
		/* Just sleep. Led onoff is carrued by int+callback */
		k_msleep(SLEEP_TIME_MS);
	}
}
     4d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Error: gpio_pin_interrupt_configure_dt failed for button, error:%d", ret);
     4d4:	f005 bcbd 	b.w	5e52 <printk>
     4d8:	4620      	mov	r0, r4
     4da:	f006 fa0b 	bl	68f4 <z_device_is_ready>
	if (!device_is_ready(button.port)) {
     4de:	b910      	cbnz	r0, 4e6 <main+0x26>
		printk("Error: button device %s is not ready\n", button.port->name);
     4e0:	6821      	ldr	r1, [r4, #0]
     4e2:	4825      	ldr	r0, [pc, #148]	; (578 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x90>)
     4e4:	e7f4      	b.n	4d0 <main+0x10>
     4e6:	4d25      	ldr	r5, [pc, #148]	; (57c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x94>)
     4e8:	4628      	mov	r0, r5
     4ea:	f006 fa03 	bl	68f4 <z_device_is_ready>
	if (!device_is_ready(pwm_led0.dev)) {
     4ee:	b910      	cbnz	r0, 4f6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe>
		printk("Error: PWM device %s is not ready\n", pwm_led0.dev->name);
     4f0:	6829      	ldr	r1, [r5, #0]
     4f2:	4823      	ldr	r0, [pc, #140]	; (580 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x98>)
     4f4:	e7ec      	b.n	4d0 <main+0x10>
	ret = gpio_pin_configure_dt(&led1, GPIO_OUTPUT_ACTIVE);
     4f6:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     4fa:	4822      	ldr	r0, [pc, #136]	; (584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>)
     4fc:	f005 fc3d 	bl	5d7a <gpio_pin_configure_dt>
	if (ret < 0) {
     500:	1e01      	subs	r1, r0, #0
     502:	da01      	bge.n	508 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20>
		printk("Error: gpio_pin_configure_dt failed for led1, error:%d", ret);
     504:	4820      	ldr	r0, [pc, #128]	; (588 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa0>)
     506:	e7e3      	b.n	4d0 <main+0x10>
	ret = gpio_pin_configure_dt(&button, GPIO_INPUT | GPIO_PULL_UP);
     508:	4920      	ldr	r1, [pc, #128]	; (58c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa4>)
     50a:	4821      	ldr	r0, [pc, #132]	; (590 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa8>)
     50c:	f005 fc35 	bl	5d7a <gpio_pin_configure_dt>
	if (ret < 0) {
     510:	1e01      	subs	r1, r0, #0
     512:	da01      	bge.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
		printk("Error: gpio_pin_configure_dt failed for button, error:%d", ret);
     514:	481f      	ldr	r0, [pc, #124]	; (594 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xac>)
     516:	e7db      	b.n	4d0 <main+0x10>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     518:	6923      	ldr	r3, [r4, #16]
	const struct gpio_driver_api *api =
     51a:	68a5      	ldr	r5, [r4, #8]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     51c:	681b      	ldr	r3, [r3, #0]
	return api->pin_interrupt_configure(port, pin, mode, trig);
     51e:	69ae      	ldr	r6, [r5, #24]
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
     520:	f413 6f00 	tst.w	r3, #2048	; 0x800
	return api->pin_interrupt_configure(port, pin, mode, trig);
     524:	bf0c      	ite	eq
     526:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
     52a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
     52e:	210b      	movs	r1, #11
     530:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
     534:	4620      	mov	r0, r4
     536:	47b0      	blx	r6
	if (ret < 0) {
     538:	1e01      	subs	r1, r0, #0
     53a:	da01      	bge.n	540 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x58>
		printk("Error: gpio_pin_interrupt_configure_dt failed for button, error:%d", ret);
     53c:	4816      	ldr	r0, [pc, #88]	; (598 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb0>)
     53e:	e7c7      	b.n	4d0 <main+0x10>
	printk("All devices initialzed sucesfully!\n\r");
     540:	4816      	ldr	r0, [pc, #88]	; (59c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb4>)
     542:	f005 fc86 	bl	5e52 <printk>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     546:	4916      	ldr	r1, [pc, #88]	; (5a0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb8>)
     548:	4b16      	ldr	r3, [pc, #88]	; (5a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbc>)
     54a:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
     54c:	f44f 6300 	mov.w	r3, #2048	; 0x800
     550:	608b      	str	r3, [r1, #8]
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
     552:	69eb      	ldr	r3, [r5, #28]
     554:	b113      	cbz	r3, 55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
     556:	2201      	movs	r2, #1
     558:	4620      	mov	r0, r4
     55a:	4798      	blx	r3
	 pwm_set_dt(&pwm_led0, PWM_PERIOD, PWM_PERIOD/(5U));
     55c:	4812      	ldr	r0, [pc, #72]	; (5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>)
     55e:	f7ff ff3f 	bl	3e0 <pwm_set_dt.constprop.0.isra.0>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     562:	2100      	movs	r1, #0
     564:	f44f 10f0 	mov.w	r0, #1966080	; 0x1e0000
     568:	f005 f860 	bl	562c <z_impl_k_sleep>
     56c:	e7f9      	b.n	562 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x7a>
     56e:	bf00      	nop
     570:	00006c5c 	.word	0x00006c5c
     574:	00007200 	.word	0x00007200
     578:	00007224 	.word	0x00007224
     57c:	00006cbc 	.word	0x00006cbc
     580:	0000724a 	.word	0x0000724a
     584:	00006f00 	.word	0x00006f00
     588:	0000726d 	.word	0x0000726d
     58c:	00010010 	.word	0x00010010
     590:	00006ef8 	.word	0x00006ef8
     594:	000072a4 	.word	0x000072a4
     598:	000072dd 	.word	0x000072dd
     59c:	00007320 	.word	0x00007320
     5a0:	200002d8 	.word	0x200002d8
     5a4:	0000047d 	.word	0x0000047d
     5a8:	001e8480 	.word	0x001e8480

000005ac <cbvprintf_package>:
	return z_strncpy(buf, str, max);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
     5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5b0:	b08d      	sub	sp, #52	; 0x34
     5b2:	461f      	mov	r7, r3
     5b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
     5b6:	9202      	str	r2, [sp, #8]
     5b8:	9300      	str	r3, [sp, #0]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     5ba:	f002 0304 	and.w	r3, r2, #4
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     5be:	f3c2 02c2 	ubfx	r2, r2, #3, #3
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     5c2:	9301      	str	r3, [sp, #4]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     5c4:	1c53      	adds	r3, r2, #1

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
     5c6:	0782      	lsls	r2, r0, #30
{
     5c8:	4605      	mov	r5, r0
     5ca:	460e      	mov	r6, r1
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     5cc:	9304      	str	r3, [sp, #16]
	if ((uintptr_t)packaged % sizeof(void *)) {
     5ce:	f040 8221 	bne.w	a14 <CONFIG_ISR_STACK_SIZE+0x214>
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
     5d2:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
     5d4:	2800      	cmp	r0, #0
     5d6:	f040 8220 	bne.w	a1a <CONFIG_ISR_STACK_SIZE+0x21a>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
     5da:	f001 0607 	and.w	r6, r1, #7
     5de:	1d34      	adds	r4, r6, #4
		 * the total as this won't be part of the buffer. To avoid
		 * going negative with an unsigned variable, we add an offset
		 * (CBPRINTF_PACKAGE_ALIGNMENT) that will be removed before
		 * returning.
		 */
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
     5e0:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
     5e4:	f04f 0a00 	mov.w	sl, #0
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
	align = VA_STACK_ALIGN(char *);
     5e8:	f04f 0804 	mov.w	r8, #4
	s = fmt--;
     5ec:	1e7b      	subs	r3, r7, #1
	unsigned int s_rw_cnt = 0; /* number of rw strings */
     5ee:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
     5f2:	4652      	mov	r2, sl
	bool parsing = false;
     5f4:	46d1      	mov	r9, sl
	size = sizeof(char *);
     5f6:	4641      	mov	r1, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
     5f8:	b105      	cbz	r5, 5fc <cbvprintf_package+0x50>
				*(const char **)buf = s;
     5fa:	6027      	str	r7, [r4, #0]
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     5fc:	9804      	ldr	r0, [sp, #16]
     5fe:	2800      	cmp	r0, #0
     600:	dc07      	bgt.n	612 <cbvprintf_package+0x66>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     602:	48cb      	ldr	r0, [pc, #812]	; (930 <CONFIG_ISR_STACK_SIZE+0x130>)
     604:	4287      	cmp	r7, r0
     606:	f0c0 8141 	bcc.w	88c <CONFIG_ISR_STACK_SIZE+0x8c>
     60a:	48ca      	ldr	r0, [pc, #808]	; (934 <CONFIG_ISR_STACK_SIZE+0x134>)
     60c:	4287      	cmp	r7, r0
     60e:	f080 813d 	bcs.w	88c <CONFIG_ISR_STACK_SIZE+0x8c>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
     612:	9802      	ldr	r0, [sp, #8]
     614:	f010 0e02 	ands.w	lr, r0, #2
     618:	f000 8151 	beq.w	8be <CONFIG_ISR_STACK_SIZE+0xbe>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     61c:	f04f 0c01 	mov.w	ip, #1
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     620:	1b60      	subs	r0, r4, r5
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     622:	f1be 0f00 	cmp.w	lr, #0
     626:	f000 8137 	beq.w	898 <CONFIG_ISR_STACK_SIZE+0x98>
     62a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
     62e:	f0c0 8133 	bcc.w	898 <CONFIG_ISR_STACK_SIZE+0x98>
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
     632:	f06f 0015 	mvn.w	r0, #21
     636:	e0fe      	b.n	836 <CONFIG_ISR_STACK_SIZE+0x36>
		if (!parsing) {
     638:	f1b9 0f00 	cmp.w	r9, #0
     63c:	d108      	bne.n	650 <cbvprintf_package+0xa4>
			if (*fmt == '%') {
     63e:	2825      	cmp	r0, #37	; 0x25
     640:	f040 8141 	bne.w	8c6 <CONFIG_ISR_STACK_SIZE+0xc6>
				parsing = true;
     644:	f04f 0901 	mov.w	r9, #1
			align = VA_STACK_ALIGN(ptrdiff_t);
     648:	f04f 0804 	mov.w	r8, #4
			size = sizeof(intmax_t);
     64c:	4641      	mov	r1, r8
     64e:	e13a      	b.n	8c6 <CONFIG_ISR_STACK_SIZE+0xc6>
		switch (*fmt) {
     650:	282b      	cmp	r0, #43	; 0x2b
     652:	d825      	bhi.n	6a0 <cbvprintf_package+0xf4>
     654:	281f      	cmp	r0, #31
     656:	d802      	bhi.n	65e <cbvprintf_package+0xb2>
			parsing = false;
     658:	f04f 0900 	mov.w	r9, #0
     65c:	e133      	b.n	8c6 <CONFIG_ISR_STACK_SIZE+0xc6>
		switch (*fmt) {
     65e:	f1a0 0c20 	sub.w	ip, r0, #32
     662:	f1bc 0f0b 	cmp.w	ip, #11
     666:	d8f7      	bhi.n	658 <cbvprintf_package+0xac>
     668:	f20f 0e04 	addw	lr, pc, #4
     66c:	f85e f02c 	ldr.w	pc, [lr, ip, lsl #2]
     670:	000008c7 	.word	0x000008c7
     674:	00000659 	.word	0x00000659
     678:	00000659 	.word	0x00000659
     67c:	000008c7 	.word	0x000008c7
     680:	00000659 	.word	0x00000659
     684:	00000659 	.word	0x00000659
     688:	00000659 	.word	0x00000659
     68c:	00000659 	.word	0x00000659
     690:	00000659 	.word	0x00000659
     694:	00000659 	.word	0x00000659
     698:	00000857 	.word	0x00000857
     69c:	000008c7 	.word	0x000008c7
     6a0:	f1a0 0c2d 	sub.w	ip, r0, #45	; 0x2d
     6a4:	fa5f fe8c 	uxtb.w	lr, ip
     6a8:	f1be 0f4d 	cmp.w	lr, #77	; 0x4d
     6ac:	d8d4      	bhi.n	658 <cbvprintf_package+0xac>
     6ae:	f1bc 0f4d 	cmp.w	ip, #77	; 0x4d
     6b2:	d8d1      	bhi.n	658 <cbvprintf_package+0xac>
     6b4:	f20f 0e04 	addw	lr, pc, #4
     6b8:	f85e f02c 	ldr.w	pc, [lr, ip, lsl #2]
     6bc:	000008c7 	.word	0x000008c7
     6c0:	000008c7 	.word	0x000008c7
     6c4:	00000659 	.word	0x00000659
     6c8:	000008c7 	.word	0x000008c7
     6cc:	000008c7 	.word	0x000008c7
     6d0:	000008c7 	.word	0x000008c7
     6d4:	000008c7 	.word	0x000008c7
     6d8:	000008c7 	.word	0x000008c7
     6dc:	000008c7 	.word	0x000008c7
     6e0:	000008c7 	.word	0x000008c7
     6e4:	000008c7 	.word	0x000008c7
     6e8:	000008c7 	.word	0x000008c7
     6ec:	000008c7 	.word	0x000008c7
     6f0:	00000659 	.word	0x00000659
     6f4:	00000659 	.word	0x00000659
     6f8:	00000659 	.word	0x00000659
     6fc:	00000659 	.word	0x00000659
     700:	00000659 	.word	0x00000659
     704:	00000659 	.word	0x00000659
     708:	00000659 	.word	0x00000659
     70c:	00000813 	.word	0x00000813
     710:	00000659 	.word	0x00000659
     714:	00000659 	.word	0x00000659
     718:	00000659 	.word	0x00000659
     71c:	00000813 	.word	0x00000813
     720:	00000813 	.word	0x00000813
     724:	00000813 	.word	0x00000813
     728:	00000659 	.word	0x00000659
     72c:	00000659 	.word	0x00000659
     730:	00000659 	.word	0x00000659
     734:	00000659 	.word	0x00000659
     738:	000008c7 	.word	0x000008c7
     73c:	00000659 	.word	0x00000659
     740:	00000659 	.word	0x00000659
     744:	00000659 	.word	0x00000659
     748:	00000659 	.word	0x00000659
     74c:	00000659 	.word	0x00000659
     750:	00000659 	.word	0x00000659
     754:	00000659 	.word	0x00000659
     758:	00000659 	.word	0x00000659
     75c:	00000659 	.word	0x00000659
     760:	00000659 	.word	0x00000659
     764:	00000659 	.word	0x00000659
     768:	000007f5 	.word	0x000007f5
     76c:	00000659 	.word	0x00000659
     770:	00000659 	.word	0x00000659
     774:	00000659 	.word	0x00000659
     778:	00000659 	.word	0x00000659
     77c:	00000659 	.word	0x00000659
     780:	00000659 	.word	0x00000659
     784:	00000659 	.word	0x00000659
     788:	00000659 	.word	0x00000659
     78c:	00000813 	.word	0x00000813
     790:	00000659 	.word	0x00000659
     794:	000007f5 	.word	0x000007f5
     798:	000007f5 	.word	0x000007f5
     79c:	00000813 	.word	0x00000813
     7a0:	00000813 	.word	0x00000813
     7a4:	00000813 	.word	0x00000813
     7a8:	000008c7 	.word	0x000008c7
     7ac:	000007f5 	.word	0x000007f5
     7b0:	00000847 	.word	0x00000847
     7b4:	00000659 	.word	0x00000659
     7b8:	000008c7 	.word	0x000008c7
     7bc:	00000659 	.word	0x00000659
     7c0:	0000084d 	.word	0x0000084d
     7c4:	000007f5 	.word	0x000007f5
     7c8:	0000084d 	.word	0x0000084d
     7cc:	00000659 	.word	0x00000659
     7d0:	00000659 	.word	0x00000659
     7d4:	0000084d 	.word	0x0000084d
     7d8:	00000649 	.word	0x00000649
     7dc:	000007f5 	.word	0x000007f5
     7e0:	00000659 	.word	0x00000659
     7e4:	00000659 	.word	0x00000659
     7e8:	000007f5 	.word	0x000007f5
     7ec:	00000659 	.word	0x00000659
     7f0:	00000649 	.word	0x00000649
			if (fmt[-1] == 'l') {
     7f4:	f813 cc01 	ldrb.w	ip, [r3, #-1]
     7f8:	f1bc 0f6c 	cmp.w	ip, #108	; 0x6c
     7fc:	d129      	bne.n	852 <CONFIG_ISR_STACK_SIZE+0x52>
				if (fmt[-2] == 'l') {
     7fe:	f813 1c02 	ldrb.w	r1, [r3, #-2]
     802:	296c      	cmp	r1, #108	; 0x6c
			parsing = false;
     804:	f04f 0900 	mov.w	r9, #0
				if (fmt[-2] == 'l') {
     808:	d03d      	beq.n	886 <CONFIG_ISR_STACK_SIZE+0x86>
			align = VA_STACK_ALIGN(void *);
     80a:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long long);
     80e:	4641      	mov	r1, r8
     810:	e021      	b.n	856 <CONFIG_ISR_STACK_SIZE+0x56>
				v.ld = va_arg(ap, long double);
     812:	9800      	ldr	r0, [sp, #0]
     814:	f100 0b07 	add.w	fp, r0, #7
     818:	f02b 0007 	bic.w	r0, fp, #7
     81c:	e8f0 8902 	ldrd	r8, r9, [r0], #8
			buf = (void *) ROUND_UP(buf, align);
     820:	3407      	adds	r4, #7
				v.ld = va_arg(ap, long double);
     822:	9000      	str	r0, [sp, #0]
			buf = (void *) ROUND_UP(buf, align);
     824:	f024 0407 	bic.w	r4, r4, #7
			if (buf0 != NULL) {
     828:	b155      	cbz	r5, 840 <CONFIG_ISR_STACK_SIZE+0x40>
				if (BUF_OFFSET + size > len) {
     82a:	9805      	ldr	r0, [sp, #20]
     82c:	4420      	add	r0, r4
     82e:	42b0      	cmp	r0, r6
     830:	d904      	bls.n	83c <CONFIG_ISR_STACK_SIZE+0x3c>
					return -ENOSPC;
     832:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     836:	b00d      	add	sp, #52	; 0x34
     838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					*(long double *)buf = v.ld;
     83c:	e9c4 8900 	strd	r8, r9, [r4]
			buf += size;
     840:	3408      	adds	r4, #8
			parsing = false;
     842:	f04f 0900 	mov.w	r9, #0
			align = VA_STACK_ALIGN(intmax_t);
     846:	f04f 0808 	mov.w	r8, #8
     84a:	e6ff      	b.n	64c <cbvprintf_package+0xa0>
			parsing = false;
     84c:	f04f 0900 	mov.w	r9, #0
     850:	e7db      	b.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			parsing = false;
     852:	f04f 0900 	mov.w	r9, #0
		buf = (void *) ROUND_UP(buf, align);
     856:	3c01      	subs	r4, #1
     858:	4444      	add	r4, r8
     85a:	f1c8 0c00 	rsb	ip, r8, #0
     85e:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     862:	b125      	cbz	r5, 86e <CONFIG_ISR_STACK_SIZE+0x6e>
     864:	eba1 0c05 	sub.w	ip, r1, r5
     868:	44a4      	add	ip, r4
     86a:	45b4      	cmp	ip, r6
     86c:	d8e1      	bhi.n	832 <CONFIG_ISR_STACK_SIZE+0x32>
		if (*fmt == 's') {
     86e:	2873      	cmp	r0, #115	; 0x73
     870:	d152      	bne.n	918 <CONFIG_ISR_STACK_SIZE+0x118>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     872:	9804      	ldr	r0, [sp, #16]
			s = va_arg(ap, char *);
     874:	f8dd b000 	ldr.w	fp, [sp]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     878:	3801      	subs	r0, #1
			s = va_arg(ap, char *);
     87a:	f85b 7b04 	ldr.w	r7, [fp], #4
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     87e:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
     880:	f8cd b000 	str.w	fp, [sp]
     884:	e6b8      	b.n	5f8 <cbvprintf_package+0x4c>
					align = VA_STACK_ALIGN(long long);
     886:	f04f 0808 	mov.w	r8, #8
     88a:	e7c0      	b.n	80e <CONFIG_ISR_STACK_SIZE+0xe>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     88c:	9802      	ldr	r0, [sp, #8]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     88e:	f04f 0c00 	mov.w	ip, #0
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     892:	f000 0e02 	and.w	lr, r0, #2
			if (is_ro && !do_ro) {
     896:	e6c3      	b.n	620 <cbvprintf_package+0x74>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     898:	2a0f      	cmp	r2, #15
     89a:	f63f aeca 	bhi.w	632 <cbvprintf_package+0x86>
				if (buf0 != NULL) {
     89e:	b345      	cbz	r5, 8f2 <CONFIG_ISR_STACK_SIZE+0xf2>
					str_ptr_pos[s_idx] = s_ptr_idx;
     8a0:	f10d 0e30 	add.w	lr, sp, #48	; 0x30
     8a4:	f3c0 0087 	ubfx	r0, r0, #2, #8
					if (is_ro) {
     8a8:	4496      	add	lr, r2
     8aa:	f1bc 0f00 	cmp.w	ip, #0
     8ae:	d01a      	beq.n	8e6 <CONFIG_ISR_STACK_SIZE+0xe6>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     8b0:	f060 007f 	orn	r0, r0, #127	; 0x7f
     8b4:	f80e 0c10 	strb.w	r0, [lr, #-16]
						s_ro_cnt++;
     8b8:	f10a 0a01 	add.w	sl, sl, #1
				s_idx++;
     8bc:	3201      	adds	r2, #1
				if (BUF_OFFSET + size > len) {
     8be:	f1c5 0008 	rsb	r0, r5, #8
			buf += sizeof(char *);
     8c2:	3404      	adds	r4, #4
				if (BUF_OFFSET + size > len) {
     8c4:	9005      	str	r0, [sp, #20]
	while (*++fmt != '\0') {
     8c6:	f813 0f01 	ldrb.w	r0, [r3, #1]!
     8ca:	2800      	cmp	r0, #0
     8cc:	f47f aeb4 	bne.w	638 <cbvprintf_package+0x8c>
	if (BUF_OFFSET / sizeof(int) > 255) {
     8d0:	1b61      	subs	r1, r4, r5
     8d2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
     8d6:	f4bf aeac 	bcs.w	632 <cbvprintf_package+0x86>
	if (buf0 == NULL) {
     8da:	2d00      	cmp	r5, #0
     8dc:	d13e      	bne.n	95c <CONFIG_ISR_STACK_SIZE+0x15c>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     8de:	f1a6 0408 	sub.w	r4, r6, #8
     8e2:	1860      	adds	r0, r4, r1
     8e4:	e7a7      	b.n	836 <CONFIG_ISR_STACK_SIZE+0x36>
					str_ptr_pos[s_idx] = s_ptr_idx;
     8e6:	f80e 0c10 	strb.w	r0, [lr, #-16]
						s_rw_cnt++;
     8ea:	9803      	ldr	r0, [sp, #12]
     8ec:	3001      	adds	r0, #1
     8ee:	9003      	str	r0, [sp, #12]
     8f0:	e7e4      	b.n	8bc <CONFIG_ISR_STACK_SIZE+0xbc>
				} else if (is_ro || rws_pos_en) {
     8f2:	f1bc 0f00 	cmp.w	ip, #0
     8f6:	d101      	bne.n	8fc <CONFIG_ISR_STACK_SIZE+0xfc>
     8f8:	9801      	ldr	r0, [sp, #4]
     8fa:	b108      	cbz	r0, 900 <CONFIG_ISR_STACK_SIZE+0x100>
					len += 1;
     8fc:	3601      	adds	r6, #1
     8fe:	e7dd      	b.n	8bc <CONFIG_ISR_STACK_SIZE+0xbc>
					len += strlen(s) + 1 + 1;
     900:	4638      	mov	r0, r7
     902:	e9cd 1206 	strd	r1, r2, [sp, #24]
     906:	9305      	str	r3, [sp, #20]
     908:	f005 fc78 	bl	61fc <strlen>
     90c:	3602      	adds	r6, #2
     90e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
     912:	9b05      	ldr	r3, [sp, #20]
     914:	4406      	add	r6, r0
     916:	e7d1      	b.n	8bc <CONFIG_ISR_STACK_SIZE+0xbc>
		} else if (size == sizeof(int)) {
     918:	2904      	cmp	r1, #4
     91a:	d10d      	bne.n	938 <CONFIG_ISR_STACK_SIZE+0x138>
			int v = va_arg(ap, int);
     91c:	9800      	ldr	r0, [sp, #0]
     91e:	f100 0c04 	add.w	ip, r0, #4
			if (buf0 != NULL) {
     922:	b10d      	cbz	r5, 928 <CONFIG_ISR_STACK_SIZE+0x128>
			int v = va_arg(ap, int);
     924:	6800      	ldr	r0, [r0, #0]
				*(int *)buf = v;
     926:	6020      	str	r0, [r4, #0]
			buf += sizeof(int);
     928:	3404      	adds	r4, #4
			int v = va_arg(ap, int);
     92a:	f8cd c000 	str.w	ip, [sp]
     92e:	e7ca      	b.n	8c6 <CONFIG_ISR_STACK_SIZE+0xc6>
     930:	00006bd4 	.word	0x00006bd4
     934:	00007b18 	.word	0x00007b18
		} else if (size == sizeof(long long)) {
     938:	2908      	cmp	r1, #8
     93a:	f47f ae7a 	bne.w	632 <cbvprintf_package+0x86>
			long long v = va_arg(ap, long long);
     93e:	9800      	ldr	r0, [sp, #0]
     940:	3007      	adds	r0, #7
     942:	f020 0007 	bic.w	r0, r0, #7
     946:	f100 0c08 	add.w	ip, r0, #8
     94a:	f8cd c000 	str.w	ip, [sp]
			if (buf0 != NULL) {
     94e:	b11d      	cbz	r5, 958 <CONFIG_ISR_STACK_SIZE+0x158>
			long long v = va_arg(ap, long long);
     950:	e9d0 bc00 	ldrd	fp, ip, [r0]
     954:	e9c4 bc00 	strd	fp, ip, [r4]
			buf += sizeof(long long);
     958:	3408      	adds	r4, #8
     95a:	e7b4      	b.n	8c6 <CONFIG_ISR_STACK_SIZE+0xc6>
	if (rws_pos_en) {
     95c:	9b01      	ldr	r3, [sp, #4]
	*(char **)buf0 = NULL;
     95e:	6028      	str	r0, [r5, #0]
	buf0[0] = BUF_OFFSET / sizeof(int);
     960:	0889      	lsrs	r1, r1, #2
     962:	7029      	strb	r1, [r5, #0]
		buf0[3] = s_rw_cnt;
     964:	f89d 100c 	ldrb.w	r1, [sp, #12]
	if (rws_pos_en) {
     968:	b1a3      	cbz	r3, 994 <CONFIG_ISR_STACK_SIZE+0x194>
		buf0[1] = 0;
     96a:	7068      	strb	r0, [r5, #1]
		buf0[3] = s_rw_cnt;
     96c:	70e9      	strb	r1, [r5, #3]
	buf0[2] = s_ro_cnt;
     96e:	f885 a002 	strb.w	sl, [r5, #2]
	if (s_ro_cnt) {
     972:	f1ba 0f00 	cmp.w	sl, #0
     976:	d006      	beq.n	986 <CONFIG_ISR_STACK_SIZE+0x186>
     978:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
     97a:	f04f 0c00 	mov.w	ip, #0
			if (BUF_OFFSET + 1 > len) {
     97e:	f1c5 0e01 	rsb	lr, r5, #1
		for (i = 0; i < s_idx; i++) {
     982:	4562      	cmp	r2, ip
     984:	d10a      	bne.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
     986:	f10d 0820 	add.w	r8, sp, #32
     98a:	eb08 0902 	add.w	r9, r8, r2
		if (BUF_OFFSET + 1 + size > len) {
     98e:	f1c5 0b01 	rsb	fp, r5, #1
     992:	e039      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		buf0[3] = 0;
     994:	9b01      	ldr	r3, [sp, #4]
		buf0[1] = s_rw_cnt;
     996:	7069      	strb	r1, [r5, #1]
		buf0[3] = 0;
     998:	70eb      	strb	r3, [r5, #3]
     99a:	e7e8      	b.n	96e <CONFIG_ISR_STACK_SIZE+0x16e>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     99c:	f810 1b01 	ldrb.w	r1, [r0], #1
     9a0:	060b      	lsls	r3, r1, #24
     9a2:	d508      	bpl.n	9b6 <CONFIG_ISR_STACK_SIZE+0x1b6>
			if (BUF_OFFSET + 1 > len) {
     9a4:	eb04 080e 	add.w	r8, r4, lr
     9a8:	45b0      	cmp	r8, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     9aa:	f001 017f 	and.w	r1, r1, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
     9ae:	f63f af40 	bhi.w	832 <CONFIG_ISR_STACK_SIZE+0x32>
			*buf++ = pos;
     9b2:	f804 1b01 	strb.w	r1, [r4], #1
		for (i = 0; i < s_idx; i++) {
     9b6:	f10c 0c01 	add.w	ip, ip, #1
     9ba:	e7e2      	b.n	982 <CONFIG_ISR_STACK_SIZE+0x182>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     9bc:	f1ba 0f00 	cmp.w	sl, #0
     9c0:	d003      	beq.n	9ca <CONFIG_ISR_STACK_SIZE+0x1ca>
     9c2:	f998 2000 	ldrsb.w	r2, [r8]
     9c6:	2a00      	cmp	r2, #0
     9c8:	db1c      	blt.n	a04 <CONFIG_ISR_STACK_SIZE+0x204>
		if (rws_pos_en) {
     9ca:	9b01      	ldr	r3, [sp, #4]
     9cc:	bb03      	cbnz	r3, a10 <CONFIG_ISR_STACK_SIZE+0x210>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     9ce:	f898 2000 	ldrb.w	r2, [r8]
     9d2:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
     9d6:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
     9da:	4638      	mov	r0, r7
     9dc:	f005 fc0e 	bl	61fc <strlen>
     9e0:	1c42      	adds	r2, r0, #1
		if (BUF_OFFSET + 1 + size > len) {
     9e2:	eb04 010b 	add.w	r1, r4, fp
     9e6:	4411      	add	r1, r2
     9e8:	42b1      	cmp	r1, r6
     9ea:	f63f af22 	bhi.w	832 <CONFIG_ISR_STACK_SIZE+0x32>
		*buf++ = str_ptr_pos[i];
     9ee:	f898 1000 	ldrb.w	r1, [r8]
     9f2:	f804 1b01 	strb.w	r1, [r4], #1
		memcpy(buf, s, size);
     9f6:	4639      	mov	r1, r7
     9f8:	4620      	mov	r0, r4
     9fa:	9200      	str	r2, [sp, #0]
     9fc:	f005 fc0e 	bl	621c <memcpy>
		buf += size;
     a00:	9a00      	ldr	r2, [sp, #0]
     a02:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
     a04:	f108 0801 	add.w	r8, r8, #1
     a08:	45c1      	cmp	r9, r8
     a0a:	d1d7      	bne.n	9bc <CONFIG_ISR_STACK_SIZE+0x1bc>
	return BUF_OFFSET;
     a0c:	1b60      	subs	r0, r4, r5
     a0e:	e712      	b.n	836 <CONFIG_ISR_STACK_SIZE+0x36>
			size = 0;
     a10:	2200      	movs	r2, #0
     a12:	e7e6      	b.n	9e2 <CONFIG_ISR_STACK_SIZE+0x1e2>
		return -EFAULT;
     a14:	f06f 000d 	mvn.w	r0, #13
     a18:	e70d      	b.n	836 <CONFIG_ISR_STACK_SIZE+0x36>
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
     a1a:	2907      	cmp	r1, #7
     a1c:	f63f ade2 	bhi.w	5e4 <cbvprintf_package+0x38>
     a20:	e707      	b.n	832 <CONFIG_ISR_STACK_SIZE+0x32>
     a22:	bf00      	nop

00000a24 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
     a24:	4b01      	ldr	r3, [pc, #4]	; (a2c <__printk_hook_install+0x8>)
     a26:	6018      	str	r0, [r3, #0]
}
     a28:	4770      	bx	lr
     a2a:	bf00      	nop
     a2c:	20000004 	.word	0x20000004

00000a30 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     a30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     a34:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     a38:	f019 0808 	ands.w	r8, r9, #8
{
     a3c:	4604      	mov	r4, r0
     a3e:	4693      	mov	fp, r2
	if (processing) {
     a40:	d00d      	beq.n	a5e <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     a42:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     a44:	bf0c      	ite	eq
     a46:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     a4a:	f049 0920 	orrne.w	r9, r9, #32
     a4e:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     a52:	f38b 8811 	msr	BASEPRI, fp
     a56:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     a5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     a5e:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     a62:	2902      	cmp	r1, #2
     a64:	d107      	bne.n	a76 <process_event+0x46>
			evt = process_recheck(mgr);
     a66:	4620      	mov	r0, r4
     a68:	f005 fa00 	bl	5e6c <process_recheck>
		if (evt == EVT_NOP) {
     a6c:	2800      	cmp	r0, #0
     a6e:	d0f0      	beq.n	a52 <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     a70:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     a72:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     a74:	d14e      	bne.n	b14 <process_event+0xe4>
			res = mgr->last_res;
     a76:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     a78:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     a7a:	2f00      	cmp	r7, #0
     a7c:	da15      	bge.n	aaa <process_event+0x7a>
		*clients = mgr->clients;
     a7e:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     a80:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     a84:	e9c4 8800 	strd	r8, r8, [r4]
     a88:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     a8c:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     a8e:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     a90:	8b21      	ldrh	r1, [r4, #24]
     a92:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     a96:	45ca      	cmp	sl, r9
     a98:	d002      	beq.n	aa0 <process_event+0x70>
		if (do_monitors
     a9a:	68a3      	ldr	r3, [r4, #8]
     a9c:	2b00      	cmp	r3, #0
     a9e:	d15a      	bne.n	b56 <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
     aa0:	b90d      	cbnz	r5, aa6 <process_event+0x76>
		    || (transit != NULL)) {
     aa2:	2e00      	cmp	r6, #0
     aa4:	d071      	beq.n	b8a <process_event+0x15a>
     aa6:	2300      	movs	r3, #0
     aa8:	e056      	b.n	b58 <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     aaa:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     aae:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     ab0:	2a01      	cmp	r2, #1
     ab2:	d81e      	bhi.n	af2 <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     ab4:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     ab8:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     aba:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     abc:	b289      	uxth	r1, r1
     abe:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     ac2:	d10a      	bne.n	ada <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     ac4:	b13d      	cbz	r5, ad6 <process_event+0xa6>
     ac6:	8b63      	ldrh	r3, [r4, #26]
     ac8:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     aca:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     acc:	3301      	adds	r3, #1
     ace:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     ad0:	2a00      	cmp	r2, #0
     ad2:	d1fa      	bne.n	aca <process_event+0x9a>
     ad4:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     ad6:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     ada:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     adc:	4620      	mov	r0, r4
     ade:	f005 f9c5 	bl	5e6c <process_recheck>
     ae2:	4606      	mov	r6, r0
     ae4:	2800      	cmp	r0, #0
     ae6:	d0d3      	beq.n	a90 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     ae8:	8b23      	ldrh	r3, [r4, #24]
     aea:	f043 0320 	orr.w	r3, r3, #32
     aee:	8323      	strh	r3, [r4, #24]
     af0:	e7cd      	b.n	a8e <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     af2:	2b04      	cmp	r3, #4
     af4:	d10c      	bne.n	b10 <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     af6:	f021 0107 	bic.w	r1, r1, #7
     afa:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     afc:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     afe:	4620      	mov	r0, r4
     b00:	f005 f9b4 	bl	5e6c <process_recheck>
     b04:	4605      	mov	r5, r0
     b06:	2800      	cmp	r0, #0
     b08:	d0c1      	beq.n	a8e <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     b0a:	f041 0120 	orr.w	r1, r1, #32
     b0e:	8321      	strh	r1, [r4, #24]
     b10:	2500      	movs	r5, #0
     b12:	e7bc      	b.n	a8e <process_event+0x5e>
		} else if (evt == EVT_START) {
     b14:	2803      	cmp	r0, #3
     b16:	d109      	bne.n	b2c <process_event+0xfc>
			transit = mgr->transitions->start;
     b18:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     b1a:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     b1e:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     b20:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     b24:	8323      	strh	r3, [r4, #24]
}
     b26:	2500      	movs	r5, #0
		res = 0;
     b28:	462f      	mov	r7, r5
     b2a:	e7b1      	b.n	a90 <process_event+0x60>
		} else if (evt == EVT_STOP) {
     b2c:	2804      	cmp	r0, #4
     b2e:	d106      	bne.n	b3e <process_event+0x10e>
			transit = mgr->transitions->stop;
     b30:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     b32:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     b36:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     b38:	f043 0304 	orr.w	r3, r3, #4
     b3c:	e7f2      	b.n	b24 <process_event+0xf4>
		} else if (evt == EVT_RESET) {
     b3e:	2805      	cmp	r0, #5
     b40:	d106      	bne.n	b50 <process_event+0x120>
			transit = mgr->transitions->reset;
     b42:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     b44:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     b48:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     b4a:	f043 0305 	orr.w	r3, r3, #5
     b4e:	e7e9      	b.n	b24 <process_event+0xf4>
     b50:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     b52:	462e      	mov	r6, r5
     b54:	e7e8      	b.n	b28 <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
     b56:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     b58:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     b5c:	8321      	strh	r1, [r4, #24]
     b5e:	f38b 8811 	msr	BASEPRI, fp
     b62:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     b66:	b9fb      	cbnz	r3, ba8 <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
     b68:	bb85      	cbnz	r5, bcc <process_event+0x19c>
			if (transit != NULL) {
     b6a:	b116      	cbz	r6, b72 <process_event+0x142>
				transit(mgr, transition_complete);
     b6c:	491f      	ldr	r1, [pc, #124]	; (bec <process_event+0x1bc>)
     b6e:	4620      	mov	r0, r4
     b70:	47b0      	blx	r6
	__asm__ volatile(
     b72:	f04f 0320 	mov.w	r3, #32
     b76:	f3ef 8b11 	mrs	fp, BASEPRI
     b7a:	f383 8812 	msr	BASEPRI_MAX, r3
     b7e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     b82:	8b23      	ldrh	r3, [r4, #24]
     b84:	f023 0308 	bic.w	r3, r3, #8
     b88:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     b8a:	8b23      	ldrh	r3, [r4, #24]
     b8c:	06da      	lsls	r2, r3, #27
     b8e:	d525      	bpl.n	bdc <process_event+0x1ac>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     b90:	f023 0310 	bic.w	r3, r3, #16
     b94:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     b96:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     b98:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     b9c:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     ba0:	2900      	cmp	r1, #0
     ba2:	f47f af5e 	bne.w	a62 <process_event+0x32>
out:
     ba6:	e754      	b.n	a52 <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     ba8:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     baa:	2900      	cmp	r1, #0
     bac:	d0dc      	beq.n	b68 <process_event+0x138>
	return node->next;
     bae:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     bb2:	f8d1 b004 	ldr.w	fp, [r1, #4]
     bb6:	463b      	mov	r3, r7
     bb8:	4652      	mov	r2, sl
     bba:	4620      	mov	r0, r4
     bbc:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     bbe:	f1b9 0f00 	cmp.w	r9, #0
     bc2:	d0d1      	beq.n	b68 <process_event+0x138>
     bc4:	4649      	mov	r1, r9
     bc6:	f8d9 9000 	ldr.w	r9, [r9]
     bca:	e7f2      	b.n	bb2 <process_event+0x182>
     bcc:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     bce:	463b      	mov	r3, r7
     bd0:	4652      	mov	r2, sl
     bd2:	4620      	mov	r0, r4
     bd4:	682d      	ldr	r5, [r5, #0]
     bd6:	f005 f965 	bl	5ea4 <notify_one>
     bda:	e7c5      	b.n	b68 <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     bdc:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     be0:	bf1e      	ittt	ne
     be2:	f023 0320 	bicne.w	r3, r3, #32
     be6:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     be8:	2102      	movne	r1, #2
     bea:	e7d5      	b.n	b98 <process_event+0x168>
     bec:	00005ed1 	.word	0x00005ed1

00000bf0 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     bf4:	b091      	sub	sp, #68	; 0x44
     bf6:	468b      	mov	fp, r1
     bf8:	9002      	str	r0, [sp, #8]
     bfa:	4692      	mov	sl, r2
     bfc:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     bfe:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     c00:	f89a 0000 	ldrb.w	r0, [sl]
     c04:	b908      	cbnz	r0, c0a <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     c06:	4628      	mov	r0, r5
     c08:	e35f      	b.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
		if (*fp != '%') {
     c0a:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     c0c:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
     c10:	d007      	beq.n	c22 <cbvprintf+0x32>
			OUTC('%');
     c12:	9b02      	ldr	r3, [sp, #8]
     c14:	4659      	mov	r1, fp
     c16:	4798      	blx	r3
     c18:	2800      	cmp	r0, #0
     c1a:	f2c0 8356 	blt.w	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
     c1e:	3501      	adds	r5, #1
			break;
     c20:	e212      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
		} state = {
     c22:	2218      	movs	r2, #24
     c24:	2100      	movs	r1, #0
     c26:	a80a      	add	r0, sp, #40	; 0x28
     c28:	f005 fb03 	bl	6232 <memset>
	if (*sp == '%') {
     c2c:	f89a 3001 	ldrb.w	r3, [sl, #1]
     c30:	2b25      	cmp	r3, #37	; 0x25
     c32:	d078      	beq.n	d26 <cbvprintf+0x136>
     c34:	2200      	movs	r2, #0
     c36:	4610      	mov	r0, r2
     c38:	4696      	mov	lr, r2
     c3a:	4694      	mov	ip, r2
     c3c:	4616      	mov	r6, r2
     c3e:	4639      	mov	r1, r7
		switch (*sp) {
     c40:	f817 3b01 	ldrb.w	r3, [r7], #1
     c44:	2b2b      	cmp	r3, #43	; 0x2b
     c46:	f000 809d 	beq.w	d84 <cbvprintf+0x194>
     c4a:	f200 8094 	bhi.w	d76 <cbvprintf+0x186>
     c4e:	2b20      	cmp	r3, #32
     c50:	f000 809b 	beq.w	d8a <cbvprintf+0x19a>
     c54:	2b23      	cmp	r3, #35	; 0x23
     c56:	f000 809b 	beq.w	d90 <cbvprintf+0x1a0>
     c5a:	b12e      	cbz	r6, c68 <cbvprintf+0x78>
     c5c:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     c60:	f046 0604 	orr.w	r6, r6, #4
     c64:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     c68:	f1bc 0f00 	cmp.w	ip, #0
     c6c:	d005      	beq.n	c7a <cbvprintf+0x8a>
     c6e:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     c72:	f046 0608 	orr.w	r6, r6, #8
     c76:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     c7a:	f1be 0f00 	cmp.w	lr, #0
     c7e:	d005      	beq.n	c8c <cbvprintf+0x9c>
     c80:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     c84:	f046 0610 	orr.w	r6, r6, #16
     c88:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     c8c:	b128      	cbz	r0, c9a <cbvprintf+0xaa>
     c8e:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     c92:	f040 0020 	orr.w	r0, r0, #32
     c96:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     c9a:	b12a      	cbz	r2, ca8 <cbvprintf+0xb8>
     c9c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     ca0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     ca4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     ca8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     cac:	f002 0044 	and.w	r0, r2, #68	; 0x44
     cb0:	2844      	cmp	r0, #68	; 0x44
     cb2:	d103      	bne.n	cbc <cbvprintf+0xcc>
		conv->flag_zero = false;
     cb4:	f36f 1286 	bfc	r2, #6, #1
     cb8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     cbc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     cc0:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     cc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     cc6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     cca:	d17b      	bne.n	dc4 <cbvprintf+0x1d4>
		conv->width_star = true;
     ccc:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     cd0:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     cd4:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     cd6:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     cda:	781a      	ldrb	r2, [r3, #0]
     cdc:	2a2e      	cmp	r2, #46	; 0x2e
     cde:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     ce2:	bf0c      	ite	eq
     ce4:	2101      	moveq	r1, #1
     ce6:	2100      	movne	r1, #0
     ce8:	f361 0241 	bfi	r2, r1, #1, #1
     cec:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     cf0:	d174      	bne.n	ddc <cbvprintf+0x1ec>
	if (*sp == '*') {
     cf2:	785a      	ldrb	r2, [r3, #1]
     cf4:	2a2a      	cmp	r2, #42	; 0x2a
     cf6:	d06a      	beq.n	dce <cbvprintf+0x1de>
	++sp;
     cf8:	3301      	adds	r3, #1
	size_t val = 0;
     cfa:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     cfc:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     cfe:	4618      	mov	r0, r3
     d00:	f810 2b01 	ldrb.w	r2, [r0], #1
     d04:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     d08:	2f09      	cmp	r7, #9
     d0a:	f240 808e 	bls.w	e2a <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
     d0e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     d12:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     d14:	f3c2 0040 	ubfx	r0, r2, #1, #1
     d18:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     d1c:	f361 0241 	bfi	r2, r1, #1, #1
     d20:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     d24:	e05a      	b.n	ddc <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     d26:	f10a 0702 	add.w	r7, sl, #2
     d2a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     d2e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     d32:	07d9      	lsls	r1, r3, #31
     d34:	f140 8149 	bpl.w	fca <cbvprintf+0x3da>
			width = va_arg(ap, int);
     d38:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     d3c:	f1b9 0f00 	cmp.w	r9, #0
     d40:	da07      	bge.n	d52 <cbvprintf+0x162>
				conv->flag_dash = true;
     d42:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     d46:	f042 0204 	orr.w	r2, r2, #4
     d4a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     d4e:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     d52:	075a      	lsls	r2, r3, #29
     d54:	f140 8142 	bpl.w	fdc <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
     d58:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     d5c:	f1b8 0f00 	cmp.w	r8, #0
     d60:	f280 8141 	bge.w	fe6 <cbvprintf+0x3f6>
				conv->prec_present = false;
     d64:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     d68:	f36f 0341 	bfc	r3, #1, #1
     d6c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     d70:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     d74:	e137      	b.n	fe6 <cbvprintf+0x3f6>
		switch (*sp) {
     d76:	2b2d      	cmp	r3, #45	; 0x2d
     d78:	d00c      	beq.n	d94 <cbvprintf+0x1a4>
     d7a:	2b30      	cmp	r3, #48	; 0x30
     d7c:	f47f af6d 	bne.w	c5a <cbvprintf+0x6a>
			conv->flag_zero = true;
     d80:	2201      	movs	r2, #1
	} while (loop);
     d82:	e75c      	b.n	c3e <cbvprintf+0x4e>
			conv->flag_plus = true;
     d84:	f04f 0c01 	mov.w	ip, #1
     d88:	e759      	b.n	c3e <cbvprintf+0x4e>
			conv->flag_space = true;
     d8a:	f04f 0e01 	mov.w	lr, #1
     d8e:	e756      	b.n	c3e <cbvprintf+0x4e>
			conv->flag_hash = true;
     d90:	2001      	movs	r0, #1
     d92:	e754      	b.n	c3e <cbvprintf+0x4e>
		switch (*sp) {
     d94:	2601      	movs	r6, #1
     d96:	e752      	b.n	c3e <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     d98:	fb0c 0202 	mla	r2, ip, r2, r0
     d9c:	3a30      	subs	r2, #48	; 0x30
     d9e:	4633      	mov	r3, r6
     da0:	461e      	mov	r6, r3
     da2:	f816 0b01 	ldrb.w	r0, [r6], #1
     da6:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     daa:	2f09      	cmp	r7, #9
     dac:	d9f4      	bls.n	d98 <cbvprintf+0x1a8>
	if (sp != wp) {
     dae:	4299      	cmp	r1, r3
     db0:	d093      	beq.n	cda <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     db2:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     db6:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     db8:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     dba:	f362 0141 	bfi	r1, r2, #1, #1
     dbe:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     dc2:	e78a      	b.n	cda <cbvprintf+0xea>
     dc4:	460b      	mov	r3, r1
	size_t val = 0;
     dc6:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     dc8:	f04f 0c0a 	mov.w	ip, #10
     dcc:	e7e8      	b.n	da0 <cbvprintf+0x1b0>
		conv->prec_star = true;
     dce:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     dd2:	f042 0204 	orr.w	r2, r2, #4
     dd6:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     dda:	3302      	adds	r3, #2
	switch (*sp) {
     ddc:	461f      	mov	r7, r3
     dde:	f817 2b01 	ldrb.w	r2, [r7], #1
     de2:	2a6c      	cmp	r2, #108	; 0x6c
     de4:	d041      	beq.n	e6a <cbvprintf+0x27a>
     de6:	d825      	bhi.n	e34 <cbvprintf+0x244>
     de8:	2a68      	cmp	r2, #104	; 0x68
     dea:	d02b      	beq.n	e44 <cbvprintf+0x254>
     dec:	2a6a      	cmp	r2, #106	; 0x6a
     dee:	d046      	beq.n	e7e <cbvprintf+0x28e>
     df0:	2a4c      	cmp	r2, #76	; 0x4c
     df2:	d04c      	beq.n	e8e <cbvprintf+0x29e>
     df4:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     df6:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     dfa:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
     dfe:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     e02:	2a78      	cmp	r2, #120	; 0x78
     e04:	f200 80d9 	bhi.w	fba <cbvprintf+0x3ca>
     e08:	2a57      	cmp	r2, #87	; 0x57
     e0a:	d84d      	bhi.n	ea8 <cbvprintf+0x2b8>
     e0c:	2a41      	cmp	r2, #65	; 0x41
     e0e:	d003      	beq.n	e18 <cbvprintf+0x228>
     e10:	3a45      	subs	r2, #69	; 0x45
     e12:	2a02      	cmp	r2, #2
     e14:	f200 80d1 	bhi.w	fba <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
     e18:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     e1c:	2204      	movs	r2, #4
     e1e:	f362 0302 	bfi	r3, r2, #0, #3
     e22:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     e26:	2301      	movs	r3, #1
			break;
     e28:	e09e      	b.n	f68 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
     e2a:	fb06 2101 	mla	r1, r6, r1, r2
     e2e:	3930      	subs	r1, #48	; 0x30
     e30:	4603      	mov	r3, r0
     e32:	e764      	b.n	cfe <cbvprintf+0x10e>
	switch (*sp) {
     e34:	2a74      	cmp	r2, #116	; 0x74
     e36:	d026      	beq.n	e86 <cbvprintf+0x296>
     e38:	2a7a      	cmp	r2, #122	; 0x7a
     e3a:	d1db      	bne.n	df4 <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
     e3c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     e40:	2206      	movs	r2, #6
     e42:	e00d      	b.n	e60 <cbvprintf+0x270>
		if (*++sp == 'h') {
     e44:	785a      	ldrb	r2, [r3, #1]
     e46:	2a68      	cmp	r2, #104	; 0x68
     e48:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     e4c:	d106      	bne.n	e5c <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
     e4e:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     e50:	f361 02c6 	bfi	r2, r1, #3, #4
     e54:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     e58:	1c9f      	adds	r7, r3, #2
     e5a:	e7cc      	b.n	df6 <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
     e5c:	4613      	mov	r3, r2
     e5e:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     e60:	f362 03c6 	bfi	r3, r2, #3, #4
     e64:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     e68:	e7c5      	b.n	df6 <cbvprintf+0x206>
		if (*++sp == 'l') {
     e6a:	785a      	ldrb	r2, [r3, #1]
     e6c:	2a6c      	cmp	r2, #108	; 0x6c
     e6e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     e72:	d101      	bne.n	e78 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
     e74:	2104      	movs	r1, #4
     e76:	e7eb      	b.n	e50 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
     e78:	4613      	mov	r3, r2
     e7a:	2203      	movs	r2, #3
     e7c:	e7f0      	b.n	e60 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
     e7e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     e82:	2205      	movs	r2, #5
     e84:	e7ec      	b.n	e60 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
     e86:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     e8a:	2207      	movs	r2, #7
     e8c:	e7e8      	b.n	e60 <cbvprintf+0x270>
		conv->unsupported = true;
     e8e:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     e92:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     e96:	f023 0302 	bic.w	r3, r3, #2
     e9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     e9e:	f043 0302 	orr.w	r3, r3, #2
     ea2:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     ea6:	e7a6      	b.n	df6 <cbvprintf+0x206>
	switch (conv->specifier) {
     ea8:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     eac:	2920      	cmp	r1, #32
     eae:	f200 8084 	bhi.w	fba <cbvprintf+0x3ca>
     eb2:	a001      	add	r0, pc, #4	; (adr r0, eb8 <cbvprintf+0x2c8>)
     eb4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     eb8:	00000f7d 	.word	0x00000f7d
     ebc:	00000fbb 	.word	0x00000fbb
     ec0:	00000fbb 	.word	0x00000fbb
     ec4:	00000fbb 	.word	0x00000fbb
     ec8:	00000fbb 	.word	0x00000fbb
     ecc:	00000fbb 	.word	0x00000fbb
     ed0:	00000fbb 	.word	0x00000fbb
     ed4:	00000fbb 	.word	0x00000fbb
     ed8:	00000fbb 	.word	0x00000fbb
     edc:	00000e19 	.word	0x00000e19
     ee0:	00000fbb 	.word	0x00000fbb
     ee4:	00000f7d 	.word	0x00000f7d
     ee8:	00000f3d 	.word	0x00000f3d
     eec:	00000e19 	.word	0x00000e19
     ef0:	00000e19 	.word	0x00000e19
     ef4:	00000e19 	.word	0x00000e19
     ef8:	00000fbb 	.word	0x00000fbb
     efc:	00000f3d 	.word	0x00000f3d
     f00:	00000fbb 	.word	0x00000fbb
     f04:	00000fbb 	.word	0x00000fbb
     f08:	00000fbb 	.word	0x00000fbb
     f0c:	00000fbb 	.word	0x00000fbb
     f10:	00000f85 	.word	0x00000f85
     f14:	00000f7d 	.word	0x00000f7d
     f18:	00000fa1 	.word	0x00000fa1
     f1c:	00000fbb 	.word	0x00000fbb
     f20:	00000fbb 	.word	0x00000fbb
     f24:	00000fa1 	.word	0x00000fa1
     f28:	00000fbb 	.word	0x00000fbb
     f2c:	00000f7d 	.word	0x00000f7d
     f30:	00000fbb 	.word	0x00000fbb
     f34:	00000fbb 	.word	0x00000fbb
     f38:	00000f7d 	.word	0x00000f7d
		conv->specifier_cat = SPECIFIER_SINT;
     f3c:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     f40:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     f42:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     f46:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     f4a:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     f4c:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     f50:	bf02      	ittt	eq
     f52:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     f56:	f041 0101 	orreq.w	r1, r1, #1
     f5a:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     f5e:	2a63      	cmp	r2, #99	; 0x63
     f60:	d131      	bne.n	fc6 <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
     f62:	3b00      	subs	r3, #0
     f64:	bf18      	it	ne
     f66:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     f68:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     f6c:	f3c2 0140 	ubfx	r1, r2, #1, #1
     f70:	430b      	orrs	r3, r1
     f72:	f363 0241 	bfi	r2, r3, #1, #1
     f76:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     f7a:	e6d8      	b.n	d2e <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     f7c:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     f80:	2002      	movs	r0, #2
     f82:	e7de      	b.n	f42 <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
     f84:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     f88:	f003 0378 	and.w	r3, r3, #120	; 0x78
     f8c:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     f90:	2103      	movs	r1, #3
     f92:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     f96:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     f98:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     f9c:	4143      	adcs	r3, r0
     f9e:	e7e3      	b.n	f68 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
     fa0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     fa4:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     fa6:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     faa:	f361 0202 	bfi	r2, r1, #0, #3
     fae:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     fb2:	bf14      	ite	ne
     fb4:	2301      	movne	r3, #1
     fb6:	2300      	moveq	r3, #0
     fb8:	e7d6      	b.n	f68 <cbvprintf+0x378>
		conv->invalid = true;
     fba:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     fbe:	f043 0301 	orr.w	r3, r3, #1
     fc2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     fc6:	2300      	movs	r3, #0
     fc8:	e7ce      	b.n	f68 <cbvprintf+0x378>
		} else if (conv->width_present) {
     fca:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     fce:	2a00      	cmp	r2, #0
			width = conv->width_value;
     fd0:	bfb4      	ite	lt
     fd2:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     fd6:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
     fda:	e6ba      	b.n	d52 <cbvprintf+0x162>
		} else if (conv->prec_present) {
     fdc:	079b      	lsls	r3, r3, #30
     fde:	f57f aec7 	bpl.w	d70 <cbvprintf+0x180>
			precision = conv->prec_value;
     fe2:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     fe6:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     fea:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     fec:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     ff0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     ff4:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     ff8:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     ffa:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     ffe:	d138      	bne.n	1072 <CONFIG_FPROTECT_BLOCK_SIZE+0x72>
			switch (length_mod) {
    1000:	1ecb      	subs	r3, r1, #3
    1002:	2b04      	cmp	r3, #4
    1004:	d822      	bhi.n	104c <CONFIG_FPROTECT_BLOCK_SIZE+0x4c>
    1006:	e8df f003 	tbb	[pc, r3]
    100a:	0903      	.short	0x0903
    100c:	2109      	.short	0x2109
    100e:	21          	.byte	0x21
    100f:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    1010:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
    1014:	17da      	asrs	r2, r3, #31
    1016:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
    101a:	e006      	b.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
					(sint_value_type)va_arg(ap, intmax_t);
    101c:	3407      	adds	r4, #7
    101e:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    1022:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    1026:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    102a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    102e:	f013 0603 	ands.w	r6, r3, #3
    1032:	d056      	beq.n	10e2 <CONFIG_FPROTECT_BLOCK_SIZE+0xe2>
			OUTS(sp, fp);
    1034:	9802      	ldr	r0, [sp, #8]
    1036:	463b      	mov	r3, r7
    1038:	4652      	mov	r2, sl
    103a:	4659      	mov	r1, fp
    103c:	f005 f811 	bl	6062 <outs>
    1040:	2800      	cmp	r0, #0
    1042:	f2c0 8142 	blt.w	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    1046:	4405      	add	r5, r0
			continue;
    1048:	46ba      	mov	sl, r7
    104a:	e5d9      	b.n	c00 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    104c:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1050:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1052:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1056:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    105a:	d105      	bne.n	1068 <CONFIG_FPROTECT_BLOCK_SIZE+0x68>
				value->uint = (unsigned char)value->uint;
    105c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1060:	930a      	str	r3, [sp, #40]	; 0x28
    1062:	2300      	movs	r3, #0
    1064:	930b      	str	r3, [sp, #44]	; 0x2c
    1066:	e7e0      	b.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
			} else if (length_mod == LENGTH_H) {
    1068:	2902      	cmp	r1, #2
    106a:	d1de      	bne.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
				value->sint = (short)value->sint;
    106c:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
    1070:	e7d0      	b.n	1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1072:	2b02      	cmp	r3, #2
    1074:	d123      	bne.n	10be <CONFIG_FPROTECT_BLOCK_SIZE+0xbe>
			switch (length_mod) {
    1076:	1ecb      	subs	r3, r1, #3
    1078:	2b04      	cmp	r3, #4
    107a:	d813      	bhi.n	10a4 <CONFIG_FPROTECT_BLOCK_SIZE+0xa4>
    107c:	e8df f003 	tbb	[pc, r3]
    1080:	120a0a03 	.word	0x120a0a03
    1084:	12          	.byte	0x12
    1085:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1086:	6822      	ldr	r2, [r4, #0]
    1088:	920a      	str	r2, [sp, #40]	; 0x28
    108a:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
    108c:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
    108e:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1090:	4604      	mov	r4, r0
    1092:	e7ca      	b.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
					(uint_value_type)va_arg(ap,
    1094:	1de0      	adds	r0, r4, #7
    1096:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
    109a:	e8f0 2302 	ldrd	r2, r3, [r0], #8
    109e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
    10a2:	e7f5      	b.n	1090 <CONFIG_FPROTECT_BLOCK_SIZE+0x90>
					(uint_value_type)va_arg(ap, size_t);
    10a4:	f854 3b04 	ldr.w	r3, [r4], #4
    10a8:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    10aa:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
    10ac:	f04f 0300 	mov.w	r3, #0
    10b0:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    10b2:	d0d3      	beq.n	105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>
			} else if (length_mod == LENGTH_H) {
    10b4:	2902      	cmp	r1, #2
    10b6:	d1b8      	bne.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
				value->uint = (unsigned short)value->uint;
    10b8:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    10bc:	e7d0      	b.n	1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>
		} else if (specifier_cat == SPECIFIER_FP) {
    10be:	2b04      	cmp	r3, #4
    10c0:	d109      	bne.n	10d6 <CONFIG_FPROTECT_BLOCK_SIZE+0xd6>
					(sint_value_type)va_arg(ap, long long);
    10c2:	1de3      	adds	r3, r4, #7
    10c4:	f023 0307 	bic.w	r3, r3, #7
    10c8:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
    10cc:	e9d3 2300 	ldrd	r2, r3, [r3]
    10d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    10d4:	e7a9      	b.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
		} else if (specifier_cat == SPECIFIER_PTR) {
    10d6:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    10d8:	bf04      	itt	eq
    10da:	f854 3b04 	ldreq.w	r3, [r4], #4
    10de:	930a      	streq	r3, [sp, #40]	; 0x28
    10e0:	e7a3      	b.n	102a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
		switch (conv->specifier) {
    10e2:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    10e6:	2878      	cmp	r0, #120	; 0x78
    10e8:	d8ae      	bhi.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
    10ea:	2862      	cmp	r0, #98	; 0x62
    10ec:	d822      	bhi.n	1134 <CONFIG_FPROTECT_BLOCK_SIZE+0x134>
    10ee:	2825      	cmp	r0, #37	; 0x25
    10f0:	f43f ad8f 	beq.w	c12 <cbvprintf+0x22>
    10f4:	2858      	cmp	r0, #88	; 0x58
    10f6:	d1a7      	bne.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
			bps = encode_uint(value->uint, conv, buf, bpe);
    10f8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    10fc:	9300      	str	r3, [sp, #0]
    10fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1102:	ab04      	add	r3, sp, #16
    1104:	aa0c      	add	r2, sp, #48	; 0x30
    1106:	f004 ff66 	bl	5fd6 <encode_uint>
    110a:	4682      	mov	sl, r0
			if (precision >= 0) {
    110c:	f1b8 0f00 	cmp.w	r8, #0
    1110:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    1114:	db0c      	blt.n	1130 <CONFIG_FPROTECT_BLOCK_SIZE+0x130>
				conv->flag_zero = false;
    1116:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    111a:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    111e:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1122:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    1124:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    1128:	d902      	bls.n	1130 <CONFIG_FPROTECT_BLOCK_SIZE+0x130>
					conv->pad0_value = precision - (int)len;
    112a:	eba8 0303 	sub.w	r3, r8, r3
    112e:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    1130:	4680      	mov	r8, r0
    1132:	e03d      	b.n	11b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b0>
		switch (conv->specifier) {
    1134:	3863      	subs	r0, #99	; 0x63
    1136:	2815      	cmp	r0, #21
    1138:	d886      	bhi.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
    113a:	a201      	add	r2, pc, #4	; (adr r2, 1140 <CONFIG_FPROTECT_BLOCK_SIZE+0x140>)
    113c:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    1140:	000011c1 	.word	0x000011c1
    1144:	00001225 	.word	0x00001225
    1148:	00001049 	.word	0x00001049
    114c:	00001049 	.word	0x00001049
    1150:	00001049 	.word	0x00001049
    1154:	00001049 	.word	0x00001049
    1158:	00001225 	.word	0x00001225
    115c:	00001049 	.word	0x00001049
    1160:	00001049 	.word	0x00001049
    1164:	00001049 	.word	0x00001049
    1168:	00001049 	.word	0x00001049
    116c:	0000127f 	.word	0x0000127f
    1170:	0000124d 	.word	0x0000124d
    1174:	00001251 	.word	0x00001251
    1178:	00001049 	.word	0x00001049
    117c:	00001049 	.word	0x00001049
    1180:	00001199 	.word	0x00001199
    1184:	00001049 	.word	0x00001049
    1188:	0000124d 	.word	0x0000124d
    118c:	00001049 	.word	0x00001049
    1190:	00001049 	.word	0x00001049
    1194:	0000124d 	.word	0x0000124d
			if (precision >= 0) {
    1198:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    119c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    11a0:	db0a      	blt.n	11b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b8>
				len = strnlen(bps, precision);
    11a2:	4641      	mov	r1, r8
    11a4:	4650      	mov	r0, sl
    11a6:	f005 f830 	bl	620a <strnlen>
			bpe = bps + len;
    11aa:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    11ae:	2600      	movs	r6, #0
		if (bps == NULL) {
    11b0:	f1ba 0f00 	cmp.w	sl, #0
    11b4:	d10c      	bne.n	11d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d0>
    11b6:	e747      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
				len = strlen(bps);
    11b8:	4650      	mov	r0, sl
    11ba:	f005 f81f 	bl	61fc <strlen>
    11be:	e7f4      	b.n	11aa <CONFIG_FPROTECT_BLOCK_SIZE+0x1aa>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    11c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    11c2:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    11c6:	2600      	movs	r6, #0
			bps = buf;
    11c8:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
    11cc:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
    11d0:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    11d4:	b106      	cbz	r6, 11d8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d8>
			nj_len += 1U;
    11d6:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    11d8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    11dc:	06d0      	lsls	r0, r2, #27
    11de:	d568      	bpl.n	12b2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b2>
			nj_len += 2U;
    11e0:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    11e2:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    11e4:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    11e6:	bf48      	it	mi
    11e8:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    11ea:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    11ec:	bf48      	it	mi
    11ee:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    11f0:	f1b9 0f00 	cmp.w	r9, #0
    11f4:	dd76      	ble.n	12e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e4>
			if (!conv->flag_dash) {
    11f6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    11fa:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    11fe:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1202:	9303      	str	r3, [sp, #12]
    1204:	0753      	lsls	r3, r2, #29
    1206:	d46d      	bmi.n	12e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e4>
				if (conv->flag_zero) {
    1208:	0650      	lsls	r0, r2, #25
    120a:	d561      	bpl.n	12d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d0>
					if (sign != 0) {
    120c:	b146      	cbz	r6, 1220 <CONFIG_FPROTECT_BLOCK_SIZE+0x220>
						OUTC(sign);
    120e:	9b02      	ldr	r3, [sp, #8]
    1210:	4659      	mov	r1, fp
    1212:	4630      	mov	r0, r6
    1214:	4798      	blx	r3
    1216:	2800      	cmp	r0, #0
    1218:	db57      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
						sign = 0;
    121a:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    121c:	3501      	adds	r5, #1
						sign = 0;
    121e:	461e      	mov	r6, r3
					pad = '0';
    1220:	2330      	movs	r3, #48	; 0x30
    1222:	e056      	b.n	12d2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d2>
			if (conv->flag_plus) {
    1224:	071e      	lsls	r6, r3, #28
    1226:	d40f      	bmi.n	1248 <CONFIG_FPROTECT_BLOCK_SIZE+0x248>
				sign = ' ';
    1228:	f013 0610 	ands.w	r6, r3, #16
    122c:	bf18      	it	ne
    122e:	2620      	movne	r6, #32
			sint = value->sint;
    1230:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1234:	2b00      	cmp	r3, #0
    1236:	f6bf af5f 	bge.w	10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>
				value->uint = (uint_value_type)-sint;
    123a:	4252      	negs	r2, r2
    123c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1240:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1244:	262d      	movs	r6, #45	; 0x2d
    1246:	e757      	b.n	10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>
				sign = '+';
    1248:	262b      	movs	r6, #43	; 0x2b
    124a:	e7f1      	b.n	1230 <CONFIG_FPROTECT_BLOCK_SIZE+0x230>
		switch (conv->specifier) {
    124c:	2600      	movs	r6, #0
    124e:	e753      	b.n	10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>
			if (value->ptr != NULL) {
    1250:	980a      	ldr	r0, [sp, #40]	; 0x28
    1252:	b340      	cbz	r0, 12a6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a6>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1254:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1258:	9300      	str	r3, [sp, #0]
    125a:	aa0c      	add	r2, sp, #48	; 0x30
    125c:	ab04      	add	r3, sp, #16
    125e:	2100      	movs	r1, #0
    1260:	f004 feb9 	bl	5fd6 <encode_uint>
				conv->altform_0c = true;
    1264:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1268:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    126c:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1270:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1274:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1276:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    127a:	2600      	movs	r6, #0
				goto prec_int_pad0;
    127c:	e746      	b.n	110c <CONFIG_FPROTECT_BLOCK_SIZE+0x10c>
				store_count(conv, value->ptr, count);
    127e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1280:	2907      	cmp	r1, #7
    1282:	f63f aee1 	bhi.w	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
    1286:	e8df f001 	tbb	[pc, r1]
    128a:	040c      	.short	0x040c
    128c:	08080c06 	.word	0x08080c06
    1290:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
    1292:	701d      	strb	r5, [r3, #0]
		break;
    1294:	e6d8      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
		*(short *)dp = (short)count;
    1296:	801d      	strh	r5, [r3, #0]
		break;
    1298:	e6d6      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
		*(intmax_t *)dp = (intmax_t)count;
    129a:	17ea      	asrs	r2, r5, #31
    129c:	e9c3 5200 	strd	r5, r2, [r3]
		break;
    12a0:	e6d2      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    12a2:	601d      	str	r5, [r3, #0]
		break;
    12a4:	e6d0      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
			bps = "(nil)";
    12a6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 1370 <CONFIG_FPROTECT_BLOCK_SIZE+0x370>
    12aa:	4606      	mov	r6, r0
			bpe = bps + 5;
    12ac:	f10a 0805 	add.w	r8, sl, #5
    12b0:	e78e      	b.n	11d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d0>
		} else if (conv->altform_0) {
    12b2:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    12b4:	bf48      	it	mi
    12b6:	3301      	addmi	r3, #1
    12b8:	e793      	b.n	11e2 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e2>
					OUTC(pad);
    12ba:	4618      	mov	r0, r3
    12bc:	9303      	str	r3, [sp, #12]
    12be:	4659      	mov	r1, fp
    12c0:	9b02      	ldr	r3, [sp, #8]
    12c2:	4798      	blx	r3
    12c4:	2800      	cmp	r0, #0
    12c6:	9b03      	ldr	r3, [sp, #12]
    12c8:	da04      	bge.n	12d4 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d4>
#undef OUTS
#undef OUTC
}
    12ca:	b011      	add	sp, #68	; 0x44
    12cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    12d0:	2320      	movs	r3, #32
    12d2:	444d      	add	r5, r9
    12d4:	464a      	mov	r2, r9
				while (width-- > 0) {
    12d6:	2a00      	cmp	r2, #0
    12d8:	eba5 0109 	sub.w	r1, r5, r9
    12dc:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    12e0:	dceb      	bgt.n	12ba <CONFIG_FPROTECT_BLOCK_SIZE+0x2ba>
    12e2:	460d      	mov	r5, r1
		if (sign != 0) {
    12e4:	b136      	cbz	r6, 12f4 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f4>
			OUTC(sign);
    12e6:	9b02      	ldr	r3, [sp, #8]
    12e8:	4659      	mov	r1, fp
    12ea:	4630      	mov	r0, r6
    12ec:	4798      	blx	r3
    12ee:	2800      	cmp	r0, #0
    12f0:	dbeb      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    12f2:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    12f4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    12f8:	06d9      	lsls	r1, r3, #27
    12fa:	d401      	bmi.n	1300 <CONFIG_FPROTECT_BLOCK_SIZE+0x300>
    12fc:	071a      	lsls	r2, r3, #28
    12fe:	d506      	bpl.n	130e <CONFIG_FPROTECT_BLOCK_SIZE+0x30e>
				OUTC('0');
    1300:	9b02      	ldr	r3, [sp, #8]
    1302:	4659      	mov	r1, fp
    1304:	2030      	movs	r0, #48	; 0x30
    1306:	4798      	blx	r3
    1308:	2800      	cmp	r0, #0
    130a:	dbde      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    130c:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    130e:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1312:	06db      	lsls	r3, r3, #27
    1314:	d507      	bpl.n	1326 <CONFIG_FPROTECT_BLOCK_SIZE+0x326>
				OUTC(conv->specifier);
    1316:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    131a:	9b02      	ldr	r3, [sp, #8]
    131c:	4659      	mov	r1, fp
    131e:	4798      	blx	r3
    1320:	2800      	cmp	r0, #0
    1322:	dbd2      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    1324:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1326:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1328:	442e      	add	r6, r5
    132a:	1b73      	subs	r3, r6, r5
    132c:	2b00      	cmp	r3, #0
    132e:	dc16      	bgt.n	135e <CONFIG_FPROTECT_BLOCK_SIZE+0x35e>
			OUTS(bps, bpe);
    1330:	9802      	ldr	r0, [sp, #8]
    1332:	4643      	mov	r3, r8
    1334:	4652      	mov	r2, sl
    1336:	4659      	mov	r1, fp
    1338:	f004 fe93 	bl	6062 <outs>
    133c:	2800      	cmp	r0, #0
    133e:	dbc4      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    1340:	4405      	add	r5, r0
		while (width > 0) {
    1342:	44a9      	add	r9, r5
    1344:	eba9 0305 	sub.w	r3, r9, r5
    1348:	2b00      	cmp	r3, #0
    134a:	f77f ae7d 	ble.w	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
			OUTC(' ');
    134e:	9b02      	ldr	r3, [sp, #8]
    1350:	4659      	mov	r1, fp
    1352:	2020      	movs	r0, #32
    1354:	4798      	blx	r3
    1356:	2800      	cmp	r0, #0
    1358:	dbb7      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    135a:	3501      	adds	r5, #1
			--width;
    135c:	e7f2      	b.n	1344 <CONFIG_FPROTECT_BLOCK_SIZE+0x344>
				OUTC('0');
    135e:	9b02      	ldr	r3, [sp, #8]
    1360:	4659      	mov	r1, fp
    1362:	2030      	movs	r0, #48	; 0x30
    1364:	4798      	blx	r3
    1366:	2800      	cmp	r0, #0
    1368:	dbaf      	blt.n	12ca <CONFIG_FPROTECT_BLOCK_SIZE+0x2ca>
    136a:	3501      	adds	r5, #1
    136c:	e7dd      	b.n	132a <CONFIG_FPROTECT_BLOCK_SIZE+0x32a>
    136e:	bf00      	nop
    1370:	00007345 	.word	0x00007345

00001374 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1374:	b508      	push	{r3, lr}
    1376:	f04f 0220 	mov.w	r2, #32
    137a:	f3ef 8311 	mrs	r3, BASEPRI
    137e:	f382 8812 	msr	BASEPRI_MAX, r2
    1382:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    1386:	f001 fb8b 	bl	2aa0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    138a:	4803      	ldr	r0, [pc, #12]	; (1398 <sys_reboot+0x24>)
    138c:	f004 fd61 	bl	5e52 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1390:	f000 fda0 	bl	1ed4 <arch_cpu_idle>
    1394:	e7fc      	b.n	1390 <sys_reboot+0x1c>
    1396:	bf00      	nop
    1398:	0000734b 	.word	0x0000734b

0000139c <msg_process>:

	return (level <= backend_level);
}

static void msg_process(union log_msgs msg, bool bypass)
{
    139c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    139e:	4607      	mov	r7, r0
	struct log_backend const *backend;

	if (!bypass) {
    13a0:	460c      	mov	r4, r1
    13a2:	b929      	cbnz	r1, 13b0 <msg_process+0x14>
 *
 * @return Number of backends.
 */
static inline int log_backend_count_get(void)
{
	return __log_backends_end - __log_backends_start;
    13a4:	4d08      	ldr	r5, [pc, #32]	; (13c8 <msg_process+0x2c>)
    13a6:	4e09      	ldr	r6, [pc, #36]	; (13cc <msg_process+0x30>)
    13a8:	1b76      	subs	r6, r6, r5
    13aa:	1136      	asrs	r6, r6, #4
		    IS_ENABLED(CONFIG_LOG_DETECT_MISSED_STRDUP) &&
		    !panic_mode) {
			detect_missed_strdup(msg.msg);
		}

		for (int i = 0; i < log_backend_count_get(); i++) {
    13ac:	42b4      	cmp	r4, r6
    13ae:	db00      	blt.n	13b2 <msg_process+0x16>
	if (IS_ENABLED(CONFIG_LOG2_DEFERRED)) {
		z_log_msg2_free(msg.msg2);
	} else if (IS_ENABLED(CONFIG_LOG1_DEFERRED)) {
		log_msg_put(msg.msg);
	}
}
    13b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    13b2:	686b      	ldr	r3, [r5, #4]
			if (log_backend_is_active(backend) &&
    13b4:	795b      	ldrb	r3, [r3, #5]
    13b6:	b123      	cbz	r3, 13c2 <msg_process+0x26>
	backend->api->process(backend, msg);
    13b8:	682b      	ldr	r3, [r5, #0]
    13ba:	4639      	mov	r1, r7
    13bc:	681b      	ldr	r3, [r3, #0]
    13be:	4628      	mov	r0, r5
    13c0:	4798      	blx	r3
		for (int i = 0; i < log_backend_count_get(); i++) {
    13c2:	3401      	adds	r4, #1
    13c4:	3510      	adds	r5, #16
    13c6:	e7f1      	b.n	13ac <msg_process+0x10>
    13c8:	00006ea4 	.word	0x00006ea4
    13cc:	00006ec4 	.word	0x00006ec4

000013d0 <log_format_func_t_get>:
}
    13d0:	4b01      	ldr	r3, [pc, #4]	; (13d8 <log_format_func_t_get+0x8>)
    13d2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    13d6:	4770      	bx	lr
    13d8:	00006f08 	.word	0x00006f08

000013dc <log_core_init>:
	panic_mode = false;
    13dc:	4a05      	ldr	r2, [pc, #20]	; (13f4 <log_core_init+0x18>)
    13de:	2300      	movs	r3, #0
    13e0:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    13e2:	4a05      	ldr	r2, [pc, #20]	; (13f8 <log_core_init+0x1c>)
    13e4:	6013      	str	r3, [r2, #0]
	timestamp_func = timestamp_getter;
    13e6:	4b05      	ldr	r3, [pc, #20]	; (13fc <log_core_init+0x20>)
    13e8:	4a05      	ldr	r2, [pc, #20]	; (1400 <log_core_init+0x24>)
    13ea:	601a      	str	r2, [r3, #0]
	log_output_timestamp_freq_set(freq);
    13ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    13f0:	f000 ba48 	b.w	1884 <log_output_timestamp_freq_set>
    13f4:	20000bf9 	.word	0x20000bf9
    13f8:	200002e8 	.word	0x200002e8
    13fc:	20000008 	.word	0x20000008
    1400:	00006091 	.word	0x00006091

00001404 <log_init>:
{
    1404:	b570      	push	{r4, r5, r6, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    1406:	4b12      	ldr	r3, [pc, #72]	; (1450 <log_init+0x4c>)
    1408:	f3bf 8f5b 	dmb	ish
    140c:	e853 5f00 	ldrex	r5, [r3]
    1410:	1c6a      	adds	r2, r5, #1
    1412:	e843 2100 	strex	r1, r2, [r3]
    1416:	2900      	cmp	r1, #0
    1418:	d1f8      	bne.n	140c <log_init+0x8>
    141a:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
    141e:	b92d      	cbnz	r5, 142c <log_init+0x28>
	return __log_backends_end - __log_backends_start;
    1420:	4c0c      	ldr	r4, [pc, #48]	; (1454 <log_init+0x50>)
    1422:	4e0d      	ldr	r6, [pc, #52]	; (1458 <log_init+0x54>)
    1424:	1b36      	subs	r6, r6, r4
    1426:	1136      	asrs	r6, r6, #4
	for (i = 0; i < log_backend_count_get(); i++) {
    1428:	42b5      	cmp	r5, r6
    142a:	db00      	blt.n	142e <log_init+0x2a>
}
    142c:	bd70      	pop	{r4, r5, r6, pc}
		if (backend->autostart) {
    142e:	7b23      	ldrb	r3, [r4, #12]
    1430:	b153      	cbz	r3, 1448 <log_init+0x44>
			if (backend->api->init != NULL) {
    1432:	6823      	ldr	r3, [r4, #0]
    1434:	699b      	ldr	r3, [r3, #24]
    1436:	b10b      	cbz	r3, 143c <log_init+0x38>
				backend->api->init(backend);
    1438:	4620      	mov	r0, r4
    143a:	4798      	blx	r3
			log_backend_enable(backend,
    143c:	6863      	ldr	r3, [r4, #4]
    143e:	2204      	movs	r2, #4
    1440:	6819      	ldr	r1, [r3, #0]
    1442:	4620      	mov	r0, r4
    1444:	f000 f86a 	bl	151c <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    1448:	3501      	adds	r5, #1
    144a:	3410      	adds	r4, #16
    144c:	e7ec      	b.n	1428 <log_init+0x24>
    144e:	bf00      	nop
    1450:	200002ec 	.word	0x200002ec
    1454:	00006ea4 	.word	0x00006ea4
    1458:	00006ec4 	.word	0x00006ec4

0000145c <z_impl_log_panic>:
{
    145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (panic_mode) {
    145e:	4f0c      	ldr	r7, [pc, #48]	; (1490 <z_impl_log_panic+0x34>)
    1460:	783d      	ldrb	r5, [r7, #0]
    1462:	b94d      	cbnz	r5, 1478 <z_impl_log_panic+0x1c>
    1464:	4c0b      	ldr	r4, [pc, #44]	; (1494 <z_impl_log_panic+0x38>)
    1466:	4e0c      	ldr	r6, [pc, #48]	; (1498 <z_impl_log_panic+0x3c>)
	log_init();
    1468:	f7ff ffcc 	bl	1404 <log_init>
    146c:	1b36      	subs	r6, r6, r4
    146e:	1136      	asrs	r6, r6, #4
	for (int i = 0; i < log_backend_count_get(); i++) {
    1470:	42b5      	cmp	r5, r6
    1472:	db02      	blt.n	147a <z_impl_log_panic+0x1e>
	panic_mode = true;
    1474:	2301      	movs	r3, #1
    1476:	703b      	strb	r3, [r7, #0]
}
    1478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return backend->cb->active;
    147a:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    147c:	795b      	ldrb	r3, [r3, #5]
    147e:	b11b      	cbz	r3, 1488 <z_impl_log_panic+0x2c>
	backend->api->panic(backend);
    1480:	6823      	ldr	r3, [r4, #0]
    1482:	4620      	mov	r0, r4
    1484:	695b      	ldr	r3, [r3, #20]
    1486:	4798      	blx	r3
	for (int i = 0; i < log_backend_count_get(); i++) {
    1488:	3501      	adds	r5, #1
    148a:	3410      	adds	r4, #16
    148c:	e7f0      	b.n	1470 <z_impl_log_panic+0x14>
    148e:	bf00      	nop
    1490:	20000bf9 	.word	0x20000bf9
    1494:	00006ea4 	.word	0x00006ea4
    1498:	00006ec4 	.word	0x00006ec4

0000149c <z_log_notify_backend_enabled>:
	 */
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    149c:	4b01      	ldr	r3, [pc, #4]	; (14a4 <z_log_notify_backend_enabled+0x8>)
    149e:	2201      	movs	r2, #1
    14a0:	701a      	strb	r2, [r3, #0]
}
    14a2:	4770      	bx	lr
    14a4:	20000bf8 	.word	0x20000bf8

000014a8 <z_log_dropped>:
    14a8:	4b0c      	ldr	r3, [pc, #48]	; (14dc <z_log_dropped+0x34>)
    14aa:	f3bf 8f5b 	dmb	ish
    14ae:	e853 2f00 	ldrex	r2, [r3]
    14b2:	3201      	adds	r2, #1
    14b4:	e843 2100 	strex	r1, r2, [r3]
    14b8:	2900      	cmp	r1, #0
    14ba:	d1f8      	bne.n	14ae <z_log_dropped+0x6>
    14bc:	f3bf 8f5b 	dmb	ish
#endif

void z_log_dropped(bool buffered)
{
	atomic_inc(&dropped_cnt);
	if (buffered) {
    14c0:	b158      	cbz	r0, 14da <z_log_dropped+0x32>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    14c2:	f3bf 8f5b 	dmb	ish
    14c6:	4b06      	ldr	r3, [pc, #24]	; (14e0 <z_log_dropped+0x38>)
    14c8:	e853 2f00 	ldrex	r2, [r3]
    14cc:	3a01      	subs	r2, #1
    14ce:	e843 2100 	strex	r1, r2, [r3]
    14d2:	2900      	cmp	r1, #0
    14d4:	d1f8      	bne.n	14c8 <z_log_dropped+0x20>
    14d6:	f3bf 8f5b 	dmb	ish
		atomic_dec(&buffered_cnt);
	}
}
    14da:	4770      	bx	lr
    14dc:	200002e8 	.word	0x200002e8
    14e0:	200002e4 	.word	0x200002e4

000014e4 <z_log_msg2_commit>:
				K_MSEC(CONFIG_LOG_BLOCK_IN_THREAD_TIMEOUT_MS));
}

void z_log_msg2_commit(struct log_msg2 *msg)
{
	msg->hdr.timestamp = timestamp_func();
    14e4:	4b05      	ldr	r3, [pc, #20]	; (14fc <z_log_msg2_commit+0x18>)
{
    14e6:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    14e8:	681b      	ldr	r3, [r3, #0]
{
    14ea:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    14ec:	4798      	blx	r3
	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		union log_msgs msgs = {
			.msg2 = (union log_msg2_generic *)msg
		};

		msg_process(msgs, false);
    14ee:	2100      	movs	r1, #0
	msg->hdr.timestamp = timestamp_func();
    14f0:	60a0      	str	r0, [r4, #8]
		msg_process(msgs, false);
    14f2:	4620      	mov	r0, r4
		return;
	}

	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
	z_log_msg_post_finalize();
}
    14f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		msg_process(msgs, false);
    14f8:	f7ff bf50 	b.w	139c <msg_process>
    14fc:	20000008 	.word	0x20000008

00001500 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    1500:	4a04      	ldr	r2, [pc, #16]	; (1514 <log_source_name_get+0x14>)
    1502:	4b05      	ldr	r3, [pc, #20]	; (1518 <log_source_name_get+0x18>)
    1504:	1a9b      	subs	r3, r3, r2
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    1506:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
	return __log_const_start[source_id].name;
    150a:	bf34      	ite	cc
    150c:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    1510:	2000      	movcs	r0, #0
}
    1512:	4770      	bx	lr
    1514:	00006e54 	.word	0x00006e54
    1518:	00006ea4 	.word	0x00006ea4

0000151c <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    151c:	4a05      	ldr	r2, [pc, #20]	; (1534 <log_backend_enable+0x18>)
	backend->cb->id = id;
    151e:	6843      	ldr	r3, [r0, #4]
    1520:	1a80      	subs	r0, r0, r2
    1522:	1100      	asrs	r0, r0, #4
    1524:	3001      	adds	r0, #1
	backend->cb->active = true;
    1526:	2201      	movs	r2, #1

	if (!IS_ENABLED(CONFIG_LOG1)) {
		__ASSERT(backend->api->process, "Backend does not support v2 API");
	}

	log_backend_id_set(backend, id);
    1528:	7118      	strb	r0, [r3, #4]
	backend->cb->ctx = ctx;
    152a:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    152c:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
    152e:	f7ff bfb5 	b.w	149c <z_log_notify_backend_enabled>
    1532:	bf00      	nop
    1534:	00006ea4 	.word	0x00006ea4

00001538 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    1538:	b40e      	push	{r1, r2, r3}
    153a:	b503      	push	{r0, r1, lr}
    153c:	ab03      	add	r3, sp, #12
    153e:	4601      	mov	r1, r0
    1540:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    1544:	4804      	ldr	r0, [pc, #16]	; (1558 <print_formatted+0x20>)
	va_start(args, fmt);
    1546:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    1548:	f7ff fb52 	bl	bf0 <cbvprintf>
	va_end(args);

	return length;
}
    154c:	b002      	add	sp, #8
    154e:	f85d eb04 	ldr.w	lr, [sp], #4
    1552:	b003      	add	sp, #12
    1554:	4770      	bx	lr
    1556:	bf00      	nop
    1558:	000060c3 	.word	0x000060c3

0000155c <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, log_timestamp_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
    155c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1560:	b087      	sub	sp, #28
    1562:	461c      	mov	r4, r3
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    1564:	f001 0301 	and.w	r3, r1, #1
{
    1568:	9205      	str	r2, [sp, #20]
    156a:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
    156e:	f9bd a048 	ldrsh.w	sl, [sp, #72]	; 0x48
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    1572:	9304      	str	r3, [sp, #16]
{
    1574:	4607      	mov	r7, r0
    1576:	4688      	mov	r8, r1
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    1578:	f001 0b02 	and.w	fp, r1, #2
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    157c:	f001 0608 	and.w	r6, r1, #8
	const char *tag = z_log_get_tag();
    1580:	f004 fd9d 	bl	60be <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
    1584:	4602      	mov	r2, r0
    1586:	2800      	cmp	r0, #0
    1588:	d044      	beq.n	1614 <prefix_print+0xb8>
		length += print_formatted(output, "%s ", tag);
    158a:	493a      	ldr	r1, [pc, #232]	; (1674 <prefix_print+0x118>)
    158c:	4638      	mov	r0, r7
    158e:	f7ff ffd3 	bl	1538 <print_formatted>
    1592:	4605      	mov	r5, r0
	}

	if (stamp) {
    1594:	f1bb 0f00 	cmp.w	fp, #0
    1598:	d008      	beq.n	15ac <prefix_print+0x50>
	if (!format) {
    159a:	f018 0f44 	tst.w	r8, #68	; 0x44
    159e:	d13b      	bne.n	1618 <prefix_print+0xbc>
		length = print_formatted(output, "[%08lu] ", timestamp);
    15a0:	4935      	ldr	r1, [pc, #212]	; (1678 <prefix_print+0x11c>)
    15a2:	4622      	mov	r2, r4
    15a4:	4638      	mov	r0, r7
    15a6:	f7ff ffc7 	bl	1538 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    15aa:	4405      	add	r5, r0
	if (color) {
    15ac:	9b04      	ldr	r3, [sp, #16]
    15ae:	b153      	cbz	r3, 15c6 <prefix_print+0x6a>
		const char *log_color = start && (colors[level] != NULL) ?
    15b0:	4b32      	ldr	r3, [pc, #200]	; (167c <prefix_print+0x120>)
		print_formatted(output, "%s", log_color);
    15b2:	4933      	ldr	r1, [pc, #204]	; (1680 <prefix_print+0x124>)
		const char *log_color = start && (colors[level] != NULL) ?
    15b4:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
		print_formatted(output, "%s", log_color);
    15b8:	4b32      	ldr	r3, [pc, #200]	; (1684 <prefix_print+0x128>)
    15ba:	4638      	mov	r0, r7
    15bc:	2a00      	cmp	r2, #0
    15be:	bf08      	it	eq
    15c0:	461a      	moveq	r2, r3
    15c2:	f7ff ffb9 	bl	1538 <print_formatted>
	if (level_on) {
    15c6:	b13e      	cbz	r6, 15d8 <prefix_print+0x7c>
		total += print_formatted(output, "<%s> ", severity[level]);
    15c8:	4b2f      	ldr	r3, [pc, #188]	; (1688 <prefix_print+0x12c>)
    15ca:	4930      	ldr	r1, [pc, #192]	; (168c <prefix_print+0x130>)
    15cc:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
    15d0:	4638      	mov	r0, r7
    15d2:	f7ff ffb1 	bl	1538 <print_formatted>
    15d6:	4606      	mov	r6, r0
	if (source_id >= 0) {
    15d8:	f1ba 0f00 	cmp.w	sl, #0
    15dc:	db16      	blt.n	160c <prefix_print+0xb0>
		total += print_formatted(output,
    15de:	9b05      	ldr	r3, [sp, #20]
    15e0:	2b00      	cmp	r3, #0
    15e2:	d045      	beq.n	1670 <prefix_print+0x114>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    15e4:	2301      	movs	r3, #1
    15e6:	fa03 f909 	lsl.w	r9, r3, r9
		total += print_formatted(output,
    15ea:	4b29      	ldr	r3, [pc, #164]	; (1690 <prefix_print+0x134>)
    15ec:	4c29      	ldr	r4, [pc, #164]	; (1694 <prefix_print+0x138>)
    15ee:	f019 0f10 	tst.w	r9, #16
    15f2:	bf18      	it	ne
    15f4:	461c      	movne	r4, r3
    15f6:	4651      	mov	r1, sl
    15f8:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
    15fc:	f7ff ff80 	bl	1500 <log_source_name_get>
    1600:	4621      	mov	r1, r4
    1602:	4602      	mov	r2, r0
    1604:	4638      	mov	r0, r7
    1606:	f7ff ff97 	bl	1538 <print_formatted>
    160a:	4406      	add	r6, r0
	length += ids_print(output, level_on, func_on,
			domain_id, source_id, level);


	return length;
}
    160c:	1970      	adds	r0, r6, r5
    160e:	b007      	add	sp, #28
    1610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
    1614:	4605      	mov	r5, r0
    1616:	e7bd      	b.n	1594 <prefix_print+0x38>
	} else if (freq != 0U) {
    1618:	4b1f      	ldr	r3, [pc, #124]	; (1698 <prefix_print+0x13c>)
    161a:	6818      	ldr	r0, [r3, #0]
    161c:	2800      	cmp	r0, #0
    161e:	d0c4      	beq.n	15aa <prefix_print+0x4e>
		timestamp /= timestamp_div;
    1620:	4b1e      	ldr	r3, [pc, #120]	; (169c <prefix_print+0x140>)
		ms = (remainder * 1000U) / freq;
    1622:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		timestamp /= timestamp_div;
    1626:	681b      	ldr	r3, [r3, #0]
    1628:	fbb4 f4f3 	udiv	r4, r4, r3
		total_seconds = timestamp / freq;
    162c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    1630:	fbb4 f3f0 	udiv	r3, r4, r0
		remainder = timestamp % freq;
    1634:	fb00 4413 	mls	r4, r0, r3, r4
		ms = (remainder * 1000U) / freq;
    1638:	fb08 f404 	mul.w	r4, r8, r4
		mins = seconds / 60U;
    163c:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    1640:	fbb3 f2f1 	udiv	r2, r3, r1
    1644:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1648:	fbb4 fef0 	udiv	lr, r4, r0
		mins = seconds / 60U;
    164c:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1650:	fb00 441e 	mls	r4, r0, lr, r4
				length = print_formatted(output,
    1654:	fb0c 1113 	mls	r1, ip, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1658:	fb08 f404 	mul.w	r4, r8, r4
				length = print_formatted(output,
    165c:	9100      	str	r1, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    165e:	fbb4 f0f0 	udiv	r0, r4, r0
				length = print_formatted(output,
    1662:	490f      	ldr	r1, [pc, #60]	; (16a0 <prefix_print+0x144>)
    1664:	e9cd e001 	strd	lr, r0, [sp, #4]
    1668:	4638      	mov	r0, r7
    166a:	f7ff ff65 	bl	1538 <print_formatted>
    166e:	e79c      	b.n	15aa <prefix_print+0x4e>
		total += print_formatted(output,
    1670:	4c08      	ldr	r4, [pc, #32]	; (1694 <prefix_print+0x138>)
    1672:	e7c0      	b.n	15f6 <prefix_print+0x9a>
    1674:	00007386 	.word	0x00007386
    1678:	0000738a 	.word	0x0000738a
    167c:	00006f14 	.word	0x00006f14
    1680:	000078f1 	.word	0x000078f1
    1684:	00007378 	.word	0x00007378
    1688:	00006f28 	.word	0x00006f28
    168c:	000073af 	.word	0x000073af
    1690:	00007382 	.word	0x00007382
    1694:	0000737d 	.word	0x0000737d
    1698:	200002f0 	.word	0x200002f0
    169c:	200002f4 	.word	0x200002f4
    16a0:	00007393 	.word	0x00007393

000016a4 <hexdump_line_print>:
{
    16a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    16a8:	461d      	mov	r5, r3
    16aa:	9b08      	ldr	r3, [sp, #32]
    16ac:	4617      	mov	r7, r2
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    16ae:	06da      	lsls	r2, r3, #27
{
    16b0:	4604      	mov	r4, r0
    16b2:	460e      	mov	r6, r1
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    16b4:	d405      	bmi.n	16c2 <hexdump_line_print+0x1e>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    16b6:	0699      	lsls	r1, r3, #26
		print_formatted(ctx, "\n");
    16b8:	bf4c      	ite	mi
    16ba:	492a      	ldrmi	r1, [pc, #168]	; (1764 <hexdump_line_print+0xc0>)
		print_formatted(ctx, "\r\n");
    16bc:	492a      	ldrpl	r1, [pc, #168]	; (1768 <hexdump_line_print+0xc4>)
    16be:	f7ff ff3b 	bl	1538 <print_formatted>
		print_formatted(output, " ");
    16c2:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 176c <hexdump_line_print+0xc8>
{
    16c6:	f04f 0800 	mov.w	r8, #0
	for (int i = 0; i < prefix_offset; i++) {
    16ca:	45a8      	cmp	r8, r5
    16cc:	db2a      	blt.n	1724 <hexdump_line_print+0x80>
			print_formatted(output, "   ");
    16ce:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 1770 <hexdump_line_print+0xcc>
			print_formatted(output, "%02x ", data[i]);
    16d2:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 1774 <hexdump_line_print+0xd0>
			print_formatted(output, " ");
    16d6:	f8df a094 	ldr.w	sl, [pc, #148]	; 176c <hexdump_line_print+0xc8>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    16da:	2500      	movs	r5, #0
		if (i < length) {
    16dc:	42bd      	cmp	r5, r7
    16de:	d22f      	bcs.n	1740 <hexdump_line_print+0x9c>
			print_formatted(output, "%02x ", data[i]);
    16e0:	5d72      	ldrb	r2, [r6, r5]
    16e2:	4649      	mov	r1, r9
    16e4:	4620      	mov	r0, r4
    16e6:	f7ff ff27 	bl	1538 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    16ea:	3501      	adds	r5, #1
    16ec:	2d10      	cmp	r5, #16
    16ee:	d120      	bne.n	1732 <hexdump_line_print+0x8e>
	print_formatted(output, "|");
    16f0:	4921      	ldr	r1, [pc, #132]	; (1778 <hexdump_line_print+0xd4>)
			print_formatted(output, " ");
    16f2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 176c <hexdump_line_print+0xc8>
			print_formatted(output, "%c",
    16f6:	f8df 9084 	ldr.w	r9, [pc, #132]	; 177c <hexdump_line_print+0xd8>
	print_formatted(output, "|");
    16fa:	4620      	mov	r0, r4
    16fc:	f7ff ff1c 	bl	1538 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1700:	2500      	movs	r5, #0
		if (i < length) {
    1702:	42af      	cmp	r7, r5
    1704:	d928      	bls.n	1758 <hexdump_line_print+0xb4>
			char c = (char)data[i];
    1706:	5d72      	ldrb	r2, [r6, r5]
	return (int)((((unsigned)c) >= ' ') &&
    1708:	f1a2 0320 	sub.w	r3, r2, #32
    170c:	2b5f      	cmp	r3, #95	; 0x5f
			print_formatted(output, "%c",
    170e:	bf28      	it	cs
    1710:	222e      	movcs	r2, #46	; 0x2e
    1712:	4649      	mov	r1, r9
    1714:	4620      	mov	r0, r4
    1716:	f7ff ff0f 	bl	1538 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    171a:	3501      	adds	r5, #1
    171c:	2d10      	cmp	r5, #16
    171e:	d114      	bne.n	174a <hexdump_line_print+0xa6>
}
    1720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		print_formatted(output, " ");
    1724:	4649      	mov	r1, r9
    1726:	4620      	mov	r0, r4
    1728:	f7ff ff06 	bl	1538 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    172c:	f108 0801 	add.w	r8, r8, #1
    1730:	e7cb      	b.n	16ca <hexdump_line_print+0x26>
		if (i > 0 && !(i % 8)) {
    1732:	076a      	lsls	r2, r5, #29
    1734:	d1d2      	bne.n	16dc <hexdump_line_print+0x38>
			print_formatted(output, " ");
    1736:	4651      	mov	r1, sl
    1738:	4620      	mov	r0, r4
    173a:	f7ff fefd 	bl	1538 <print_formatted>
    173e:	e7cd      	b.n	16dc <hexdump_line_print+0x38>
			print_formatted(output, "   ");
    1740:	4641      	mov	r1, r8
    1742:	4620      	mov	r0, r4
    1744:	f7ff fef8 	bl	1538 <print_formatted>
    1748:	e7cf      	b.n	16ea <hexdump_line_print+0x46>
		if (i > 0 && !(i % 8)) {
    174a:	076b      	lsls	r3, r5, #29
    174c:	d1d9      	bne.n	1702 <hexdump_line_print+0x5e>
			print_formatted(output, " ");
    174e:	4641      	mov	r1, r8
    1750:	4620      	mov	r0, r4
    1752:	f7ff fef1 	bl	1538 <print_formatted>
    1756:	e7d4      	b.n	1702 <hexdump_line_print+0x5e>
			print_formatted(output, " ");
    1758:	4641      	mov	r1, r8
    175a:	4620      	mov	r0, r4
    175c:	f7ff feec 	bl	1538 <print_formatted>
    1760:	e7db      	b.n	171a <hexdump_line_print+0x76>
    1762:	bf00      	nop
    1764:	000073b6 	.word	0x000073b6
    1768:	000073b5 	.word	0x000073b5
    176c:	000073c0 	.word	0x000073c0
    1770:	000073be 	.word	0x000073be
    1774:	000073b8 	.word	0x000073b8
    1778:	000073c2 	.word	0x000073c2
    177c:	000073c4 	.word	0x000073c4

00001780 <postfix_print>:

static void postfix_print(const struct log_output *output,
			  uint32_t flags, uint8_t level)
{
    1780:	b538      	push	{r3, r4, r5, lr}
    1782:	460c      	mov	r4, r1
	if (color) {
    1784:	07e1      	lsls	r1, r4, #31
{
    1786:	4605      	mov	r5, r0
	if (color) {
    1788:	d503      	bpl.n	1792 <postfix_print+0x12>
		print_formatted(output, "%s", log_color);
    178a:	4a08      	ldr	r2, [pc, #32]	; (17ac <postfix_print+0x2c>)
    178c:	4908      	ldr	r1, [pc, #32]	; (17b0 <postfix_print+0x30>)
    178e:	f7ff fed3 	bl	1538 <print_formatted>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    1792:	06e2      	lsls	r2, r4, #27
    1794:	d408      	bmi.n	17a8 <postfix_print+0x28>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    1796:	06a3      	lsls	r3, r4, #26
		print_formatted(ctx, "\r\n");
    1798:	4628      	mov	r0, r5
		print_formatted(ctx, "\n");
    179a:	bf4c      	ite	mi
    179c:	4905      	ldrmi	r1, [pc, #20]	; (17b4 <postfix_print+0x34>)
		print_formatted(ctx, "\r\n");
    179e:	4906      	ldrpl	r1, [pc, #24]	; (17b8 <postfix_print+0x38>)
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
			      level);
	newline_print(output, flags);
}
    17a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		print_formatted(ctx, "\r\n");
    17a4:	f7ff bec8 	b.w	1538 <print_formatted>
}
    17a8:	bd38      	pop	{r3, r4, r5, pc}
    17aa:	bf00      	nop
    17ac:	00007378 	.word	0x00007378
    17b0:	000078f1 	.word	0x000078f1
    17b4:	000073b6 	.word	0x000073b6
    17b8:	000073b5 	.word	0x000073b5

000017bc <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
    17bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg2_get_level(struct log_msg2 *msg)
{
	return msg->hdr.desc.level;
    17c0:	880b      	ldrh	r3, [r1, #0]
	log_timestamp_t timestamp = log_msg2_get_timestamp(msg);
	uint8_t level = log_msg2_get_level(msg);
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;

	if (!raw_string) {
    17c2:	f413 7fe0 	tst.w	r3, #448	; 0x1c0
{
    17c6:	4606      	mov	r6, r0
    17c8:	460c      	mov	r4, r1
    17ca:	4690      	mov	r8, r2
    17cc:	f3c3 1982 	ubfx	r9, r3, #6, #3
	if (!raw_string) {
    17d0:	d04d      	beq.n	186e <log_output_msg2_process+0xb2>
	return msg->hdr.desc.domain;
    17d2:	780a      	ldrb	r2, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg2_get_source(struct log_msg2 *msg)
{
	return msg->hdr.source;
    17d4:	684b      	ldr	r3, [r1, #4]
	return msg->hdr.desc.domain;
    17d6:	f3c2 02c2 	ubfx	r2, r2, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
    17da:	2b00      	cmp	r3, #0
    17dc:	d044      	beq.n	1868 <log_output_msg2_process+0xac>
    17de:	4925      	ldr	r1, [pc, #148]	; (1874 <log_output_msg2_process+0xb8>)
    17e0:	1a5b      	subs	r3, r3, r1
    17e2:	f343 03cf 	sbfx	r3, r3, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
    17e6:	e9cd 2301 	strd	r2, r3, [sp, #4]
    17ea:	f8cd 9000 	str.w	r9, [sp]
    17ee:	68a3      	ldr	r3, [r4, #8]
    17f0:	2200      	movs	r2, #0
    17f2:	4641      	mov	r1, r8
    17f4:	4630      	mov	r0, r6
    17f6:	f7ff feb1 	bl	155c <prefix_print>
    17fa:	4682      	mov	sl, r0
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;

	return msg->data;
    17fc:	4625      	mov	r5, r4
	*len = msg->hdr.desc.package_len;
    17fe:	f855 3b10 	ldr.w	r3, [r5], #16
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
    1802:	f3c3 2349 	ubfx	r3, r3, #9, #10
    1806:	b153      	cbz	r3, 181e <log_output_msg2_process+0x62>
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    1808:	4f1b      	ldr	r7, [pc, #108]	; (1878 <log_output_msg2_process+0xbc>)
    180a:	481c      	ldr	r0, [pc, #112]	; (187c <log_output_msg2_process+0xc0>)
    180c:	491c      	ldr	r1, [pc, #112]	; (1880 <log_output_msg2_process+0xc4>)
    180e:	462b      	mov	r3, r5
    1810:	4632      	mov	r2, r6
    1812:	f1b9 0f00 	cmp.w	r9, #0
    1816:	bf08      	it	eq
    1818:	4638      	moveq	r0, r7
    181a:	f004 facd 	bl	5db8 <cbpprintf_external>
	*len = msg->hdr.desc.data_len;
    181e:	8867      	ldrh	r7, [r4, #2]
    1820:	f3c7 07cb 	ubfx	r7, r7, #3, #12
		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
    1824:	b197      	cbz	r7, 184c <log_output_msg2_process+0x90>
	return msg->data + msg->hdr.desc.package_len;
    1826:	6823      	ldr	r3, [r4, #0]
    1828:	f3c3 2349 	ubfx	r3, r3, #9, #10
    182c:	441d      	add	r5, r3
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    182e:	2f10      	cmp	r7, #16
    1830:	463c      	mov	r4, r7
    1832:	bf28      	it	cs
    1834:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
    1836:	4629      	mov	r1, r5
    1838:	f8cd 8000 	str.w	r8, [sp]
    183c:	4653      	mov	r3, sl
    183e:	4622      	mov	r2, r4
    1840:	4630      	mov	r0, r6
    1842:	f7ff ff2f 	bl	16a4 <hexdump_line_print>
	} while (len);
    1846:	1b3f      	subs	r7, r7, r4
		data += length;
    1848:	4425      	add	r5, r4
	} while (len);
    184a:	d1f0      	bne.n	182e <log_output_msg2_process+0x72>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
    184c:	f1b9 0f00 	cmp.w	r9, #0
    1850:	d004      	beq.n	185c <log_output_msg2_process+0xa0>
		postfix_print(output, flags, level);
    1852:	464a      	mov	r2, r9
    1854:	4641      	mov	r1, r8
    1856:	4630      	mov	r0, r6
    1858:	f7ff ff92 	bl	1780 <postfix_print>
	}

	log_output_flush(output);
    185c:	4630      	mov	r0, r6
}
    185e:	b004      	add	sp, #16
    1860:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	log_output_flush(output);
    1864:	f004 bc55 	b.w	6112 <log_output_flush>
		int16_t source_id = source ?
    1868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    186c:	e7bb      	b.n	17e6 <log_output_msg2_process+0x2a>
		prefix_offset = 0;
    186e:	46ca      	mov	sl, r9
    1870:	e7c4      	b.n	17fc <log_output_msg2_process+0x40>
    1872:	bf00      	nop
    1874:	00006e54 	.word	0x00006e54
    1878:	000060df 	.word	0x000060df
    187c:	000060c3 	.word	0x000060c3
    1880:	00000bf1 	.word	0x00000bf1

00001884 <log_output_timestamp_freq_set>:
		     output->control_block->ctx);
}

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
    1884:	4a08      	ldr	r2, [pc, #32]	; (18a8 <log_output_timestamp_freq_set+0x24>)
{
    1886:	b510      	push	{r4, lr}
	timestamp_div = 1U;
    1888:	2301      	movs	r3, #1
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    188a:	4c08      	ldr	r4, [pc, #32]	; (18ac <log_output_timestamp_freq_set+0x28>)
	timestamp_div = 1U;
    188c:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
    188e:	2100      	movs	r1, #0
    1890:	42a0      	cmp	r0, r4
    1892:	d804      	bhi.n	189e <log_output_timestamp_freq_set+0x1a>
    1894:	b101      	cbz	r1, 1898 <log_output_timestamp_freq_set+0x14>
    1896:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    1898:	4b05      	ldr	r3, [pc, #20]	; (18b0 <log_output_timestamp_freq_set+0x2c>)
    189a:	6018      	str	r0, [r3, #0]
}
    189c:	bd10      	pop	{r4, pc}
		frequency /= 2U;
    189e:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    18a0:	005b      	lsls	r3, r3, #1
    18a2:	2101      	movs	r1, #1
    18a4:	e7f4      	b.n	1890 <log_output_timestamp_freq_set+0xc>
    18a6:	bf00      	nop
    18a8:	200002f4 	.word	0x200002f4
    18ac:	000f4240 	.word	0x000f4240
    18b0:	200002f0 	.word	0x200002f0

000018b4 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    18b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    18b8:	b085      	sub	sp, #20
    18ba:	af02      	add	r7, sp, #8
    18bc:	4699      	mov	r9, r3
    18be:	e9d7 3a0e 	ldrd	r3, sl, [r7, #56]	; 0x38
    18c2:	e9d7 6b0c 	ldrd	r6, fp, [r7, #48]	; 0x30
    18c6:	4605      	mov	r5, r0
    18c8:	4688      	mov	r8, r1
    18ca:	4614      	mov	r4, r2
	int plen;

	if (fmt) {
    18cc:	b393      	cbz	r3, 1934 <z_impl_z_log_msg2_runtime_vcreate+0x80>
		va_list ap2;

		va_copy(ap2, ap);
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    18ce:	2110      	movs	r1, #16
    18d0:	f8cd a000 	str.w	sl, [sp]
    18d4:	465a      	mov	r2, fp
    18d6:	2000      	movs	r0, #0
		va_copy(ap2, ap);
    18d8:	f8c7 a004 	str.w	sl, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    18dc:	f7fe fe66 	bl	5ac <cbvprintf_package>
    18e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    18e2:	4601      	mov	r1, r0
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
	struct log_msg2 *msg;
	uint8_t *pkg;
	struct log_msg2_desc desc =
    18e4:	f004 0207 	and.w	r2, r4, #7
    18e8:	f005 0407 	and.w	r4, r5, #7
    18ec:	00e4      	lsls	r4, r4, #3
    18ee:	ea44 1482 	orr.w	r4, r4, r2, lsl #6
    18f2:	4a11      	ldr	r2, [pc, #68]	; (1938 <z_impl_z_log_msg2_runtime_vcreate+0x84>)
    18f4:	4d11      	ldr	r5, [pc, #68]	; (193c <z_impl_z_log_msg2_runtime_vcreate+0x88>)
    18f6:	ea02 42c6 	and.w	r2, r2, r6, lsl #19
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    18fa:	3617      	adds	r6, #23
    18fc:	440e      	add	r6, r1
	struct log_msg2_desc desc =
    18fe:	ea05 2541 	and.w	r5, r5, r1, lsl #9
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
    1902:	f026 0607 	bic.w	r6, r6, #7
	struct log_msg2_desc desc =
    1906:	432c      	orrs	r4, r5
		msg = alloca(msg_wlen * sizeof(int));
    1908:	ebad 0d06 	sub.w	sp, sp, r6
	struct log_msg2_desc desc =
    190c:	4314      	orrs	r4, r2
		msg = alloca(msg_wlen * sizeof(int));
    190e:	ad02      	add	r5, sp, #8
		pkg = msg->data;
	}

	if (pkg && fmt) {
    1910:	b133      	cbz	r3, 1920 <z_impl_z_log_msg2_runtime_vcreate+0x6c>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    1912:	f8cd a000 	str.w	sl, [sp]
    1916:	465a      	mov	r2, fp
    1918:	f105 0010 	add.w	r0, r5, #16
    191c:	f7fe fe46 	bl	5ac <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg2_finalize(msg, source, desc, data);
    1920:	464b      	mov	r3, r9
    1922:	4622      	mov	r2, r4
    1924:	4641      	mov	r1, r8
    1926:	4628      	mov	r0, r5
    1928:	f004 fc00 	bl	612c <z_log_msg2_finalize>
	}
}
    192c:	370c      	adds	r7, #12
    192e:	46bd      	mov	sp, r7
    1930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
    1934:	4619      	mov	r1, r3
    1936:	e7d5      	b.n	18e4 <z_impl_z_log_msg2_runtime_vcreate+0x30>
    1938:	7ff80000 	.word	0x7ff80000
    193c:	0007fe00 	.word	0x0007fe00

00001940 <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
    1940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
			uart_poll_out(uart_dev, data[i]);
    1942:	4f07      	ldr	r7, [pc, #28]	; (1960 <char_out+0x20>)
{
    1944:	460d      	mov	r5, r1
    1946:	4604      	mov	r4, r0
    1948:	1846      	adds	r6, r0, r1
		for (size_t i = 0; i < length; i++) {
    194a:	42b4      	cmp	r4, r6
    194c:	d101      	bne.n	1952 <char_out+0x12>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
    194e:	4628      	mov	r0, r5
    1950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uart_poll_out(uart_dev, data[i]);
    1952:	6838      	ldr	r0, [r7, #0]
    1954:	f814 1b01 	ldrb.w	r1, [r4], #1
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1958:	6883      	ldr	r3, [r0, #8]
    195a:	685b      	ldr	r3, [r3, #4]
    195c:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
    195e:	e7f4      	b.n	194a <char_out+0xa>
    1960:	20000310 	.word	0x20000310

00001964 <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    1964:	4b01      	ldr	r3, [pc, #4]	; (196c <format_set+0x8>)
	return 0;
}
    1966:	2000      	movs	r0, #0
	log_format_current = log_type;
    1968:	6019      	str	r1, [r3, #0]
}
    196a:	4770      	bx	lr
    196c:	20000300 	.word	0x20000300

00001970 <log_backend_uart_init>:

static void log_backend_uart_init(struct log_backend const *const backend)
{
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1970:	4b01      	ldr	r3, [pc, #4]	; (1978 <log_backend_uart_init+0x8>)
    1972:	4a02      	ldr	r2, [pc, #8]	; (197c <log_backend_uart_init+0xc>)
    1974:	601a      	str	r2, [r3, #0]
		} else {
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
				"Fallback to polling.", err);
		}
	}
}
    1976:	4770      	bx	lr
    1978:	20000310 	.word	0x20000310
    197c:	00006ca4 	.word	0x00006ca4

00001980 <panic>:

static void panic(struct log_backend const *const backend)
{
	in_panic = true;
    1980:	4b02      	ldr	r3, [pc, #8]	; (198c <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    1982:	4803      	ldr	r0, [pc, #12]	; (1990 <panic+0x10>)
    1984:	2201      	movs	r2, #1
    1986:	701a      	strb	r2, [r3, #0]
    1988:	f004 bbc3 	b.w	6112 <log_output_flush>
    198c:	20000bfa 	.word	0x20000bfa
    1990:	00006f5c 	.word	0x00006f5c

00001994 <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    1994:	4b06      	ldr	r3, [pc, #24]	; (19b0 <process+0x1c>)
{
    1996:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    1998:	6818      	ldr	r0, [r3, #0]
{
    199a:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    199c:	f7ff fd18 	bl	13d0 <log_format_func_t_get>
	log_output_func(&log_output_uart, &msg->log, flags);
    19a0:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    19a2:	4603      	mov	r3, r0
}
    19a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_uart, &msg->log, flags);
    19a8:	4802      	ldr	r0, [pc, #8]	; (19b4 <process+0x20>)
    19aa:	220f      	movs	r2, #15
    19ac:	4718      	bx	r3
    19ae:	bf00      	nop
    19b0:	20000300 	.word	0x20000300
    19b4:	00006f5c 	.word	0x00006f5c

000019b8 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    19b8:	4b01      	ldr	r3, [pc, #4]	; (19c0 <log_backend_rtt_init+0x8>)
    19ba:	2201      	movs	r2, #1
    19bc:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    19be:	4770      	bx	lr
    19c0:	20000bfd 	.word	0x20000bfd

000019c4 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    19c4:	4b01      	ldr	r3, [pc, #4]	; (19cc <format_set+0x8>)
	return 0;
}
    19c6:	2000      	movs	r0, #0
	log_format_current = log_type;
    19c8:	6019      	str	r1, [r3, #0]
}
    19ca:	4770      	bx	lr
    19cc:	2000031c 	.word	0x2000031c

000019d0 <panic>:
	panic_mode = true;
    19d0:	4b02      	ldr	r3, [pc, #8]	; (19dc <panic+0xc>)
    19d2:	4803      	ldr	r0, [pc, #12]	; (19e0 <panic+0x10>)
    19d4:	2201      	movs	r2, #1
    19d6:	701a      	strb	r2, [r3, #0]
    19d8:	f004 bb9b 	b.w	6112 <log_output_flush>
    19dc:	20000bfe 	.word	0x20000bfe
    19e0:	00006f8c 	.word	0x00006f8c

000019e4 <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    19e4:	4b06      	ldr	r3, [pc, #24]	; (1a00 <process+0x1c>)
{
    19e6:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    19e8:	6818      	ldr	r0, [r3, #0]
{
    19ea:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    19ec:	f7ff fcf0 	bl	13d0 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    19f0:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    19f2:	4603      	mov	r3, r0
}
    19f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    19f8:	4802      	ldr	r0, [pc, #8]	; (1a04 <process+0x20>)
    19fa:	220f      	movs	r2, #15
    19fc:	4718      	bx	r3
    19fe:	bf00      	nop
    1a00:	2000031c 	.word	0x2000031c
    1a04:	00006f8c 	.word	0x00006f8c

00001a08 <data_out_block_mode>:
{
    1a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a0a:	4d19      	ldr	r5, [pc, #100]	; (1a70 <data_out_block_mode+0x68>)
    1a0c:	4607      	mov	r7, r0
    1a0e:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    1a10:	2404      	movs	r4, #4
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    1a12:	4632      	mov	r2, r6
    1a14:	4639      	mov	r1, r7
    1a16:	2000      	movs	r0, #0
    1a18:	f002 ff90 	bl	493c <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    1a1c:	b1c8      	cbz	r0, 1a52 <data_out_block_mode+0x4a>
	host_present = true;
    1a1e:	2301      	movs	r3, #1
    1a20:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    1a22:	4b14      	ldr	r3, [pc, #80]	; (1a74 <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    1a24:	781b      	ldrb	r3, [r3, #0]
    1a26:	b92b      	cbnz	r3, 1a34 <data_out_block_mode+0x2c>
}
    1a28:	4630      	mov	r0, r6
    1a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    1a2c:	b95c      	cbnz	r4, 1a46 <data_out_block_mode+0x3e>
		host_present = false;
    1a2e:	702c      	strb	r4, [r5, #0]
    1a30:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    1a34:	2000      	movs	r0, #0
    1a36:	f002 ffcd 	bl	49d4 <SEGGER_RTT_HasDataUp>
    1a3a:	2800      	cmp	r0, #0
    1a3c:	d0f4      	beq.n	1a28 <data_out_block_mode+0x20>
    1a3e:	782b      	ldrb	r3, [r5, #0]
    1a40:	2b00      	cmp	r3, #0
    1a42:	d1f3      	bne.n	1a2c <data_out_block_mode+0x24>
    1a44:	e7f0      	b.n	1a28 <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    1a46:	3c01      	subs	r4, #1
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_BUSY_WAIT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_busy_wait(usec_to_wait);
    1a48:	f241 3088 	movw	r0, #5000	; 0x1388
    1a4c:	f005 f8b8 	bl	6bc0 <z_impl_k_busy_wait>
}
    1a50:	e7f0      	b.n	1a34 <data_out_block_mode+0x2c>
		} else if (host_present) {
    1a52:	782b      	ldrb	r3, [r5, #0]
    1a54:	b113      	cbz	r3, 1a5c <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    1a56:	3c01      	subs	r4, #1
    1a58:	d104      	bne.n	1a64 <data_out_block_mode+0x5c>
		host_present = false;
    1a5a:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    1a5c:	782b      	ldrb	r3, [r5, #0]
    1a5e:	2b00      	cmp	r3, #0
    1a60:	d1d7      	bne.n	1a12 <data_out_block_mode+0xa>
    1a62:	e7e1      	b.n	1a28 <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    1a64:	f241 3088 	movw	r0, #5000	; 0x1388
    1a68:	f005 f8aa 	bl	6bc0 <z_impl_k_busy_wait>
}
    1a6c:	e7f6      	b.n	1a5c <data_out_block_mode+0x54>
    1a6e:	bf00      	nop
    1a70:	20000bfd 	.word	0x20000bfd
    1a74:	20000bfe 	.word	0x20000bfe

00001a78 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1a7c:	4605      	mov	r5, r0
    1a7e:	f04f 0320 	mov.w	r3, #32
    1a82:	f3ef 8611 	mrs	r6, BASEPRI
    1a86:	f383 8812 	msr	BASEPRI_MAX, r3
    1a8a:	f3bf 8f6f 	isb	sy
	return list->head;
    1a8e:	4b0e      	ldr	r3, [pc, #56]	; (1ac8 <pm_state_notify+0x50>)
    1a90:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1a92:	b19c      	cbz	r4, 1abc <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1a94:	4f0d      	ldr	r7, [pc, #52]	; (1acc <pm_state_notify+0x54>)
    1a96:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1ad0 <pm_state_notify+0x58>
    1a9a:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    1a9e:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    1aa2:	2d00      	cmp	r5, #0
    1aa4:	bf08      	it	eq
    1aa6:	4613      	moveq	r3, r2
		if (callback) {
    1aa8:	b12b      	cbz	r3, 1ab6 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1aaa:	f898 2014 	ldrb.w	r2, [r8, #20]
    1aae:	fb09 f202 	mul.w	r2, r9, r2
    1ab2:	5cb8      	ldrb	r0, [r7, r2]
    1ab4:	4798      	blx	r3
	return node->next;
    1ab6:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1ab8:	2c00      	cmp	r4, #0
    1aba:	d1f0      	bne.n	1a9e <pm_state_notify+0x26>
	__asm__ volatile(
    1abc:	f386 8811 	msr	BASEPRI, r6
    1ac0:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1ac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1ac8:	2000032c 	.word	0x2000032c
    1acc:	20000334 	.word	0x20000334
    1ad0:	200009e8 	.word	0x200009e8

00001ad4 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1ad4:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
    1ad6:	2301      	movs	r3, #1
    1ad8:	f000 001f 	and.w	r0, r0, #31
    1adc:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1ae0:	4b07      	ldr	r3, [pc, #28]	; (1b00 <atomic_clear_bit.constprop.0+0x2c>)
    1ae2:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1ae6:	43c0      	mvns	r0, r0
    1ae8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    1aec:	e853 2f00 	ldrex	r2, [r3]
    1af0:	4002      	ands	r2, r0
    1af2:	e843 2100 	strex	r1, r2, [r3]
    1af6:	2900      	cmp	r1, #0
    1af8:	d1f8      	bne.n	1aec <atomic_clear_bit.constprop.0+0x18>
    1afa:	f3bf 8f5b 	dmb	ish
}
    1afe:	4770      	bx	lr
    1b00:	20000340 	.word	0x20000340

00001b04 <pm_system_resume>:

void pm_system_resume(void)
{
    1b04:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
    1b06:	4b1a      	ldr	r3, [pc, #104]	; (1b70 <pm_system_resume+0x6c>)
    1b08:	7d1c      	ldrb	r4, [r3, #20]
    1b0a:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1b0e:	f004 031f 	and.w	r3, r4, #31
    1b12:	2201      	movs	r2, #1
    1b14:	409a      	lsls	r2, r3
    1b16:	4b17      	ldr	r3, [pc, #92]	; (1b74 <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1b18:	0961      	lsrs	r1, r4, #5
    1b1a:	43d0      	mvns	r0, r2
    1b1c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1b20:	e853 1f00 	ldrex	r1, [r3]
    1b24:	ea01 0500 	and.w	r5, r1, r0
    1b28:	e843 5c00 	strex	ip, r5, [r3]
    1b2c:	f1bc 0f00 	cmp.w	ip, #0
    1b30:	d1f6      	bne.n	1b20 <pm_system_resume+0x1c>
    1b32:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1b36:	4211      	tst	r1, r2
    1b38:	d013      	beq.n	1b62 <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
    1b3a:	4b0f      	ldr	r3, [pc, #60]	; (1b78 <pm_system_resume+0x74>)
    1b3c:	4d0f      	ldr	r5, [pc, #60]	; (1b7c <pm_system_resume+0x78>)
    1b3e:	b18b      	cbz	r3, 1b64 <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
    1b40:	230c      	movs	r3, #12
    1b42:	4363      	muls	r3, r4
    1b44:	18ea      	adds	r2, r5, r3
    1b46:	5ce8      	ldrb	r0, [r5, r3]
    1b48:	7851      	ldrb	r1, [r2, #1]
    1b4a:	f004 fb8a 	bl	6262 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    1b4e:	2000      	movs	r0, #0
    1b50:	f7ff ff92 	bl	1a78 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1b54:	230c      	movs	r3, #12
    1b56:	435c      	muls	r4, r3
    1b58:	192a      	adds	r2, r5, r4
    1b5a:	2300      	movs	r3, #0
    1b5c:	512b      	str	r3, [r5, r4]
    1b5e:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    1b62:	bd38      	pop	{r3, r4, r5, pc}
    1b64:	f383 8811 	msr	BASEPRI, r3
    1b68:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1b6c:	e7ef      	b.n	1b4e <pm_system_resume+0x4a>
    1b6e:	bf00      	nop
    1b70:	200009e8 	.word	0x200009e8
    1b74:	20000344 	.word	0x20000344
    1b78:	00006263 	.word	0x00006263
    1b7c:	20000334 	.word	0x20000334

00001b80 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1b84:	4b32      	ldr	r3, [pc, #200]	; (1c50 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1b86:	4a33      	ldr	r2, [pc, #204]	; (1c54 <pm_system_suspend+0xd4>)
    1b88:	7d1c      	ldrb	r4, [r3, #20]
    1b8a:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    1b8e:	0963      	lsrs	r3, r4, #5
    1b90:	ea4f 0983 	mov.w	r9, r3, lsl #2
    1b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1b98:	4e2f      	ldr	r6, [pc, #188]	; (1c58 <pm_system_suspend+0xd8>)
    1b9a:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    1b9e:	f004 081f 	and.w	r8, r4, #31
    1ba2:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1ba6:	f013 0f01 	tst.w	r3, #1
{
    1baa:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1bac:	d10a      	bne.n	1bc4 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    1bae:	4601      	mov	r1, r0
    1bb0:	4620      	mov	r0, r4
    1bb2:	f000 f869 	bl	1c88 <pm_policy_next_state>
		if (info != NULL) {
    1bb6:	b128      	cbz	r0, 1bc4 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    1bb8:	c807      	ldmia	r0, {r0, r1, r2}
    1bba:	230c      	movs	r3, #12
    1bbc:	fb03 6304 	mla	r3, r3, r4, r6
    1bc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    1bc4:	230c      	movs	r3, #12
    1bc6:	4363      	muls	r3, r4
    1bc8:	18f2      	adds	r2, r6, r3
    1bca:	5cf5      	ldrb	r5, [r6, r3]
    1bcc:	b92d      	cbnz	r5, 1bda <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    1bce:	4620      	mov	r0, r4
    1bd0:	f7ff ff80 	bl	1ad4 <atomic_clear_bit.constprop.0>
		ret = false;
    1bd4:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    1bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    1bda:	1c7b      	adds	r3, r7, #1
    1bdc:	d00f      	beq.n	1bfe <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    1bde:	f8d2 c008 	ldr.w	ip, [r2, #8]
    1be2:	481e      	ldr	r0, [pc, #120]	; (1c5c <pm_system_suspend+0xdc>)
    1be4:	4a1e      	ldr	r2, [pc, #120]	; (1c60 <pm_system_suspend+0xe0>)
    1be6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    1bea:	2100      	movs	r1, #0
    1bec:	2300      	movs	r3, #0
    1bee:	fbec 0105 	umlal	r0, r1, ip, r5
    1bf2:	f7fe fa85 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1bf6:	2101      	movs	r1, #1
    1bf8:	1a38      	subs	r0, r7, r0
    1bfa:	f004 ffc3 	bl	6b84 <z_set_timeout_expiry>
	k_sched_lock();
    1bfe:	f003 fa95 	bl	512c <k_sched_lock>
	pm_state_notify(true);
    1c02:	2001      	movs	r0, #1
    1c04:	f7ff ff38 	bl	1a78 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1c08:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1c0c:	2301      	movs	r3, #1
    1c0e:	fa03 f808 	lsl.w	r8, r3, r8
    1c12:	4b14      	ldr	r3, [pc, #80]	; (1c64 <pm_system_suspend+0xe4>)
    1c14:	4499      	add	r9, r3
    1c16:	e859 3f00 	ldrex	r3, [r9]
    1c1a:	ea43 0308 	orr.w	r3, r3, r8
    1c1e:	e849 3200 	strex	r2, r3, [r9]
    1c22:	2a00      	cmp	r2, #0
    1c24:	d1f7      	bne.n	1c16 <pm_system_suspend+0x96>
    1c26:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    1c2a:	4b0f      	ldr	r3, [pc, #60]	; (1c68 <pm_system_suspend+0xe8>)
    1c2c:	b133      	cbz	r3, 1c3c <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
    1c2e:	230c      	movs	r3, #12
    1c30:	4363      	muls	r3, r4
    1c32:	18f2      	adds	r2, r6, r3
    1c34:	5cf0      	ldrb	r0, [r6, r3]
    1c36:	7851      	ldrb	r1, [r2, #1]
    1c38:	f004 fb07 	bl	624a <pm_state_set>
	pm_system_resume();
    1c3c:	f7ff ff62 	bl	1b04 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    1c40:	4620      	mov	r0, r4
    1c42:	f7ff ff47 	bl	1ad4 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    1c46:	f003 fc41 	bl	54cc <k_sched_unlock>
	bool ret = true;
    1c4a:	2001      	movs	r0, #1
    1c4c:	e7c3      	b.n	1bd6 <pm_system_suspend+0x56>
    1c4e:	bf00      	nop
    1c50:	200009e8 	.word	0x200009e8
    1c54:	20000340 	.word	0x20000340
    1c58:	20000334 	.word	0x20000334
    1c5c:	000f423f 	.word	0x000f423f
    1c60:	000f4240 	.word	0x000f4240
    1c64:	20000344 	.word	0x20000344
    1c68:	0000624b 	.word	0x0000624b

00001c6c <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1c6c:	4b05      	ldr	r3, [pc, #20]	; (1c84 <pm_policy_state_lock_is_active+0x18>)
    1c6e:	f3bf 8f5b 	dmb	ish
    1c72:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1c76:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    1c7a:	3800      	subs	r0, #0
    1c7c:	bf18      	it	ne
    1c7e:	2001      	movne	r0, #1
    1c80:	4770      	bx	lr
    1c82:	bf00      	nop
    1c84:	20000348 	.word	0x20000348

00001c88 <pm_policy_next_state>:
{
    1c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c8c:	b085      	sub	sp, #20
    1c8e:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    1c90:	a903      	add	r1, sp, #12
    1c92:	f000 f847 	bl	1d24 <pm_state_cpu_get_all>
    1c96:	f8df 8080 	ldr.w	r8, [pc, #128]	; 1d18 <pm_policy_next_state+0x90>
    1c9a:	f8df a080 	ldr.w	sl, [pc, #128]	; 1d1c <pm_policy_next_state+0x94>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1c9e:	1e44      	subs	r4, r0, #1
    1ca0:	b224      	sxth	r4, r4
    1ca2:	f04f 0b00 	mov.w	fp, #0
    1ca6:	1c63      	adds	r3, r4, #1
    1ca8:	d104      	bne.n	1cb4 <pm_policy_next_state+0x2c>
	return NULL;
    1caa:	2600      	movs	r6, #0
}
    1cac:	4630      	mov	r0, r6
    1cae:	b005      	add	sp, #20
    1cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    1cb4:	9a03      	ldr	r2, [sp, #12]
    1cb6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1cba:	eb02 0683 	add.w	r6, r2, r3, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    1cbe:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    1cc2:	f7ff ffd3 	bl	1c6c <pm_policy_state_lock_is_active>
    1cc6:	4605      	mov	r5, r0
    1cc8:	bb10      	cbnz	r0, 1d10 <pm_policy_next_state+0x88>
    1cca:	6870      	ldr	r0, [r6, #4]
    1ccc:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    1cd0:	46c4      	mov	ip, r8
    1cd2:	4629      	mov	r1, r5
    1cd4:	fbe0 c109 	umlal	ip, r1, r0, r9
    1cd8:	4652      	mov	r2, sl
    1cda:	465b      	mov	r3, fp
    1cdc:	4660      	mov	r0, ip
    1cde:	f7fe fa0f 	bl	100 <__aeabi_uldivmod>
    1ce2:	9001      	str	r0, [sp, #4]
    1ce4:	68b0      	ldr	r0, [r6, #8]
    1ce6:	46c4      	mov	ip, r8
    1ce8:	4629      	mov	r1, r5
    1cea:	fbe0 c109 	umlal	ip, r1, r0, r9
    1cee:	465b      	mov	r3, fp
    1cf0:	4652      	mov	r2, sl
    1cf2:	4660      	mov	r0, ip
    1cf4:	f7fe fa04 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1cf8:	4b09      	ldr	r3, [pc, #36]	; (1d20 <pm_policy_next_state+0x98>)
    1cfa:	681b      	ldr	r3, [r3, #0]
    1cfc:	1c59      	adds	r1, r3, #1
    1cfe:	d001      	beq.n	1d04 <pm_policy_next_state+0x7c>
    1d00:	4283      	cmp	r3, r0
    1d02:	d905      	bls.n	1d10 <pm_policy_next_state+0x88>
		if ((ticks == K_TICKS_FOREVER) ||
    1d04:	1c7a      	adds	r2, r7, #1
    1d06:	d0d1      	beq.n	1cac <pm_policy_next_state+0x24>
		    (ticks >= (min_residency + exit_latency))) {
    1d08:	9b01      	ldr	r3, [sp, #4]
    1d0a:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    1d0c:	42b8      	cmp	r0, r7
    1d0e:	d9cd      	bls.n	1cac <pm_policy_next_state+0x24>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1d10:	3c01      	subs	r4, #1
    1d12:	b224      	sxth	r4, r4
    1d14:	e7c7      	b.n	1ca6 <pm_policy_next_state+0x1e>
    1d16:	bf00      	nop
    1d18:	000f423f 	.word	0x000f423f
    1d1c:	000f4240 	.word	0x000f4240
    1d20:	2000000c 	.word	0x2000000c

00001d24 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1d24:	b908      	cbnz	r0, 1d2a <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1d26:	4b02      	ldr	r3, [pc, #8]	; (1d30 <pm_state_cpu_get_all+0xc>)
    1d28:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1d2a:	2000      	movs	r0, #0
    1d2c:	4770      	bx	lr
    1d2e:	bf00      	nop
    1d30:	00006f9c 	.word	0x00006f9c

00001d34 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1d34:	4801      	ldr	r0, [pc, #4]	; (1d3c <nrf_cc3xx_platform_abort_init+0x8>)
    1d36:	f003 be91 	b.w	5a5c <nrf_cc3xx_platform_set_abort>
    1d3a:	bf00      	nop
    1d3c:	00006f9c 	.word	0x00006f9c

00001d40 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1d40:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    1d42:	4604      	mov	r4, r0
    1d44:	b918      	cbnz	r0, 1d4e <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1d46:	4b0d      	ldr	r3, [pc, #52]	; (1d7c <mutex_free_platform+0x3c>)
    1d48:	480d      	ldr	r0, [pc, #52]	; (1d80 <mutex_free_platform+0x40>)
    1d4a:	685b      	ldr	r3, [r3, #4]
    1d4c:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1d4e:	6861      	ldr	r1, [r4, #4]
    1d50:	2908      	cmp	r1, #8
    1d52:	d00d      	beq.n	1d70 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1d54:	f031 0304 	bics.w	r3, r1, #4
    1d58:	d00a      	beq.n	1d70 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1d5a:	f011 0102 	ands.w	r1, r1, #2
    1d5e:	d008      	beq.n	1d72 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1d60:	4808      	ldr	r0, [pc, #32]	; (1d84 <mutex_free_platform+0x44>)
    1d62:	4621      	mov	r1, r4
    1d64:	f004 fdff 	bl	6966 <k_mem_slab_free>
        mutex->mutex = NULL;
    1d68:	2300      	movs	r3, #0
    1d6a:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1d6c:	2300      	movs	r3, #0
    1d6e:	6063      	str	r3, [r4, #4]
}
    1d70:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1d72:	6820      	ldr	r0, [r4, #0]
    1d74:	2214      	movs	r2, #20
    1d76:	f004 fa5c 	bl	6232 <memset>
    1d7a:	e7f7      	b.n	1d6c <mutex_free_platform+0x2c>
    1d7c:	200000e8 	.word	0x200000e8
    1d80:	00007414 	.word	0x00007414
    1d84:	20000364 	.word	0x20000364

00001d88 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1d88:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1d8a:	b308      	cbz	r0, 1dd0 <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    1d8c:	6843      	ldr	r3, [r0, #4]
    1d8e:	2b04      	cmp	r3, #4
    1d90:	d110      	bne.n	1db4 <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1d92:	2201      	movs	r2, #1
    1d94:	6803      	ldr	r3, [r0, #0]
    1d96:	f3bf 8f5b 	dmb	ish
    1d9a:	e853 1f00 	ldrex	r1, [r3]
    1d9e:	2900      	cmp	r1, #0
    1da0:	d103      	bne.n	1daa <mutex_lock_platform+0x22>
    1da2:	e843 2000 	strex	r0, r2, [r3]
    1da6:	2800      	cmp	r0, #0
    1da8:	d1f7      	bne.n	1d9a <mutex_lock_platform+0x12>
    1daa:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1dae:	d10b      	bne.n	1dc8 <mutex_lock_platform+0x40>
    1db0:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    1db2:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1db4:	b153      	cbz	r3, 1dcc <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1db6:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    1db8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1dbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1dc0:	f003 f85a 	bl	4e78 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1dc4:	2800      	cmp	r0, #0
    1dc6:	d0f3      	beq.n	1db0 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1dc8:	4803      	ldr	r0, [pc, #12]	; (1dd8 <mutex_lock_platform+0x50>)
    1dca:	e7f2      	b.n	1db2 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1dcc:	4803      	ldr	r0, [pc, #12]	; (1ddc <mutex_lock_platform+0x54>)
    1dce:	e7f0      	b.n	1db2 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1dd0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1dd4:	e7ed      	b.n	1db2 <mutex_lock_platform+0x2a>
    1dd6:	bf00      	nop
    1dd8:	ffff8fe9 	.word	0xffff8fe9
    1ddc:	ffff8fea 	.word	0xffff8fea

00001de0 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1de0:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1de2:	b1d0      	cbz	r0, 1e1a <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1de4:	6843      	ldr	r3, [r0, #4]
    1de6:	2b04      	cmp	r3, #4
    1de8:	d111      	bne.n	1e0e <mutex_unlock_platform+0x2e>
    1dea:	2200      	movs	r2, #0
    1dec:	6803      	ldr	r3, [r0, #0]
    1dee:	f3bf 8f5b 	dmb	ish
    1df2:	e853 1f00 	ldrex	r1, [r3]
    1df6:	2901      	cmp	r1, #1
    1df8:	d103      	bne.n	1e02 <mutex_unlock_platform+0x22>
    1dfa:	e843 2000 	strex	r0, r2, [r3]
    1dfe:	2800      	cmp	r0, #0
    1e00:	d1f7      	bne.n	1df2 <mutex_unlock_platform+0x12>
    1e02:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1e06:	4807      	ldr	r0, [pc, #28]	; (1e24 <mutex_unlock_platform+0x44>)
    1e08:	bf08      	it	eq
    1e0a:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1e0c:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1e0e:	b13b      	cbz	r3, 1e20 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1e10:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1e12:	f003 f8a9 	bl	4f68 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1e16:	2000      	movs	r0, #0
    1e18:	e7f8      	b.n	1e0c <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1e1a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1e1e:	e7f5      	b.n	1e0c <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1e20:	4801      	ldr	r0, [pc, #4]	; (1e28 <mutex_unlock_platform+0x48>)
    1e22:	e7f3      	b.n	1e0c <mutex_unlock_platform+0x2c>
    1e24:	ffff8fe9 	.word	0xffff8fe9
    1e28:	ffff8fea 	.word	0xffff8fea

00001e2c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e2c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1e2e:	4604      	mov	r4, r0
    1e30:	b918      	cbnz	r0, 1e3a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1e32:	4b16      	ldr	r3, [pc, #88]	; (1e8c <mutex_init_platform+0x60>)
    1e34:	4816      	ldr	r0, [pc, #88]	; (1e90 <mutex_init_platform+0x64>)
    1e36:	685b      	ldr	r3, [r3, #4]
    1e38:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1e3a:	6863      	ldr	r3, [r4, #4]
    1e3c:	2b04      	cmp	r3, #4
    1e3e:	d023      	beq.n	1e88 <mutex_init_platform+0x5c>
    1e40:	2b08      	cmp	r3, #8
    1e42:	d021      	beq.n	1e88 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1e44:	b9cb      	cbnz	r3, 1e7a <mutex_init_platform+0x4e>
    1e46:	6823      	ldr	r3, [r4, #0]
    1e48:	b9bb      	cbnz	r3, 1e7a <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1e4a:	4812      	ldr	r0, [pc, #72]	; (1e94 <mutex_init_platform+0x68>)
    1e4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1e50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1e54:	4621      	mov	r1, r4
    1e56:	f002 ff37 	bl	4cc8 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1e5a:	b908      	cbnz	r0, 1e60 <mutex_init_platform+0x34>
    1e5c:	6823      	ldr	r3, [r4, #0]
    1e5e:	b91b      	cbnz	r3, 1e68 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1e60:	4b0a      	ldr	r3, [pc, #40]	; (1e8c <mutex_init_platform+0x60>)
    1e62:	480d      	ldr	r0, [pc, #52]	; (1e98 <mutex_init_platform+0x6c>)
    1e64:	685b      	ldr	r3, [r3, #4]
    1e66:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1e68:	6820      	ldr	r0, [r4, #0]
    1e6a:	2214      	movs	r2, #20
    1e6c:	2100      	movs	r1, #0
    1e6e:	f004 f9e0 	bl	6232 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1e72:	6863      	ldr	r3, [r4, #4]
    1e74:	f043 0302 	orr.w	r3, r3, #2
    1e78:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1e7a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1e7c:	f004 fdb3 	bl	69e6 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1e80:	6863      	ldr	r3, [r4, #4]
    1e82:	f043 0301 	orr.w	r3, r3, #1
    1e86:	6063      	str	r3, [r4, #4]
}
    1e88:	bd10      	pop	{r4, pc}
    1e8a:	bf00      	nop
    1e8c:	200000e8 	.word	0x200000e8
    1e90:	00007414 	.word	0x00007414
    1e94:	20000364 	.word	0x20000364
    1e98:	0000743a 	.word	0x0000743a

00001e9c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1e9c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1e9e:	4906      	ldr	r1, [pc, #24]	; (1eb8 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1ea0:	4806      	ldr	r0, [pc, #24]	; (1ebc <nrf_cc3xx_platform_mutex_init+0x20>)
    1ea2:	2340      	movs	r3, #64	; 0x40
    1ea4:	2214      	movs	r2, #20
    1ea6:	f004 fd43 	bl	6930 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1eaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1eae:	4904      	ldr	r1, [pc, #16]	; (1ec0 <nrf_cc3xx_platform_mutex_init+0x24>)
    1eb0:	4804      	ldr	r0, [pc, #16]	; (1ec4 <nrf_cc3xx_platform_mutex_init+0x28>)
    1eb2:	f003 be33 	b.w	5b1c <nrf_cc3xx_platform_set_mutexes>
    1eb6:	bf00      	nop
    1eb8:	20000380 	.word	0x20000380
    1ebc:	20000364 	.word	0x20000364
    1ec0:	00006fb4 	.word	0x00006fb4
    1ec4:	00006fa4 	.word	0x00006fa4

00001ec8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1ec8:	4901      	ldr	r1, [pc, #4]	; (1ed0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1eca:	2210      	movs	r2, #16
	str	r2, [r1]
    1ecc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1ece:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1ed0:	e000ed10 	.word	0xe000ed10

00001ed4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1ed4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1ed6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1ed8:	f380 8811 	msr	BASEPRI, r0
	isb
    1edc:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1ee0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1ee4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1ee6:	b662      	cpsie	i
	isb
    1ee8:	f3bf 8f6f 	isb	sy

	bx	lr
    1eec:	4770      	bx	lr
    1eee:	bf00      	nop

00001ef0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1ef0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1ef2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1ef4:	f381 8811 	msr	BASEPRI, r1

	wfe
    1ef8:	bf20      	wfe

	msr	BASEPRI, r0
    1efa:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1efe:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1f00:	4770      	bx	lr
    1f02:	bf00      	nop

00001f04 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    1f04:	b570      	push	{r4, r5, r6, lr}
    1f06:	4606      	mov	r6, r0
    1f08:	b086      	sub	sp, #24

	if (esf != NULL) {
    1f0a:	460d      	mov	r5, r1
    1f0c:	2900      	cmp	r1, #0
    1f0e:	d038      	beq.n	1f82 <z_arm_fatal_error+0x7e>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    1f10:	688b      	ldr	r3, [r1, #8]
    1f12:	9305      	str	r3, [sp, #20]
    1f14:	684b      	ldr	r3, [r1, #4]
    1f16:	9304      	str	r3, [sp, #16]
    1f18:	680b      	ldr	r3, [r1, #0]
    1f1a:	9303      	str	r3, [sp, #12]
    1f1c:	2400      	movs	r4, #0
    1f1e:	4b1c      	ldr	r3, [pc, #112]	; (1f90 <z_arm_fatal_error+0x8c>)
    1f20:	491c      	ldr	r1, [pc, #112]	; (1f94 <z_arm_fatal_error+0x90>)
    1f22:	9302      	str	r3, [sp, #8]
    1f24:	2201      	movs	r2, #1
    1f26:	4623      	mov	r3, r4
    1f28:	4620      	mov	r0, r4
    1f2a:	e9cd 4400 	strd	r4, r4, [sp]
    1f2e:	f004 f91c 	bl	616a <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    1f32:	696b      	ldr	r3, [r5, #20]
    1f34:	9305      	str	r3, [sp, #20]
    1f36:	692b      	ldr	r3, [r5, #16]
    1f38:	9304      	str	r3, [sp, #16]
    1f3a:	68eb      	ldr	r3, [r5, #12]
    1f3c:	9303      	str	r3, [sp, #12]
    1f3e:	4b16      	ldr	r3, [pc, #88]	; (1f98 <z_arm_fatal_error+0x94>)
    1f40:	4914      	ldr	r1, [pc, #80]	; (1f94 <z_arm_fatal_error+0x90>)
    1f42:	9400      	str	r4, [sp, #0]
    1f44:	e9cd 4301 	strd	r4, r3, [sp, #4]
    1f48:	2201      	movs	r2, #1
    1f4a:	4623      	mov	r3, r4
    1f4c:	4620      	mov	r0, r4
    1f4e:	f004 f90c 	bl	616a <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    1f52:	69eb      	ldr	r3, [r5, #28]
    1f54:	9303      	str	r3, [sp, #12]
    1f56:	4b11      	ldr	r3, [pc, #68]	; (1f9c <z_arm_fatal_error+0x98>)
    1f58:	490e      	ldr	r1, [pc, #56]	; (1f94 <z_arm_fatal_error+0x90>)
    1f5a:	9400      	str	r4, [sp, #0]
    1f5c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    1f60:	2201      	movs	r2, #1
    1f62:	4623      	mov	r3, r4
    1f64:	4620      	mov	r0, r4
    1f66:	f004 f900 	bl	616a <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    1f6a:	69ab      	ldr	r3, [r5, #24]
    1f6c:	9303      	str	r3, [sp, #12]
    1f6e:	4b0c      	ldr	r3, [pc, #48]	; (1fa0 <z_arm_fatal_error+0x9c>)
    1f70:	4908      	ldr	r1, [pc, #32]	; (1f94 <z_arm_fatal_error+0x90>)
    1f72:	9400      	str	r4, [sp, #0]
    1f74:	e9cd 4301 	strd	r4, r3, [sp, #4]
    1f78:	2201      	movs	r2, #1
    1f7a:	4623      	mov	r3, r4
    1f7c:	4620      	mov	r0, r4
    1f7e:	f004 f8f4 	bl	616a <z_log_msg2_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    1f82:	4629      	mov	r1, r5
    1f84:	4630      	mov	r0, r6
}
    1f86:	b006      	add	sp, #24
    1f88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
    1f8c:	f002 bd4c 	b.w	4a28 <z_fatal_error>
    1f90:	00007467 	.word	0x00007467
    1f94:	00006e7c 	.word	0x00006e7c
    1f98:	00007496 	.word	0x00007496
    1f9c:	000074c5 	.word	0x000074c5
    1fa0:	000074d4 	.word	0x000074d4

00001fa4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1fa4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1fa6:	2b00      	cmp	r3, #0
    1fa8:	db08      	blt.n	1fbc <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1faa:	2201      	movs	r2, #1
    1fac:	f000 001f 	and.w	r0, r0, #31
    1fb0:	fa02 f000 	lsl.w	r0, r2, r0
    1fb4:	095b      	lsrs	r3, r3, #5
    1fb6:	4a02      	ldr	r2, [pc, #8]	; (1fc0 <arch_irq_enable+0x1c>)
    1fb8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1fbc:	4770      	bx	lr
    1fbe:	bf00      	nop
    1fc0:	e000e100 	.word	0xe000e100

00001fc4 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1fc4:	4b05      	ldr	r3, [pc, #20]	; (1fdc <arch_irq_is_enabled+0x18>)
    1fc6:	0942      	lsrs	r2, r0, #5
    1fc8:	f000 001f 	and.w	r0, r0, #31
    1fcc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1fd0:	2301      	movs	r3, #1
    1fd2:	fa03 f000 	lsl.w	r0, r3, r0
}
    1fd6:	4010      	ands	r0, r2
    1fd8:	4770      	bx	lr
    1fda:	bf00      	nop
    1fdc:	e000e100 	.word	0xe000e100

00001fe0 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1fe0:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1fe2:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1fe4:	bfa8      	it	ge
    1fe6:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1fea:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1fee:	bfb8      	it	lt
    1ff0:	4b06      	ldrlt	r3, [pc, #24]	; (200c <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1ff2:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1ff6:	bfac      	ite	ge
    1ff8:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1ffc:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2000:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2002:	bfb4      	ite	lt
    2004:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2006:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    200a:	4770      	bx	lr
    200c:	e000ed14 	.word	0xe000ed14

00002010 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2010:	bf30      	wfi
    b z_SysNmiOnReset
    2012:	f7ff bffd 	b.w	2010 <z_SysNmiOnReset>
    2016:	bf00      	nop

00002018 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2018:	4a0b      	ldr	r2, [pc, #44]	; (2048 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    201a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    201c:	4b0b      	ldr	r3, [pc, #44]	; (204c <z_arm_prep_c+0x34>)
    201e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2022:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2024:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2028:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    202c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2030:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2034:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2038:	f002 fd74 	bl	4b24 <z_bss_zero>
	z_data_copy();
    203c:	f003 fb68 	bl	5710 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2040:	f000 fb8c 	bl	275c <z_arm_interrupt_init>
	z_cstart();
    2044:	f002 fdb2 	bl	4bac <z_cstart>
    2048:	00000000 	.word	0x00000000
    204c:	e000ed00 	.word	0xe000ed00

00002050 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2050:	4a09      	ldr	r2, [pc, #36]	; (2078 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2052:	490a      	ldr	r1, [pc, #40]	; (207c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2054:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2056:	6809      	ldr	r1, [r1, #0]
    2058:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    205a:	4909      	ldr	r1, [pc, #36]	; (2080 <arch_swap+0x30>)
	_current->arch.basepri = key;
    205c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    205e:	684b      	ldr	r3, [r1, #4]
    2060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2064:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    2066:	2300      	movs	r3, #0
    2068:	f383 8811 	msr	BASEPRI, r3
    206c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2070:	6893      	ldr	r3, [r2, #8]
}
    2072:	6f98      	ldr	r0, [r3, #120]	; 0x78
    2074:	4770      	bx	lr
    2076:	bf00      	nop
    2078:	200009e8 	.word	0x200009e8
    207c:	00007148 	.word	0x00007148
    2080:	e000ed00 	.word	0xe000ed00

00002084 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2084:	4912      	ldr	r1, [pc, #72]	; (20d0 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2086:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2088:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    208c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    208e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2092:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2096:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2098:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    209c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    20a0:	4f0c      	ldr	r7, [pc, #48]	; (20d4 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    20a2:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    20a6:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    20a8:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    20aa:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    20ac:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    20ae:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    20b0:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    20b2:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    20b6:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    20b8:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    20ba:	f000 fbeb 	bl	2894 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    20be:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    20c2:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    20c6:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    20ca:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    20ce:	4770      	bx	lr
    ldr r1, =_kernel
    20d0:	200009e8 	.word	0x200009e8
    ldr v4, =_SCS_ICSR
    20d4:	e000ed04 	.word	0xe000ed04

000020d8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    20d8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    20dc:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    20de:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    20e2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    20e6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    20e8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    20ec:	2902      	cmp	r1, #2
    beq _oops
    20ee:	d0ff      	beq.n	20f0 <_oops>

000020f0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    20f0:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    20f2:	f004 f84a 	bl	618a <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    20f6:	bd01      	pop	{r0, pc}

000020f8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    20f8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    20fc:	9b00      	ldr	r3, [sp, #0]
    20fe:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2102:	490a      	ldr	r1, [pc, #40]	; (212c <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2104:	9b01      	ldr	r3, [sp, #4]
    2106:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    210a:	9b02      	ldr	r3, [sp, #8]
    210c:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2110:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2114:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2118:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    211c:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2120:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2122:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2124:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2126:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2128:	4770      	bx	lr
    212a:	bf00      	nop
    212c:	00005fc3 	.word	0x00005fc3

00002130 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2130:	4a09      	ldr	r2, [pc, #36]	; (2158 <z_check_thread_stack_fail+0x28>)
{
    2132:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2134:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2136:	b170      	cbz	r0, 2156 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2138:	f113 0f16 	cmn.w	r3, #22
    213c:	6e40      	ldr	r0, [r0, #100]	; 0x64
    213e:	d005      	beq.n	214c <z_check_thread_stack_fail+0x1c>
    2140:	f1a0 0220 	sub.w	r2, r0, #32
    2144:	429a      	cmp	r2, r3
    2146:	d805      	bhi.n	2154 <z_check_thread_stack_fail+0x24>
    2148:	4283      	cmp	r3, r0
    214a:	d203      	bcs.n	2154 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    214c:	4281      	cmp	r1, r0
    214e:	bf28      	it	cs
    2150:	2000      	movcs	r0, #0
    2152:	4770      	bx	lr
    2154:	2000      	movs	r0, #0
}
    2156:	4770      	bx	lr
    2158:	200009e8 	.word	0x200009e8

0000215c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    215c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    215e:	4b09      	ldr	r3, [pc, #36]	; (2184 <arch_switch_to_main_thread+0x28>)
    2160:	6098      	str	r0, [r3, #8]
{
    2162:	460d      	mov	r5, r1
    2164:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    2166:	f000 fb95 	bl	2894 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    216a:	4620      	mov	r0, r4
    216c:	f385 8809 	msr	PSP, r5
    2170:	2100      	movs	r1, #0
    2172:	b663      	cpsie	if
    2174:	f381 8811 	msr	BASEPRI, r1
    2178:	f3bf 8f6f 	isb	sy
    217c:	2200      	movs	r2, #0
    217e:	2300      	movs	r3, #0
    2180:	f003 ff1f 	bl	5fc2 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2184:	200009e8 	.word	0x200009e8

00002188 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2188:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    218a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    218c:	4a0b      	ldr	r2, [pc, #44]	; (21bc <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    218e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    2190:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2192:	bf1e      	ittt	ne
	movne	r1, #0
    2194:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2196:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    2198:	f004 fc16 	blne	69c8 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    219c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    219e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    21a2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    21a6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    21aa:	4905      	ldr	r1, [pc, #20]	; (21c0 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    21ac:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    21ae:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    21b0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    21b2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    21b6:	4903      	ldr	r1, [pc, #12]	; (21c4 <_isr_wrapper+0x3c>)
	bx r1
    21b8:	4708      	bx	r1
    21ba:	0000      	.short	0x0000
	ldr r2, =_kernel
    21bc:	200009e8 	.word	0x200009e8
	ldr r1, =_sw_isr_table
    21c0:	00006cd4 	.word	0x00006cd4
	ldr r1, =z_arm_int_exit
    21c4:	000021c9 	.word	0x000021c9

000021c8 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    21c8:	4b04      	ldr	r3, [pc, #16]	; (21dc <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    21ca:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    21cc:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    21ce:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    21d0:	d003      	beq.n	21da <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    21d2:	4903      	ldr	r1, [pc, #12]	; (21e0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    21d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    21d8:	600a      	str	r2, [r1, #0]

000021da <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    21da:	4770      	bx	lr
	ldr r3, =_kernel
    21dc:	200009e8 	.word	0x200009e8
	ldr r1, =_SCS_ICSR
    21e0:	e000ed04 	.word	0xe000ed04

000021e4 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    21e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21e6:	b085      	sub	sp, #20
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    21e8:	2400      	movs	r4, #0
    21ea:	4b3b      	ldr	r3, [pc, #236]	; (22d8 <bus_fault.constprop.0+0xf4>)
    21ec:	9302      	str	r3, [sp, #8]
    21ee:	e9cd 4400 	strd	r4, r4, [sp]
    21f2:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    21f4:	4607      	mov	r7, r0
    21f6:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    21f8:	2201      	movs	r2, #1
    21fa:	4938      	ldr	r1, [pc, #224]	; (22dc <bus_fault.constprop.0+0xf8>)
    21fc:	4620      	mov	r0, r4
    21fe:	f003 ffd3 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2202:	4b37      	ldr	r3, [pc, #220]	; (22e0 <bus_fault.constprop.0+0xfc>)
    2204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2206:	04db      	lsls	r3, r3, #19
    2208:	d509      	bpl.n	221e <bus_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error");
    220a:	4b36      	ldr	r3, [pc, #216]	; (22e4 <bus_fault.constprop.0+0x100>)
    220c:	4933      	ldr	r1, [pc, #204]	; (22dc <bus_fault.constprop.0+0xf8>)
    220e:	9400      	str	r4, [sp, #0]
    2210:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2214:	2201      	movs	r2, #1
    2216:	4623      	mov	r3, r4
    2218:	4620      	mov	r0, r4
    221a:	f003 ffc5 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    221e:	4b30      	ldr	r3, [pc, #192]	; (22e0 <bus_fault.constprop.0+0xfc>)
    2220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2222:	051d      	lsls	r5, r3, #20
    2224:	d509      	bpl.n	223a <bus_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
    2226:	4b30      	ldr	r3, [pc, #192]	; (22e8 <bus_fault.constprop.0+0x104>)
    2228:	9302      	str	r3, [sp, #8]
    222a:	2300      	movs	r3, #0
    222c:	e9cd 3300 	strd	r3, r3, [sp]
    2230:	492a      	ldr	r1, [pc, #168]	; (22dc <bus_fault.constprop.0+0xf8>)
    2232:	2201      	movs	r2, #1
    2234:	4618      	mov	r0, r3
    2236:	f003 ffb7 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    223a:	4d29      	ldr	r5, [pc, #164]	; (22e0 <bus_fault.constprop.0+0xfc>)
    223c:	6aab      	ldr	r3, [r5, #40]	; 0x28
    223e:	059c      	lsls	r4, r3, #22
    2240:	d51e      	bpl.n	2280 <bus_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Precise data bus error");
    2242:	2400      	movs	r4, #0
    2244:	4b29      	ldr	r3, [pc, #164]	; (22ec <bus_fault.constprop.0+0x108>)
    2246:	9302      	str	r3, [sp, #8]
    2248:	2201      	movs	r2, #1
    224a:	4623      	mov	r3, r4
    224c:	4620      	mov	r0, r4
    224e:	e9cd 4400 	strd	r4, r4, [sp]
    2252:	4922      	ldr	r1, [pc, #136]	; (22dc <bus_fault.constprop.0+0xf8>)
    2254:	f003 ffa8 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2258:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    225a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    225c:	0410      	lsls	r0, r2, #16
    225e:	d50f      	bpl.n	2280 <bus_fault.constprop.0+0x9c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    2260:	9303      	str	r3, [sp, #12]
    2262:	4b23      	ldr	r3, [pc, #140]	; (22f0 <bus_fault.constprop.0+0x10c>)
    2264:	491d      	ldr	r1, [pc, #116]	; (22dc <bus_fault.constprop.0+0xf8>)
    2266:	9400      	str	r4, [sp, #0]
    2268:	e9cd 4301 	strd	r4, r3, [sp, #4]
    226c:	2201      	movs	r2, #1
    226e:	4623      	mov	r3, r4
    2270:	4620      	mov	r0, r4
    2272:	f003 ff99 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    2276:	b11f      	cbz	r7, 2280 <bus_fault.constprop.0+0x9c>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    2278:	6aab      	ldr	r3, [r5, #40]	; 0x28
    227a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    227e:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2280:	4b17      	ldr	r3, [pc, #92]	; (22e0 <bus_fault.constprop.0+0xfc>)
    2282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2284:	0559      	lsls	r1, r3, #21
    2286:	d509      	bpl.n	229c <bus_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Imprecise data bus error");
    2288:	4b1a      	ldr	r3, [pc, #104]	; (22f4 <bus_fault.constprop.0+0x110>)
    228a:	9302      	str	r3, [sp, #8]
    228c:	2300      	movs	r3, #0
    228e:	e9cd 3300 	strd	r3, r3, [sp]
    2292:	4912      	ldr	r1, [pc, #72]	; (22dc <bus_fault.constprop.0+0xf8>)
    2294:	2201      	movs	r2, #1
    2296:	4618      	mov	r0, r3
    2298:	f003 ff86 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    229c:	4a10      	ldr	r2, [pc, #64]	; (22e0 <bus_fault.constprop.0+0xfc>)
    229e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    22a0:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    22a4:	d012      	beq.n	22cc <bus_fault.constprop.0+0xe8>
		PR_FAULT_INFO("  Instruction bus error");
    22a6:	4b14      	ldr	r3, [pc, #80]	; (22f8 <bus_fault.constprop.0+0x114>)
    22a8:	9302      	str	r3, [sp, #8]
    22aa:	2300      	movs	r3, #0
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    22ac:	e9cd 3300 	strd	r3, r3, [sp]
    22b0:	490a      	ldr	r1, [pc, #40]	; (22dc <bus_fault.constprop.0+0xf8>)
    22b2:	2201      	movs	r2, #1
    22b4:	4618      	mov	r0, r3
    22b6:	f003 ff77 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    22ba:	4a09      	ldr	r2, [pc, #36]	; (22e0 <bus_fault.constprop.0+0xfc>)
    22bc:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    22be:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    22c0:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    22c4:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    22c6:	7030      	strb	r0, [r6, #0]

	return reason;
}
    22c8:	b005      	add	sp, #20
    22ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    22cc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    22ce:	0492      	lsls	r2, r2, #18
    22d0:	d5f3      	bpl.n	22ba <bus_fault.constprop.0+0xd6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    22d2:	4a0a      	ldr	r2, [pc, #40]	; (22fc <bus_fault.constprop.0+0x118>)
    22d4:	9202      	str	r2, [sp, #8]
    22d6:	e7e9      	b.n	22ac <bus_fault.constprop.0+0xc8>
    22d8:	00007502 	.word	0x00007502
    22dc:	00006e7c 	.word	0x00006e7c
    22e0:	e000ed00 	.word	0xe000ed00
    22e4:	00007518 	.word	0x00007518
    22e8:	00007529 	.word	0x00007529
    22ec:	0000753c 	.word	0x0000753c
    22f0:	00007555 	.word	0x00007555
    22f4:	0000756a 	.word	0x0000756a
    22f8:	00007585 	.word	0x00007585
    22fc:	0000759d 	.word	0x0000759d

00002300 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    2300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    2302:	2400      	movs	r4, #0
    2304:	4b33      	ldr	r3, [pc, #204]	; (23d4 <usage_fault.constprop.0+0xd4>)
    2306:	9302      	str	r3, [sp, #8]
    2308:	e9cd 4400 	strd	r4, r4, [sp]
    230c:	4623      	mov	r3, r4
    230e:	4932      	ldr	r1, [pc, #200]	; (23d8 <usage_fault.constprop.0+0xd8>)
    2310:	2201      	movs	r2, #1
    2312:	4620      	mov	r0, r4
    2314:	f003 ff48 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2318:	4b30      	ldr	r3, [pc, #192]	; (23dc <usage_fault.constprop.0+0xdc>)
    231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    231c:	019b      	lsls	r3, r3, #6
    231e:	d509      	bpl.n	2334 <usage_fault.constprop.0+0x34>
		PR_FAULT_INFO("  Division by zero");
    2320:	4b2f      	ldr	r3, [pc, #188]	; (23e0 <usage_fault.constprop.0+0xe0>)
    2322:	492d      	ldr	r1, [pc, #180]	; (23d8 <usage_fault.constprop.0+0xd8>)
    2324:	9400      	str	r4, [sp, #0]
    2326:	e9cd 4301 	strd	r4, r3, [sp, #4]
    232a:	2201      	movs	r2, #1
    232c:	4623      	mov	r3, r4
    232e:	4620      	mov	r0, r4
    2330:	f003 ff3a 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2334:	4b29      	ldr	r3, [pc, #164]	; (23dc <usage_fault.constprop.0+0xdc>)
    2336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2338:	01dc      	lsls	r4, r3, #7
    233a:	d509      	bpl.n	2350 <usage_fault.constprop.0+0x50>
		PR_FAULT_INFO("  Unaligned memory access");
    233c:	4b29      	ldr	r3, [pc, #164]	; (23e4 <usage_fault.constprop.0+0xe4>)
    233e:	9302      	str	r3, [sp, #8]
    2340:	2300      	movs	r3, #0
    2342:	e9cd 3300 	strd	r3, r3, [sp]
    2346:	4924      	ldr	r1, [pc, #144]	; (23d8 <usage_fault.constprop.0+0xd8>)
    2348:	2201      	movs	r2, #1
    234a:	4618      	mov	r0, r3
    234c:	f003 ff2c 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2350:	4b22      	ldr	r3, [pc, #136]	; (23dc <usage_fault.constprop.0+0xdc>)
    2352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2354:	0318      	lsls	r0, r3, #12
    2356:	d509      	bpl.n	236c <usage_fault.constprop.0+0x6c>
		PR_FAULT_INFO("  No coprocessor instructions");
    2358:	4b23      	ldr	r3, [pc, #140]	; (23e8 <usage_fault.constprop.0+0xe8>)
    235a:	9302      	str	r3, [sp, #8]
    235c:	2300      	movs	r3, #0
    235e:	e9cd 3300 	strd	r3, r3, [sp]
    2362:	491d      	ldr	r1, [pc, #116]	; (23d8 <usage_fault.constprop.0+0xd8>)
    2364:	2201      	movs	r2, #1
    2366:	4618      	mov	r0, r3
    2368:	f003 ff1e 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    236c:	4b1b      	ldr	r3, [pc, #108]	; (23dc <usage_fault.constprop.0+0xdc>)
    236e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2370:	0359      	lsls	r1, r3, #13
    2372:	d509      	bpl.n	2388 <usage_fault.constprop.0+0x88>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    2374:	4b1d      	ldr	r3, [pc, #116]	; (23ec <usage_fault.constprop.0+0xec>)
    2376:	9302      	str	r3, [sp, #8]
    2378:	2300      	movs	r3, #0
    237a:	e9cd 3300 	strd	r3, r3, [sp]
    237e:	4916      	ldr	r1, [pc, #88]	; (23d8 <usage_fault.constprop.0+0xd8>)
    2380:	2201      	movs	r2, #1
    2382:	4618      	mov	r0, r3
    2384:	f003 ff10 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    2388:	4b14      	ldr	r3, [pc, #80]	; (23dc <usage_fault.constprop.0+0xdc>)
    238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    238c:	039a      	lsls	r2, r3, #14
    238e:	d509      	bpl.n	23a4 <usage_fault.constprop.0+0xa4>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    2390:	4b17      	ldr	r3, [pc, #92]	; (23f0 <usage_fault.constprop.0+0xf0>)
    2392:	9302      	str	r3, [sp, #8]
    2394:	2300      	movs	r3, #0
    2396:	e9cd 3300 	strd	r3, r3, [sp]
    239a:	490f      	ldr	r1, [pc, #60]	; (23d8 <usage_fault.constprop.0+0xd8>)
    239c:	2201      	movs	r2, #1
    239e:	4618      	mov	r0, r3
    23a0:	f003 ff02 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    23a4:	4b0d      	ldr	r3, [pc, #52]	; (23dc <usage_fault.constprop.0+0xdc>)
    23a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    23a8:	03db      	lsls	r3, r3, #15
    23aa:	d509      	bpl.n	23c0 <usage_fault.constprop.0+0xc0>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    23ac:	4b11      	ldr	r3, [pc, #68]	; (23f4 <usage_fault.constprop.0+0xf4>)
    23ae:	9302      	str	r3, [sp, #8]
    23b0:	2300      	movs	r3, #0
    23b2:	e9cd 3300 	strd	r3, r3, [sp]
    23b6:	4908      	ldr	r1, [pc, #32]	; (23d8 <usage_fault.constprop.0+0xd8>)
    23b8:	2201      	movs	r2, #1
    23ba:	4618      	mov	r0, r3
    23bc:	f003 fef4 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    23c0:	4a06      	ldr	r2, [pc, #24]	; (23dc <usage_fault.constprop.0+0xdc>)
    23c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    23c4:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    23c8:	ea6f 4313 	mvn.w	r3, r3, lsr #16

	return reason;
}
    23cc:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    23ce:	6293      	str	r3, [r2, #40]	; 0x28
}
    23d0:	b004      	add	sp, #16
    23d2:	bd10      	pop	{r4, pc}
    23d4:	000075cc 	.word	0x000075cc
    23d8:	00006e7c 	.word	0x00006e7c
    23dc:	e000ed00 	.word	0xe000ed00
    23e0:	000075e4 	.word	0x000075e4
    23e4:	000075f7 	.word	0x000075f7
    23e8:	00007611 	.word	0x00007611
    23ec:	0000762f 	.word	0x0000762f
    23f0:	00007654 	.word	0x00007654
    23f4:	0000766e 	.word	0x0000766e

000023f8 <mem_manage_fault>:
{
    23f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    23fc:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** MPU FAULT *****");
    23fe:	2400      	movs	r4, #0
    2400:	4b49      	ldr	r3, [pc, #292]	; (2528 <mem_manage_fault+0x130>)
    2402:	9302      	str	r3, [sp, #8]
    2404:	e9cd 4400 	strd	r4, r4, [sp]
    2408:	4623      	mov	r3, r4
{
    240a:	4680      	mov	r8, r0
    240c:	4689      	mov	r9, r1
    240e:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    2410:	4946      	ldr	r1, [pc, #280]	; (252c <mem_manage_fault+0x134>)
    2412:	2201      	movs	r2, #1
    2414:	4620      	mov	r0, r4
    2416:	f003 fec7 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    241a:	4b45      	ldr	r3, [pc, #276]	; (2530 <mem_manage_fault+0x138>)
    241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    241e:	06dd      	lsls	r5, r3, #27
    2420:	d509      	bpl.n	2436 <mem_manage_fault+0x3e>
		PR_FAULT_INFO("  Stacking error (context area might be"
    2422:	4b44      	ldr	r3, [pc, #272]	; (2534 <mem_manage_fault+0x13c>)
    2424:	4941      	ldr	r1, [pc, #260]	; (252c <mem_manage_fault+0x134>)
    2426:	9400      	str	r4, [sp, #0]
    2428:	e9cd 4301 	strd	r4, r3, [sp, #4]
    242c:	2201      	movs	r2, #1
    242e:	4623      	mov	r3, r4
    2430:	4620      	mov	r0, r4
    2432:	f003 feb9 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2436:	4b3e      	ldr	r3, [pc, #248]	; (2530 <mem_manage_fault+0x138>)
    2438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    243a:	0718      	lsls	r0, r3, #28
    243c:	d509      	bpl.n	2452 <mem_manage_fault+0x5a>
		PR_FAULT_INFO("  Unstacking error");
    243e:	4b3e      	ldr	r3, [pc, #248]	; (2538 <mem_manage_fault+0x140>)
    2440:	9302      	str	r3, [sp, #8]
    2442:	2300      	movs	r3, #0
    2444:	e9cd 3300 	strd	r3, r3, [sp]
    2448:	4938      	ldr	r1, [pc, #224]	; (252c <mem_manage_fault+0x134>)
    244a:	2201      	movs	r2, #1
    244c:	4618      	mov	r0, r3
    244e:	f003 feab 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2452:	4d37      	ldr	r5, [pc, #220]	; (2530 <mem_manage_fault+0x138>)
    2454:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2456:	0799      	lsls	r1, r3, #30
    2458:	d436      	bmi.n	24c8 <mem_manage_fault+0xd0>
	uint32_t mmfar = -EINVAL;
    245a:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    245e:	4b34      	ldr	r3, [pc, #208]	; (2530 <mem_manage_fault+0x138>)
    2460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2462:	07db      	lsls	r3, r3, #31
    2464:	d509      	bpl.n	247a <mem_manage_fault+0x82>
		PR_FAULT_INFO("  Instruction Access Violation");
    2466:	4b35      	ldr	r3, [pc, #212]	; (253c <mem_manage_fault+0x144>)
    2468:	9302      	str	r3, [sp, #8]
    246a:	2300      	movs	r3, #0
    246c:	e9cd 3300 	strd	r3, r3, [sp]
    2470:	492e      	ldr	r1, [pc, #184]	; (252c <mem_manage_fault+0x134>)
    2472:	2201      	movs	r2, #1
    2474:	4618      	mov	r0, r3
    2476:	f003 fe97 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    247a:	4b2d      	ldr	r3, [pc, #180]	; (2530 <mem_manage_fault+0x138>)
    247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    247e:	069d      	lsls	r5, r3, #26
    2480:	d509      	bpl.n	2496 <mem_manage_fault+0x9e>
		PR_FAULT_INFO(
    2482:	4b2f      	ldr	r3, [pc, #188]	; (2540 <mem_manage_fault+0x148>)
    2484:	9302      	str	r3, [sp, #8]
    2486:	2300      	movs	r3, #0
    2488:	e9cd 3300 	strd	r3, r3, [sp]
    248c:	4927      	ldr	r1, [pc, #156]	; (252c <mem_manage_fault+0x134>)
    248e:	2201      	movs	r2, #1
    2490:	4618      	mov	r0, r3
    2492:	f003 fe89 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2496:	4b26      	ldr	r3, [pc, #152]	; (2530 <mem_manage_fault+0x138>)
    2498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    249a:	06d4      	lsls	r4, r2, #27
    249c:	d436      	bmi.n	250c <mem_manage_fault+0x114>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    249e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    24a0:	0790      	lsls	r0, r2, #30
    24a2:	d433      	bmi.n	250c <mem_manage_fault+0x114>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    24a4:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    24a6:	4b22      	ldr	r3, [pc, #136]	; (2530 <mem_manage_fault+0x138>)
    24a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    24aa:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    24ac:	bf42      	ittt	mi
    24ae:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    24b0:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    24b4:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    24b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    24b8:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    24bc:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    24be:	2300      	movs	r3, #0
    24c0:	7033      	strb	r3, [r6, #0]
}
    24c2:	b005      	add	sp, #20
    24c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		PR_FAULT_INFO("  Data Access Violation");
    24c8:	2400      	movs	r4, #0
    24ca:	4b1e      	ldr	r3, [pc, #120]	; (2544 <mem_manage_fault+0x14c>)
    24cc:	9302      	str	r3, [sp, #8]
    24ce:	2201      	movs	r2, #1
    24d0:	4623      	mov	r3, r4
    24d2:	e9cd 4400 	strd	r4, r4, [sp]
    24d6:	4915      	ldr	r1, [pc, #84]	; (252c <mem_manage_fault+0x134>)
    24d8:	4620      	mov	r0, r4
    24da:	f003 fe65 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    24de:	6b6f      	ldr	r7, [r5, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    24e0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    24e2:	061a      	lsls	r2, r3, #24
    24e4:	d5b9      	bpl.n	245a <mem_manage_fault+0x62>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    24e6:	4b18      	ldr	r3, [pc, #96]	; (2548 <mem_manage_fault+0x150>)
    24e8:	4910      	ldr	r1, [pc, #64]	; (252c <mem_manage_fault+0x134>)
    24ea:	9703      	str	r7, [sp, #12]
    24ec:	e9cd 4301 	strd	r4, r3, [sp, #4]
    24f0:	9400      	str	r4, [sp, #0]
    24f2:	4623      	mov	r3, r4
    24f4:	2201      	movs	r2, #1
    24f6:	4620      	mov	r0, r4
    24f8:	f003 fe56 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    24fc:	f1b9 0f00 	cmp.w	r9, #0
    2500:	d0ad      	beq.n	245e <mem_manage_fault+0x66>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2502:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2504:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    2508:	62ab      	str	r3, [r5, #40]	; 0x28
    250a:	e7a8      	b.n	245e <mem_manage_fault+0x66>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    250c:	685b      	ldr	r3, [r3, #4]
    250e:	0519      	lsls	r1, r3, #20
    2510:	d5c8      	bpl.n	24a4 <mem_manage_fault+0xac>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2512:	4641      	mov	r1, r8
    2514:	4638      	mov	r0, r7
    2516:	f7ff fe0b 	bl	2130 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    251a:	2800      	cmp	r0, #0
    251c:	d0c2      	beq.n	24a4 <mem_manage_fault+0xac>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    251e:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2522:	2002      	movs	r0, #2
    2524:	e7bf      	b.n	24a6 <mem_manage_fault+0xae>
    2526:	bf00      	nop
    2528:	00007699 	.word	0x00007699
    252c:	00006e7c 	.word	0x00006e7c
    2530:	e000ed00 	.word	0xe000ed00
    2534:	000076af 	.word	0x000076af
    2538:	00007529 	.word	0x00007529
    253c:	00007710 	.word	0x00007710
    2540:	0000759d 	.word	0x0000759d
    2544:	000076e2 	.word	0x000076e2
    2548:	000076fa 	.word	0x000076fa

0000254c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    254c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2550:	4b6d      	ldr	r3, [pc, #436]	; (2708 <z_arm_fault+0x1bc>)
    2552:	f8d3 9004 	ldr.w	r9, [r3, #4]
{
    2556:	b091      	sub	sp, #68	; 0x44
    2558:	4688      	mov	r8, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    255a:	f3c9 0608 	ubfx	r6, r9, #0, #9
    255e:	2700      	movs	r7, #0
    2560:	f387 8811 	msr	BASEPRI, r7
    2564:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    2568:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    256c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2570:	d10d      	bne.n	258e <z_arm_fault+0x42>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2572:	f002 030c 	and.w	r3, r2, #12
    2576:	2b08      	cmp	r3, #8
    2578:	d10b      	bne.n	2592 <z_arm_fault+0x46>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    257a:	4b64      	ldr	r3, [pc, #400]	; (270c <z_arm_fault+0x1c0>)
    257c:	4964      	ldr	r1, [pc, #400]	; (2710 <z_arm_fault+0x1c4>)
    257e:	9700      	str	r7, [sp, #0]
    2580:	e9cd 7301 	strd	r7, r3, [sp, #4]
    2584:	2201      	movs	r2, #1
    2586:	463b      	mov	r3, r7
    2588:	4638      	mov	r0, r7
    258a:	f003 fe0d 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
		return NULL;
    258e:	46b8      	mov	r8, r7
    2590:	e003      	b.n	259a <z_arm_fault+0x4e>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2592:	0712      	lsls	r2, r2, #28
    2594:	d401      	bmi.n	259a <z_arm_fault+0x4e>
			ptr_esf = (z_arch_esf_t *)msp;
    2596:	4680      	mov	r8, r0
			*nested_exc = true;
    2598:	2701      	movs	r7, #1
	*recoverable = false;
    259a:	2500      	movs	r5, #0
	switch (fault) {
    259c:	1ef3      	subs	r3, r6, #3
	*recoverable = false;
    259e:	f88d 501f 	strb.w	r5, [sp, #31]
	switch (fault) {
    25a2:	2b09      	cmp	r3, #9
    25a4:	f200 8096 	bhi.w	26d4 <z_arm_fault+0x188>
    25a8:	e8df f003 	tbb	[pc, r3]
    25ac:	878e8a05 	.word	0x878e8a05
    25b0:	94949494 	.word	0x94949494
    25b4:	9294      	.short	0x9294
	PR_FAULT_INFO("***** HARD FAULT *****");
    25b6:	4b57      	ldr	r3, [pc, #348]	; (2714 <z_arm_fault+0x1c8>)
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    25b8:	4e53      	ldr	r6, [pc, #332]	; (2708 <z_arm_fault+0x1bc>)
	PR_FAULT_INFO("***** HARD FAULT *****");
    25ba:	4955      	ldr	r1, [pc, #340]	; (2710 <z_arm_fault+0x1c4>)
    25bc:	9500      	str	r5, [sp, #0]
    25be:	e9cd 5301 	strd	r5, r3, [sp, #4]
    25c2:	2300      	movs	r3, #0
    25c4:	2201      	movs	r2, #1
    25c6:	4618      	mov	r0, r3
    25c8:	f003 fdee 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    25cc:	6af4      	ldr	r4, [r6, #44]	; 0x2c
	*recoverable = false;
    25ce:	f88d 501f 	strb.w	r5, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    25d2:	f014 0402 	ands.w	r4, r4, #2
    25d6:	d00b      	beq.n	25f0 <z_arm_fault+0xa4>
		PR_EXC("  Bus fault on vector table read");
    25d8:	4b4f      	ldr	r3, [pc, #316]	; (2718 <z_arm_fault+0x1cc>)
	PR_FAULT_INFO(
    25da:	494d      	ldr	r1, [pc, #308]	; (2710 <z_arm_fault+0x1c4>)
    25dc:	9500      	str	r5, [sp, #0]
    25de:	e9cd 5301 	strd	r5, r3, [sp, #4]
    25e2:	2300      	movs	r3, #0
    25e4:	2201      	movs	r2, #1
    25e6:	4618      	mov	r0, r3
    25e8:	f003 fdde 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    25ec:	2400      	movs	r4, #0
}
    25ee:	e00c      	b.n	260a <z_arm_fault+0xbe>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    25f0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    25f2:	2b00      	cmp	r3, #0
    25f4:	da24      	bge.n	2640 <z_arm_fault+0xf4>
		PR_EXC("  Debug event");
    25f6:	4b49      	ldr	r3, [pc, #292]	; (271c <z_arm_fault+0x1d0>)
    25f8:	4945      	ldr	r1, [pc, #276]	; (2710 <z_arm_fault+0x1c4>)
    25fa:	9400      	str	r4, [sp, #0]
    25fc:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2600:	2201      	movs	r2, #1
    2602:	4623      	mov	r3, r4
    2604:	4620      	mov	r0, r4
    2606:	f003 fdcf 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    260a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    260e:	b9a3      	cbnz	r3, 263a <z_arm_fault+0xee>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2610:	2220      	movs	r2, #32
    2612:	4641      	mov	r1, r8
    2614:	eb0d 0002 	add.w	r0, sp, r2
    2618:	f003 fe00 	bl	621c <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    261c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    261e:	2f00      	cmp	r7, #0
    2620:	d06d      	beq.n	26fe <z_arm_fault+0x1b2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2622:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2626:	b922      	cbnz	r2, 2632 <z_arm_fault+0xe6>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2628:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    262c:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2630:	930f      	str	r3, [sp, #60]	; 0x3c
	}

	z_arm_fatal_error(reason, &esf_copy);
    2632:	a908      	add	r1, sp, #32
    2634:	4620      	mov	r0, r4
    2636:	f7ff fc65 	bl	1f04 <z_arm_fatal_error>
}
    263a:	b011      	add	sp, #68	; 0x44
    263c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2640:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2642:	005b      	lsls	r3, r3, #1
    2644:	d5e1      	bpl.n	260a <z_arm_fault+0xbe>
		PR_EXC("  Fault escalation (see below)");
    2646:	4b36      	ldr	r3, [pc, #216]	; (2720 <z_arm_fault+0x1d4>)
    2648:	4931      	ldr	r1, [pc, #196]	; (2710 <z_arm_fault+0x1c4>)
    264a:	9400      	str	r4, [sp, #0]
    264c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    2650:	2201      	movs	r2, #1
    2652:	4623      	mov	r3, r4
    2654:	4620      	mov	r0, r4
    2656:	f003 fda7 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
	uint16_t fault_insn = *(ret_addr - 1);
    265a:	f8d8 3018 	ldr.w	r3, [r8, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    265e:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    2662:	f64d 7302 	movw	r3, #57090	; 0xdf02
    2666:	429a      	cmp	r2, r3
    2668:	d00a      	beq.n	2680 <z_arm_fault+0x134>
		} else if (SCB_MMFSR != 0) {
    266a:	f896 3028 	ldrb.w	r3, [r6, #40]	; 0x28
    266e:	b1bb      	cbz	r3, 26a0 <z_arm_fault+0x154>
			reason = mem_manage_fault(esf, 1, recoverable);
    2670:	f10d 021f 	add.w	r2, sp, #31
    2674:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2676:	4640      	mov	r0, r8
    2678:	f7ff febe 	bl	23f8 <mem_manage_fault>
    267c:	4604      	mov	r4, r0
		break;
    267e:	e7c4      	b.n	260a <z_arm_fault+0xbe>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    2680:	f8d8 3000 	ldr.w	r3, [r8]
    2684:	9303      	str	r3, [sp, #12]
    2686:	4b27      	ldr	r3, [pc, #156]	; (2724 <z_arm_fault+0x1d8>)
    2688:	9400      	str	r4, [sp, #0]
    268a:	e9cd 4301 	strd	r4, r3, [sp, #4]
    268e:	4620      	mov	r0, r4
    2690:	4623      	mov	r3, r4
    2692:	491f      	ldr	r1, [pc, #124]	; (2710 <z_arm_fault+0x1c4>)
    2694:	2201      	movs	r2, #1
    2696:	f003 fd87 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
			reason = esf->basic.r0;
    269a:	f8d8 4000 	ldr.w	r4, [r8]
    269e:	e7b4      	b.n	260a <z_arm_fault+0xbe>
		} else if (SCB_BFSR != 0) {
    26a0:	f896 3029 	ldrb.w	r3, [r6, #41]	; 0x29
    26a4:	b12b      	cbz	r3, 26b2 <z_arm_fault+0x166>
			reason = bus_fault(esf, 1, recoverable);
    26a6:	f10d 011f 	add.w	r1, sp, #31
    26aa:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    26ac:	f7ff fd9a 	bl	21e4 <bus_fault.constprop.0>
    26b0:	e7e4      	b.n	267c <z_arm_fault+0x130>
		} else if (SCB_UFSR != 0) {
    26b2:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
    26b4:	b29b      	uxth	r3, r3
    26b6:	2b00      	cmp	r3, #0
    26b8:	d0a7      	beq.n	260a <z_arm_fault+0xbe>
		reason = usage_fault(esf);
    26ba:	f7ff fe21 	bl	2300 <usage_fault.constprop.0>
    26be:	e7dd      	b.n	267c <z_arm_fault+0x130>
		reason = mem_manage_fault(esf, 0, recoverable);
    26c0:	f10d 021f 	add.w	r2, sp, #31
    26c4:	2100      	movs	r1, #0
    26c6:	e7d6      	b.n	2676 <z_arm_fault+0x12a>
		reason = bus_fault(esf, 0, recoverable);
    26c8:	f10d 011f 	add.w	r1, sp, #31
    26cc:	2000      	movs	r0, #0
    26ce:	e7ed      	b.n	26ac <z_arm_fault+0x160>
	PR_FAULT_INFO(
    26d0:	4b15      	ldr	r3, [pc, #84]	; (2728 <z_arm_fault+0x1dc>)
    26d2:	e782      	b.n	25da <z_arm_fault+0x8e>
	PR_FAULT_INFO("***** %s %d) *****",
    26d4:	4a15      	ldr	r2, [pc, #84]	; (272c <z_arm_fault+0x1e0>)
    26d6:	4b16      	ldr	r3, [pc, #88]	; (2730 <z_arm_fault+0x1e4>)
    26d8:	490d      	ldr	r1, [pc, #52]	; (2710 <z_arm_fault+0x1c4>)
    26da:	f419 7ff8 	tst.w	r9, #496	; 0x1f0
    26de:	bf18      	it	ne
    26e0:	4613      	movne	r3, r2
    26e2:	3e10      	subs	r6, #16
    26e4:	2400      	movs	r4, #0
    26e6:	e9cd 3603 	strd	r3, r6, [sp, #12]
    26ea:	4b12      	ldr	r3, [pc, #72]	; (2734 <z_arm_fault+0x1e8>)
    26ec:	9302      	str	r3, [sp, #8]
    26ee:	e9cd 4400 	strd	r4, r4, [sp]
    26f2:	4623      	mov	r3, r4
    26f4:	2201      	movs	r2, #1
    26f6:	4620      	mov	r0, r4
    26f8:	f003 fd56 	bl	61a8 <z_log_msg2_runtime_create.constprop.0>
}
    26fc:	e785      	b.n	260a <z_arm_fault+0xbe>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    26fe:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2702:	f023 0301 	bic.w	r3, r3, #1
    2706:	e793      	b.n	2630 <z_arm_fault+0xe4>
    2708:	e000ed00 	.word	0xe000ed00
    270c:	0000775d 	.word	0x0000775d
    2710:	00006e7c 	.word	0x00006e7c
    2714:	00007788 	.word	0x00007788
    2718:	0000779f 	.word	0x0000779f
    271c:	000077c0 	.word	0x000077c0
    2720:	000077ce 	.word	0x000077ce
    2724:	000077ed 	.word	0x000077ed
    2728:	00007809 	.word	0x00007809
    272c:	00007744 	.word	0x00007744
    2730:	0000772f 	.word	0x0000772f
    2734:	0000782d 	.word	0x0000782d

00002738 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2738:	4a02      	ldr	r2, [pc, #8]	; (2744 <z_arm_fault_init+0xc>)
    273a:	6953      	ldr	r3, [r2, #20]
    273c:	f043 0310 	orr.w	r3, r3, #16
    2740:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    2742:	4770      	bx	lr
    2744:	e000ed00 	.word	0xe000ed00

00002748 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2748:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    274c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2750:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2752:	4672      	mov	r2, lr
	bl z_arm_fault
    2754:	f7ff fefa 	bl	254c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2758:	bd01      	pop	{r0, pc}
    275a:	bf00      	nop

0000275c <z_arm_interrupt_init>:
    275c:	4804      	ldr	r0, [pc, #16]	; (2770 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    275e:	2300      	movs	r3, #0
    2760:	2120      	movs	r1, #32
    2762:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2764:	3301      	adds	r3, #1
    2766:	2b30      	cmp	r3, #48	; 0x30
    2768:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    276c:	d1f9      	bne.n	2762 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    276e:	4770      	bx	lr
    2770:	e000e100 	.word	0xe000e100

00002774 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    2774:	2000      	movs	r0, #0
    msr CONTROL, r0
    2776:	f380 8814 	msr	CONTROL, r0
    isb
    277a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    277e:	f004 fa23 	bl	6bc8 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    2782:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    2784:	490d      	ldr	r1, [pc, #52]	; (27bc <__start+0x48>)
    str r0, [r1]
    2786:	6008      	str	r0, [r1, #0]
    dsb
    2788:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    278c:	480c      	ldr	r0, [pc, #48]	; (27c0 <__start+0x4c>)
    msr msp, r0
    278e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    2792:	f000 f82b 	bl	27ec <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2796:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2798:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    279c:	4809      	ldr	r0, [pc, #36]	; (27c4 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    279e:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    27a2:	1840      	adds	r0, r0, r1
    msr PSP, r0
    27a4:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    27a8:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    27ac:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    27ae:	4308      	orrs	r0, r1
    msr CONTROL, r0
    27b0:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    27b4:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    27b8:	f7ff fc2e 	bl	2018 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    27bc:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    27c0:	20001420 	.word	0x20001420
    ldr r0, =z_interrupt_stacks
    27c4:	200015a0 	.word	0x200015a0

000027c8 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    27c8:	4907      	ldr	r1, [pc, #28]	; (27e8 <z_arm_clear_arm_mpu_config+0x20>)
    27ca:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    27ce:	2300      	movs	r3, #0
	int num_regions =
    27d0:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    27d4:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    27d6:	4293      	cmp	r3, r2
    27d8:	d100      	bne.n	27dc <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    27da:	4770      	bx	lr
  MPU->RNR = rnr;
    27dc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    27e0:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    27e4:	3301      	adds	r3, #1
    27e6:	e7f6      	b.n	27d6 <z_arm_clear_arm_mpu_config+0xe>
    27e8:	e000ed00 	.word	0xe000ed00

000027ec <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    27ec:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    27ee:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    27f0:	2300      	movs	r3, #0
    27f2:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    27f6:	f7ff ffe7 	bl	27c8 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    27fa:	4b14      	ldr	r3, [pc, #80]	; (284c <z_arm_init_arch_hw_at_boot+0x60>)
    27fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2800:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2808:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    280c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2810:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2814:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2818:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    281c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2820:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2824:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2828:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    282c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2830:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    2834:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2838:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    283c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2840:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    2842:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2846:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    284a:	bd08      	pop	{r3, pc}
    284c:	e000e100 	.word	0xe000e100

00002850 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2850:	4b08      	ldr	r3, [pc, #32]	; (2874 <z_impl_k_thread_abort+0x24>)
    2852:	689b      	ldr	r3, [r3, #8]
    2854:	4283      	cmp	r3, r0
    2856:	d10b      	bne.n	2870 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2858:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    285c:	b143      	cbz	r3, 2870 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    285e:	4b06      	ldr	r3, [pc, #24]	; (2878 <z_impl_k_thread_abort+0x28>)
    2860:	685a      	ldr	r2, [r3, #4]
    2862:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    2866:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    2868:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    286a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    286e:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    2870:	f002 befc 	b.w	566c <z_thread_abort>
    2874:	200009e8 	.word	0x200009e8
    2878:	e000ed00 	.word	0xe000ed00

0000287c <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    287c:	4b02      	ldr	r3, [pc, #8]	; (2888 <z_arm_configure_static_mpu_regions+0xc>)
    287e:	4a03      	ldr	r2, [pc, #12]	; (288c <z_arm_configure_static_mpu_regions+0x10>)
    2880:	4803      	ldr	r0, [pc, #12]	; (2890 <z_arm_configure_static_mpu_regions+0x14>)
    2882:	2101      	movs	r1, #1
    2884:	f000 b884 	b.w	2990 <arm_core_mpu_configure_static_mpu_regions>
    2888:	20040000 	.word	0x20040000
    288c:	20000000 	.word	0x20000000
    2890:	00006fc8 	.word	0x00006fc8

00002894 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2894:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2896:	4b05      	ldr	r3, [pc, #20]	; (28ac <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2898:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    289a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    289c:	4a04      	ldr	r2, [pc, #16]	; (28b0 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    289e:	2120      	movs	r1, #32
    28a0:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    28a4:	4618      	mov	r0, r3
    28a6:	2101      	movs	r1, #1
    28a8:	f000 b87c 	b.w	29a4 <arm_core_mpu_configure_dynamic_mpu_regions>
    28ac:	20000880 	.word	0x20000880
    28b0:	150b0000 	.word	0x150b0000

000028b4 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    28b4:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    28b6:	4f27      	ldr	r7, [pc, #156]	; (2954 <mpu_configure_regions+0xa0>)
    28b8:	b085      	sub	sp, #20
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    28ba:	2600      	movs	r6, #0
    28bc:	428e      	cmp	r6, r1
    28be:	da15      	bge.n	28ec <mpu_configure_regions+0x38>
		if (regions[i].size == 0U) {
    28c0:	6844      	ldr	r4, [r0, #4]
    28c2:	2c00      	cmp	r4, #0
    28c4:	d043      	beq.n	294e <mpu_configure_regions+0x9a>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    28c6:	b1d3      	cbz	r3, 28fe <mpu_configure_regions+0x4a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    28c8:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    28cc:	ea14 0f0c 	tst.w	r4, ip
    28d0:	d00f      	beq.n	28f2 <mpu_configure_regions+0x3e>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    28d2:	4b21      	ldr	r3, [pc, #132]	; (2958 <mpu_configure_regions+0xa4>)
    28d4:	9603      	str	r6, [sp, #12]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    28d6:	9302      	str	r3, [sp, #8]
    28d8:	2300      	movs	r3, #0
    28da:	2201      	movs	r2, #1
    28dc:	e9cd 3300 	strd	r3, r3, [sp]
    28e0:	491e      	ldr	r1, [pc, #120]	; (295c <mpu_configure_regions+0xa8>)
    28e2:	4618      	mov	r0, r3
    28e4:	f003 fc70 	bl	61c8 <z_log_msg2_runtime_create.constprop.0>
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    28e8:	f06f 0215 	mvn.w	r2, #21
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    28ec:	4610      	mov	r0, r2
    28ee:	b005      	add	sp, #20
    28f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		&&
    28f2:	2c1f      	cmp	r4, #31
    28f4:	d9ed      	bls.n	28d2 <mpu_configure_regions+0x1e>
		((part->start & (part->size - 1U)) == 0U);
    28f6:	6805      	ldr	r5, [r0, #0]
		&&
    28f8:	ea1c 0f05 	tst.w	ip, r5
    28fc:	d1e9      	bne.n	28d2 <mpu_configure_regions+0x1e>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    28fe:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2900:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2902:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2906:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    2908:	d90f      	bls.n	292a <mpu_configure_regions+0x76>
	if (size > (1UL << 31)) {
    290a:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    290e:	d80e      	bhi.n	292e <mpu_configure_regions+0x7a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2910:	3c01      	subs	r4, #1
    2912:	fab4 f484 	clz	r4, r4
    2916:	f1c4 041f 	rsb	r4, r4, #31
    291a:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    291c:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    291e:	ea4c 0404 	orr.w	r4, ip, r4
    2922:	d906      	bls.n	2932 <mpu_configure_regions+0x7e>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2924:	4b0e      	ldr	r3, [pc, #56]	; (2960 <mpu_configure_regions+0xac>)
    2926:	9203      	str	r2, [sp, #12]
    2928:	e7d5      	b.n	28d6 <mpu_configure_regions+0x22>
		return REGION_32B;
    292a:	2408      	movs	r4, #8
    292c:	e7f6      	b.n	291c <mpu_configure_regions+0x68>
		return REGION_4G;
    292e:	243e      	movs	r4, #62	; 0x3e
    2930:	e7f4      	b.n	291c <mpu_configure_regions+0x68>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2932:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2936:	4315      	orrs	r5, r2
    2938:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    293c:	f044 0401 	orr.w	r4, r4, #1
    2940:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2944:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    2948:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    294a:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    294e:	3601      	adds	r6, #1
    2950:	300c      	adds	r0, #12
    2952:	e7b3      	b.n	28bc <mpu_configure_regions+0x8>
    2954:	e000ed00 	.word	0xe000ed00
    2958:	00007844 	.word	0x00007844
    295c:	00006e74 	.word	0x00006e74
    2960:	00007867 	.word	0x00007867

00002964 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2964:	4b04      	ldr	r3, [pc, #16]	; (2978 <arm_core_mpu_enable+0x14>)
    2966:	2205      	movs	r2, #5
    2968:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    296c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2970:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2974:	4770      	bx	lr
    2976:	bf00      	nop
    2978:	e000ed00 	.word	0xe000ed00

0000297c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    297c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2980:	4b02      	ldr	r3, [pc, #8]	; (298c <arm_core_mpu_disable+0x10>)
    2982:	2200      	movs	r2, #0
    2984:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    2988:	4770      	bx	lr
    298a:	bf00      	nop
    298c:	e000ed00 	.word	0xe000ed00

00002990 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2990:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2992:	4c03      	ldr	r4, [pc, #12]	; (29a0 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2994:	2301      	movs	r3, #1
    2996:	7822      	ldrb	r2, [r4, #0]
    2998:	f7ff ff8c 	bl	28b4 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    299c:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    299e:	bd10      	pop	{r4, pc}
    29a0:	20000bff 	.word	0x20000bff

000029a4 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    29a4:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    29a6:	4a09      	ldr	r2, [pc, #36]	; (29cc <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    29a8:	2300      	movs	r3, #0
    29aa:	7812      	ldrb	r2, [r2, #0]
    29ac:	f7ff ff82 	bl	28b4 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    29b0:	f110 0f16 	cmn.w	r0, #22
    29b4:	d003      	beq.n	29be <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    29b6:	4b06      	ldr	r3, [pc, #24]	; (29d0 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)
  MPU->RASR = 0U;
    29b8:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    29ba:	2807      	cmp	r0, #7
    29bc:	dd00      	ble.n	29c0 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    29be:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    29c0:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    29c4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    29c8:	3001      	adds	r0, #1
    29ca:	e7f6      	b.n	29ba <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    29cc:	20000bff 	.word	0x20000bff
    29d0:	e000ed00 	.word	0xe000ed00

000029d4 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    29d4:	4914      	ldr	r1, [pc, #80]	; (2a28 <z_arm_mpu_init+0x54>)
    29d6:	6808      	ldr	r0, [r1, #0]
    29d8:	2808      	cmp	r0, #8
{
    29da:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    29dc:	d821      	bhi.n	2a22 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    29de:	f7ff ffcd 	bl	297c <arm_core_mpu_disable>
    29e2:	4c12      	ldr	r4, [pc, #72]	; (2a2c <z_arm_mpu_init+0x58>)
    29e4:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    29e6:	2200      	movs	r2, #0
    29e8:	4290      	cmp	r0, r2
    29ea:	f101 010c 	add.w	r1, r1, #12
    29ee:	d105      	bne.n	29fc <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    29f0:	4b0f      	ldr	r3, [pc, #60]	; (2a30 <z_arm_mpu_init+0x5c>)
    29f2:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    29f4:	f7ff ffb6 	bl	2964 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    29f8:	2000      	movs	r0, #0
}
    29fa:	bd10      	pop	{r4, pc}
    29fc:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2a00:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    2a04:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2a08:	4313      	orrs	r3, r2
    2a0a:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2a0e:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2a12:	f851 3c04 	ldr.w	r3, [r1, #-4]
    2a16:	f043 0301 	orr.w	r3, r3, #1
    2a1a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2a1e:	3201      	adds	r2, #1
    2a20:	e7e2      	b.n	29e8 <z_arm_mpu_init+0x14>
		return -1;
    2a22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2a26:	e7e8      	b.n	29fa <z_arm_mpu_init+0x26>
    2a28:	00006fd4 	.word	0x00006fd4
    2a2c:	e000ed00 	.word	0xe000ed00
    2a30:	20000bff 	.word	0x20000bff

00002a34 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2a34:	4b01      	ldr	r3, [pc, #4]	; (2a3c <__stdout_hook_install+0x8>)
    2a36:	6018      	str	r0, [r3, #0]
}
    2a38:	4770      	bx	lr
    2a3a:	bf00      	nop
    2a3c:	20000030 	.word	0x20000030

00002a40 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    2a40:	b510      	push	{r4, lr}
	__asm__ volatile(
    2a42:	f04f 0320 	mov.w	r3, #32
    2a46:	f3ef 8011 	mrs	r0, BASEPRI
    2a4a:	f383 8812 	msr	BASEPRI_MAX, r3
    2a4e:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2a52:	4a11      	ldr	r2, [pc, #68]	; (2a98 <nordicsemi_nrf52_init+0x58>)
    2a54:	2301      	movs	r3, #1
    2a56:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2a5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a5e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    2a62:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2a66:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    2a6a:	2c08      	cmp	r4, #8
    2a6c:	d108      	bne.n	2a80 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2a6e:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    2a72:	2905      	cmp	r1, #5
    2a74:	d804      	bhi.n	2a80 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2a76:	4c09      	ldr	r4, [pc, #36]	; (2a9c <nordicsemi_nrf52_init+0x5c>)
    2a78:	5c61      	ldrb	r1, [r4, r1]
    2a7a:	b109      	cbz	r1, 2a80 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2a7c:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2a80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a84:	2201      	movs	r2, #1
    2a86:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2a8a:	f380 8811 	msr	BASEPRI, r0
    2a8e:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2a92:	2000      	movs	r0, #0
    2a94:	bd10      	pop	{r4, pc}
    2a96:	bf00      	nop
    2a98:	4001e000 	.word	0x4001e000
    2a9c:	000078a0 	.word	0x000078a0

00002aa0 <sys_arch_reboot>:
    *p_gpregret = val;
    2aa0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2aa4:	b2c0      	uxtb	r0, r0
    2aa6:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2aaa:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2aae:	4905      	ldr	r1, [pc, #20]	; (2ac4 <sys_arch_reboot+0x24>)
    2ab0:	4b05      	ldr	r3, [pc, #20]	; (2ac8 <sys_arch_reboot+0x28>)
    2ab2:	68ca      	ldr	r2, [r1, #12]
    2ab4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2ab8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2aba:	60cb      	str	r3, [r1, #12]
    2abc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2ac0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2ac2:	e7fd      	b.n	2ac0 <sys_arch_reboot+0x20>
    2ac4:	e000ed00 	.word	0xe000ed00
    2ac8:	05fa0004 	.word	0x05fa0004

00002acc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2acc:	b120      	cbz	r0, 2ad8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2ace:	4b03      	ldr	r3, [pc, #12]	; (2adc <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2ad0:	0180      	lsls	r0, r0, #6
    2ad2:	f043 0301 	orr.w	r3, r3, #1
    2ad6:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2ad8:	4770      	bx	lr
    2ada:	bf00      	nop
    2adc:	00006ef0 	.word	0x00006ef0

00002ae0 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    2ae0:	4b08      	ldr	r3, [pc, #32]	; (2b04 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2ae2:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2ae4:	1ac3      	subs	r3, r0, r3
{
    2ae6:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2ae8:	4907      	ldr	r1, [pc, #28]	; (2b08 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    2aea:	109b      	asrs	r3, r3, #2
{
    2aec:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2aee:	4359      	muls	r1, r3
    2af0:	4806      	ldr	r0, [pc, #24]	; (2b0c <onoff_stop+0x2c>)
    2af2:	2240      	movs	r2, #64	; 0x40
    2af4:	f003 fbd7 	bl	62a6 <stop>
	notify(mgr, res);
    2af8:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2afa:	4601      	mov	r1, r0
	notify(mgr, res);
    2afc:	4620      	mov	r0, r4
}
    2afe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2b02:	4718      	bx	r3
    2b04:	2000089c 	.word	0x2000089c
    2b08:	b6db6db7 	.word	0xb6db6db7
    2b0c:	00006c44 	.word	0x00006c44

00002b10 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2b10:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2b12:	4c0c      	ldr	r4, [pc, #48]	; (2b44 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2b14:	4a0c      	ldr	r2, [pc, #48]	; (2b48 <onoff_start+0x38>)
    2b16:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    2b18:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2b1a:	9300      	str	r3, [sp, #0]
{
    2b1c:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2b1e:	460b      	mov	r3, r1
    2b20:	490a      	ldr	r1, [pc, #40]	; (2b4c <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    2b22:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2b24:	4361      	muls	r1, r4
{
    2b26:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2b28:	4809      	ldr	r0, [pc, #36]	; (2b50 <onoff_start+0x40>)
    2b2a:	f003 fbe9 	bl	6300 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    2b2e:	1e01      	subs	r1, r0, #0
    2b30:	da05      	bge.n	2b3e <onoff_start+0x2e>
		notify(mgr, err);
    2b32:	4630      	mov	r0, r6
    2b34:	462b      	mov	r3, r5
	}
}
    2b36:	b002      	add	sp, #8
    2b38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    2b3c:	4718      	bx	r3
}
    2b3e:	b002      	add	sp, #8
    2b40:	bd70      	pop	{r4, r5, r6, pc}
    2b42:	bf00      	nop
    2b44:	2000089c 	.word	0x2000089c
    2b48:	0000636f 	.word	0x0000636f
    2b4c:	b6db6db7 	.word	0xb6db6db7
    2b50:	00006c44 	.word	0x00006c44

00002b54 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b54:	2200      	movs	r2, #0
{
    2b56:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b58:	2101      	movs	r1, #1
{
    2b5a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b5c:	4610      	mov	r0, r2
    2b5e:	f7ff fa3f 	bl	1fe0 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2b62:	480f      	ldr	r0, [pc, #60]	; (2ba0 <clk_init+0x4c>)
    2b64:	f001 fa12 	bl	3f8c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2b68:	4b0e      	ldr	r3, [pc, #56]	; (2ba4 <clk_init+0x50>)
    2b6a:	4298      	cmp	r0, r3
    2b6c:	d115      	bne.n	2b9a <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2b6e:	f003 fdde 	bl	672e <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    2b72:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2b74:	490c      	ldr	r1, [pc, #48]	; (2ba8 <clk_init+0x54>)
    2b76:	4630      	mov	r0, r6
    2b78:	f003 f9c7 	bl	5f0a <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2b7c:	2800      	cmp	r0, #0
    2b7e:	db0b      	blt.n	2b98 <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    2b80:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2b82:	4909      	ldr	r1, [pc, #36]	; (2ba8 <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2b84:	2501      	movs	r5, #1
    2b86:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2b88:	f104 001c 	add.w	r0, r4, #28
    2b8c:	f003 f9bd 	bl	5f0a <onoff_manager_init>
		if (err < 0) {
    2b90:	2800      	cmp	r0, #0
    2b92:	db01      	blt.n	2b98 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2b94:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    2b96:	2000      	movs	r0, #0
}
    2b98:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2b9a:	f06f 0004 	mvn.w	r0, #4
    2b9e:	e7fb      	b.n	2b98 <clk_init+0x44>
    2ba0:	00002be1 	.word	0x00002be1
    2ba4:	0bad0000 	.word	0x0bad0000
    2ba8:	00007024 	.word	0x00007024

00002bac <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2bac:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    2bae:	230c      	movs	r3, #12
    2bb0:	4809      	ldr	r0, [pc, #36]	; (2bd8 <clkstarted_handle.constprop.0+0x2c>)
    2bb2:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    2bb4:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    2bb6:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    2bb8:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    2bbc:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    2bbe:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    2bc0:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    2bc2:	4418      	add	r0, r3
    2bc4:	f003 fb5c 	bl	6280 <set_on_state>
	if (callback) {
    2bc8:	b12d      	cbz	r5, 2bd6 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    2bca:	4632      	mov	r2, r6
    2bcc:	462b      	mov	r3, r5
    2bce:	4803      	ldr	r0, [pc, #12]	; (2bdc <clkstarted_handle.constprop.0+0x30>)
}
    2bd0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    2bd4:	4718      	bx	r3
}
    2bd6:	bd70      	pop	{r4, r5, r6, pc}
    2bd8:	2000089c 	.word	0x2000089c
    2bdc:	00006c44 	.word	0x00006c44

00002be0 <clock_event_handler>:
	switch (event) {
    2be0:	b110      	cbz	r0, 2be8 <clock_event_handler+0x8>
    2be2:	2801      	cmp	r0, #1
    2be4:	d004      	beq.n	2bf0 <clock_event_handler+0x10>
    2be6:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2be8:	4b03      	ldr	r3, [pc, #12]	; (2bf8 <clock_event_handler+0x18>)
    2bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2bec:	075b      	lsls	r3, r3, #29
    2bee:	d101      	bne.n	2bf4 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2bf0:	f7ff bfdc 	b.w	2bac <clkstarted_handle.constprop.0>
}
    2bf4:	4770      	bx	lr
    2bf6:	bf00      	nop
    2bf8:	2000089c 	.word	0x2000089c

00002bfc <generic_hfclk_start>:
{
    2bfc:	b508      	push	{r3, lr}
	__asm__ volatile(
    2bfe:	f04f 0320 	mov.w	r3, #32
    2c02:	f3ef 8111 	mrs	r1, BASEPRI
    2c06:	f383 8812 	msr	BASEPRI_MAX, r3
    2c0a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2c0e:	4a12      	ldr	r2, [pc, #72]	; (2c58 <generic_hfclk_start+0x5c>)
    2c10:	6813      	ldr	r3, [r2, #0]
    2c12:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    2c16:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    2c1a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2c1c:	d00c      	beq.n	2c38 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2c22:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2c26:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    2c2a:	f013 0301 	ands.w	r3, r3, #1
    2c2e:	d003      	beq.n	2c38 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2c30:	480a      	ldr	r0, [pc, #40]	; (2c5c <generic_hfclk_start+0x60>)
    2c32:	f003 fb25 	bl	6280 <set_on_state>
			already_started = true;
    2c36:	2301      	movs	r3, #1
	__asm__ volatile(
    2c38:	f381 8811 	msr	BASEPRI, r1
    2c3c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2c40:	b123      	cbz	r3, 2c4c <generic_hfclk_start+0x50>
}
    2c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    2c46:	2000      	movs	r0, #0
    2c48:	f7ff bfb0 	b.w	2bac <clkstarted_handle.constprop.0>
}
    2c4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    2c50:	2001      	movs	r0, #1
    2c52:	f003 bd79 	b.w	6748 <nrfx_clock_start>
    2c56:	bf00      	nop
    2c58:	200008ec 	.word	0x200008ec
    2c5c:	200008dc 	.word	0x200008dc

00002c60 <api_blocking_start>:
{
    2c60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2c62:	2200      	movs	r2, #0
    2c64:	2301      	movs	r3, #1
    2c66:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2c6a:	4a09      	ldr	r2, [pc, #36]	; (2c90 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2c6c:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2c70:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2c72:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2c76:	f003 fb73 	bl	6360 <api_start>
	if (err < 0) {
    2c7a:	2800      	cmp	r0, #0
    2c7c:	db05      	blt.n	2c8a <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    2c7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2c82:	2300      	movs	r3, #0
    2c84:	4668      	mov	r0, sp
    2c86:	f002 f9d1 	bl	502c <z_impl_k_sem_take>
}
    2c8a:	b005      	add	sp, #20
    2c8c:	f85d fb04 	ldr.w	pc, [sp], #4
    2c90:	0000638d 	.word	0x0000638d

00002c94 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2c94:	4b09      	ldr	r3, [pc, #36]	; (2cbc <generic_hfclk_stop+0x28>)
    2c96:	f3bf 8f5b 	dmb	ish
    2c9a:	e853 2f00 	ldrex	r2, [r3]
    2c9e:	f022 0102 	bic.w	r1, r2, #2
    2ca2:	e843 1000 	strex	r0, r1, [r3]
    2ca6:	2800      	cmp	r0, #0
    2ca8:	d1f7      	bne.n	2c9a <generic_hfclk_stop+0x6>
    2caa:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    2cae:	07d3      	lsls	r3, r2, #31
    2cb0:	d402      	bmi.n	2cb8 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    2cb2:	2001      	movs	r0, #1
    2cb4:	f003 bd85 	b.w	67c2 <nrfx_clock_stop>
}
    2cb8:	4770      	bx	lr
    2cba:	bf00      	nop
    2cbc:	200008ec 	.word	0x200008ec

00002cc0 <z_nrf_clock_control_lf_on>:
{
    2cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2cc4:	4939      	ldr	r1, [pc, #228]	; (2dac <z_nrf_clock_control_lf_on+0xec>)
    2cc6:	f3bf 8f5b 	dmb	ish
    2cca:	4607      	mov	r7, r0
    2ccc:	2201      	movs	r2, #1
    2cce:	e851 3f00 	ldrex	r3, [r1]
    2cd2:	e841 2000 	strex	r0, r2, [r1]
    2cd6:	2800      	cmp	r0, #0
    2cd8:	d1f9      	bne.n	2cce <z_nrf_clock_control_lf_on+0xe>
    2cda:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    2cde:	b933      	cbnz	r3, 2cee <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2ce0:	4933      	ldr	r1, [pc, #204]	; (2db0 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    2ce2:	4834      	ldr	r0, [pc, #208]	; (2db4 <z_nrf_clock_control_lf_on+0xf4>)
    2ce4:	604b      	str	r3, [r1, #4]
    2ce6:	60cb      	str	r3, [r1, #12]
    2ce8:	608a      	str	r2, [r1, #8]
    2cea:	f003 f921 	bl	5f30 <onoff_request>
	switch (start_mode) {
    2cee:	1e7b      	subs	r3, r7, #1
    2cf0:	2b01      	cmp	r3, #1
    2cf2:	d82f      	bhi.n	2d54 <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2cf4:	2f01      	cmp	r7, #1
    2cf6:	d107      	bne.n	2d08 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    2cf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cfc:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    2d00:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2d04:	2b01      	cmp	r3, #1
    2d06:	d025      	beq.n	2d54 <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2d08:	f003 fe56 	bl	69b8 <k_is_in_isr>
    2d0c:	4604      	mov	r4, r0
    2d0e:	b918      	cbnz	r0, 2d18 <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    2d10:	4b29      	ldr	r3, [pc, #164]	; (2db8 <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    2d12:	781b      	ldrb	r3, [r3, #0]
    2d14:	2b00      	cmp	r3, #0
    2d16:	d141      	bne.n	2d9c <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    2d18:	f04f 0320 	mov.w	r3, #32
    2d1c:	f3ef 8611 	mrs	r6, BASEPRI
    2d20:	f383 8812 	msr	BASEPRI_MAX, r3
    2d24:	f3bf 8f6f 	isb	sy
    2d28:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d2a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 2dbc <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d2e:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    2d32:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d36:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    2d3a:	03d2      	lsls	r2, r2, #15
    2d3c:	d50c      	bpl.n	2d58 <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2d3e:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2d42:	2b01      	cmp	r3, #1
    2d44:	d001      	beq.n	2d4a <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2d46:	2f01      	cmp	r7, #1
    2d48:	d106      	bne.n	2d58 <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    2d4a:	b30c      	cbz	r4, 2d90 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    2d4c:	f386 8811 	msr	BASEPRI, r6
    2d50:	f3bf 8f6f 	isb	sy
}
    2d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    2d58:	b1ac      	cbz	r4, 2d86 <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    2d5a:	4630      	mov	r0, r6
    2d5c:	f7ff f8c8 	bl	1ef0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2d60:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2d64:	2b00      	cmp	r3, #0
    2d66:	d1e4      	bne.n	2d32 <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d68:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    2d6c:	2a00      	cmp	r2, #0
    2d6e:	d0e0      	beq.n	2d32 <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d70:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2d74:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    2d78:	2301      	movs	r3, #1
    2d7a:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    2d7e:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d82:	60ab      	str	r3, [r5, #8]
}
    2d84:	e7d5      	b.n	2d32 <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    2d86:	2100      	movs	r1, #0
    2d88:	2021      	movs	r0, #33	; 0x21
    2d8a:	f002 fc4f 	bl	562c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2d8e:	e7e7      	b.n	2d60 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    2d90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d94:	2202      	movs	r2, #2
    2d96:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2d9a:	e7db      	b.n	2d54 <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    2d9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2da0:	2202      	movs	r2, #2
    2da2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2da6:	4606      	mov	r6, r0
}
    2da8:	e7bf      	b.n	2d2a <z_nrf_clock_control_lf_on+0x6a>
    2daa:	bf00      	nop
    2dac:	200008f0 	.word	0x200008f0
    2db0:	2000088c 	.word	0x2000088c
    2db4:	200008b8 	.word	0x200008b8
    2db8:	20001010 	.word	0x20001010
    2dbc:	e000e100 	.word	0xe000e100

00002dc0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2dc0:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2dc2:	4b08      	ldr	r3, [pc, #32]	; (2de4 <uart_console_init+0x24>)
    2dc4:	4808      	ldr	r0, [pc, #32]	; (2de8 <uart_console_init+0x28>)
    2dc6:	6018      	str	r0, [r3, #0]
    2dc8:	f003 fd94 	bl	68f4 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    2dcc:	b138      	cbz	r0, 2dde <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    2dce:	4807      	ldr	r0, [pc, #28]	; (2dec <uart_console_init+0x2c>)
    2dd0:	f7ff fe30 	bl	2a34 <__stdout_hook_install>
	__printk_hook_install(console_out);
    2dd4:	4805      	ldr	r0, [pc, #20]	; (2dec <uart_console_init+0x2c>)
    2dd6:	f7fd fe25 	bl	a24 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2dda:	2000      	movs	r0, #0
}
    2ddc:	bd08      	pop	{r3, pc}
		return -ENODEV;
    2dde:	f06f 0012 	mvn.w	r0, #18
    2de2:	e7fb      	b.n	2ddc <uart_console_init+0x1c>
    2de4:	200008f4 	.word	0x200008f4
    2de8:	00006ca4 	.word	0x00006ca4
    2dec:	00002df1 	.word	0x00002df1

00002df0 <console_out>:
	if ('\n' == c) {
    2df0:	280a      	cmp	r0, #10
{
    2df2:	b538      	push	{r3, r4, r5, lr}
    2df4:	4d07      	ldr	r5, [pc, #28]	; (2e14 <console_out+0x24>)
    2df6:	4604      	mov	r4, r0
	if ('\n' == c) {
    2df8:	d104      	bne.n	2e04 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    2dfa:	6828      	ldr	r0, [r5, #0]
    2dfc:	6883      	ldr	r3, [r0, #8]
    2dfe:	210d      	movs	r1, #13
    2e00:	685b      	ldr	r3, [r3, #4]
    2e02:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    2e04:	6828      	ldr	r0, [r5, #0]
    2e06:	6883      	ldr	r3, [r0, #8]
    2e08:	b2e1      	uxtb	r1, r4
    2e0a:	685b      	ldr	r3, [r3, #4]
    2e0c:	4798      	blx	r3
}
    2e0e:	4620      	mov	r0, r4
    2e10:	bd38      	pop	{r3, r4, r5, pc}
    2e12:	bf00      	nop
    2e14:	200008f4 	.word	0x200008f4

00002e18 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    2e18:	b530      	push	{r4, r5, lr}
	return port->config;
    2e1a:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2e1c:	7b04      	ldrb	r4, [r0, #12]
    2e1e:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    2e22:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2e26:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    2e2a:	b085      	sub	sp, #20
    2e2c:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    2e30:	d104      	bne.n	2e3c <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    2e32:	4628      	mov	r0, r5
    2e34:	f001 fb2c 	bl	4490 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    2e38:	2000      	movs	r0, #0
    2e3a:	e032      	b.n	2ea2 <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2e3c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2e40:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2e44:	d12f      	bne.n	2ea6 <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2e46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2e4a:	bf0c      	ite	eq
    2e4c:	2304      	moveq	r3, #4
    2e4e:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2e50:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2e54:	6883      	ldr	r3, [r0, #8]
    2e56:	fa23 f101 	lsr.w	r1, r3, r1
    2e5a:	07c9      	lsls	r1, r1, #31
    2e5c:	d42f      	bmi.n	2ebe <gpio_nrfx_pin_interrupt_configure+0xa6>
    2e5e:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    2e62:	d12c      	bne.n	2ebe <gpio_nrfx_pin_interrupt_configure+0xa6>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    2e64:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    2e66:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    2e68:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    2e6c:	4a1c      	ldr	r2, [pc, #112]	; (2ee0 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2e6e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    2e72:	bf18      	it	ne
    2e74:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2e7c:	07db      	lsls	r3, r3, #31
    2e7e:	d41e      	bmi.n	2ebe <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2e80:	f10d 0407 	add.w	r4, sp, #7
    2e84:	4621      	mov	r1, r4
    2e86:	4628      	mov	r0, r5
    2e88:	f001 fa66 	bl	4358 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2e8c:	4b15      	ldr	r3, [pc, #84]	; (2ee4 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    2e8e:	4298      	cmp	r0, r3
    2e90:	d114      	bne.n	2ebc <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    2e92:	4620      	mov	r0, r4
    2e94:	f001 faae 	bl	43f4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2e98:	4b13      	ldr	r3, [pc, #76]	; (2ee8 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    2e9a:	4298      	cmp	r0, r3
    2e9c:	d00e      	beq.n	2ebc <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    2e9e:	f06f 000b 	mvn.w	r0, #11
}
    2ea2:	b005      	add	sp, #20
    2ea4:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    2ea6:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    2eaa:	d005      	beq.n	2eb8 <gpio_nrfx_pin_interrupt_configure+0xa0>
    2eac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2eb0:	bf0c      	ite	eq
    2eb2:	2302      	moveq	r3, #2
    2eb4:	2301      	movne	r3, #1
    2eb6:	e7cb      	b.n	2e50 <gpio_nrfx_pin_interrupt_configure+0x38>
    2eb8:	2303      	movs	r3, #3
    2eba:	e7c9      	b.n	2e50 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    2ebc:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2ebe:	2300      	movs	r3, #0
    2ec0:	4619      	mov	r1, r3
    2ec2:	aa02      	add	r2, sp, #8
    2ec4:	4628      	mov	r0, r5
    2ec6:	f001 f921 	bl	410c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2eca:	4b07      	ldr	r3, [pc, #28]	; (2ee8 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    2ecc:	4298      	cmp	r0, r3
    2ece:	d104      	bne.n	2eda <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2ed0:	2101      	movs	r1, #1
    2ed2:	4628      	mov	r0, r5
    2ed4:	f001 fa94 	bl	4400 <nrfx_gpiote_trigger_enable>
    2ed8:	e7ae      	b.n	2e38 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    2eda:	f06f 0004 	mvn.w	r0, #4
    2ede:	e7e0      	b.n	2ea2 <gpio_nrfx_pin_interrupt_configure+0x8a>
    2ee0:	50000300 	.word	0x50000300
    2ee4:	0bad0004 	.word	0x0bad0004
    2ee8:	0bad0000 	.word	0x0bad0000

00002eec <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2eec:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2eee:	f001 fa71 	bl	43d4 <nrfx_gpiote_is_init>
    2ef2:	4604      	mov	r4, r0
    2ef4:	b968      	cbnz	r0, 2f12 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2ef6:	f001 fa45 	bl	4384 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2efa:	4b08      	ldr	r3, [pc, #32]	; (2f1c <gpio_nrfx_init+0x30>)
    2efc:	4298      	cmp	r0, r3
    2efe:	d10a      	bne.n	2f16 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2f00:	4807      	ldr	r0, [pc, #28]	; (2f20 <gpio_nrfx_init+0x34>)
    2f02:	4621      	mov	r1, r4
    2f04:	f001 fa22 	bl	434c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2f08:	4622      	mov	r2, r4
    2f0a:	2105      	movs	r1, #5
    2f0c:	2006      	movs	r0, #6
    2f0e:	f7ff f867 	bl	1fe0 <z_arm_irq_priority_set>
		return 0;
    2f12:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2f14:	bd10      	pop	{r4, pc}
		return -EIO;
    2f16:	f06f 0004 	mvn.w	r0, #4
    2f1a:	e7fb      	b.n	2f14 <gpio_nrfx_init+0x28>
    2f1c:	0bad0000 	.word	0x0bad0000
    2f20:	00002f25 	.word	0x00002f25

00002f24 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2f24:	0942      	lsrs	r2, r0, #5
{
    2f26:	b570      	push	{r4, r5, r6, lr}
    2f28:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2f2a:	d002      	beq.n	2f32 <nrfx_gpio_handler+0xe>
    2f2c:	2a01      	cmp	r2, #1
    2f2e:	d015      	beq.n	2f5c <nrfx_gpio_handler+0x38>
}
    2f30:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2f32:	4e0b      	ldr	r6, [pc, #44]	; (2f60 <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
    2f34:	6932      	ldr	r2, [r6, #16]
    2f36:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2f38:	2900      	cmp	r1, #0
    2f3a:	d0f9      	beq.n	2f30 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    2f3c:	f003 031f 	and.w	r3, r3, #31
    2f40:	2501      	movs	r5, #1
    2f42:	680c      	ldr	r4, [r1, #0]
    2f44:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
    2f46:	688a      	ldr	r2, [r1, #8]
    2f48:	402a      	ands	r2, r5
    2f4a:	d002      	beq.n	2f52 <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    2f4c:	684b      	ldr	r3, [r1, #4]
    2f4e:	4630      	mov	r0, r6
    2f50:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2f52:	2c00      	cmp	r4, #0
    2f54:	d0ec      	beq.n	2f30 <nrfx_gpio_handler+0xc>
    2f56:	4621      	mov	r1, r4
    2f58:	6824      	ldr	r4, [r4, #0]
    2f5a:	e7f4      	b.n	2f46 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2f5c:	4e01      	ldr	r6, [pc, #4]	; (2f64 <nrfx_gpio_handler+0x40>)
    2f5e:	e7e9      	b.n	2f34 <nrfx_gpio_handler+0x10>
    2f60:	00006c5c 	.word	0x00006c5c
    2f64:	00006c74 	.word	0x00006c74

00002f68 <gpio_nrfx_pin_configure>:
{
    2f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    2f6c:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2f6e:	7b3b      	ldrb	r3, [r7, #12]
    2f70:	f001 051f 	and.w	r5, r1, #31
{
    2f74:	b085      	sub	sp, #20
    2f76:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2f78:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2f7c:	4614      	mov	r4, r2
    2f7e:	b9ca      	cbnz	r2, 2fb4 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2f80:	a902      	add	r1, sp, #8
    2f82:	4628      	mov	r0, r5
    2f84:	f001 f9e8 	bl	4358 <nrfx_gpiote_channel_get>
    2f88:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2f8a:	4628      	mov	r0, r5
    2f8c:	f001 faa8 	bl	44e0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2f90:	4b4a      	ldr	r3, [pc, #296]	; (30bc <gpio_nrfx_pin_configure+0x154>)
    2f92:	4298      	cmp	r0, r3
    2f94:	d004      	beq.n	2fa0 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2f96:	f06f 0004 	mvn.w	r0, #4
}
    2f9a:	b005      	add	sp, #20
    2f9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2fa0:	4284      	cmp	r4, r0
    2fa2:	d105      	bne.n	2fb0 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2fa4:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2fa8:	f001 fa1e 	bl	43e8 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2fac:	42a0      	cmp	r0, r4
    2fae:	d1f2      	bne.n	2f96 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2fb0:	2000      	movs	r0, #0
    2fb2:	e7f2      	b.n	2f9a <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2fb4:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2fb8:	f10d 0103 	add.w	r1, sp, #3
    2fbc:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2fbe:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2fc2:	f001 f9c9 	bl	4358 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2fc6:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2fc8:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2fca:	aa02      	add	r2, sp, #8
    2fcc:	4649      	mov	r1, r9
    2fce:	4628      	mov	r0, r5
    2fd0:	f001 f89c 	bl	410c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2fd4:	4b39      	ldr	r3, [pc, #228]	; (30bc <gpio_nrfx_pin_configure+0x154>)
    2fd6:	4298      	cmp	r0, r3
    2fd8:	d002      	beq.n	2fe0 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2fda:	f06f 0015 	mvn.w	r0, #21
    2fde:	e7dc      	b.n	2f9a <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    2fe0:	4580      	cmp	r8, r0
    2fe2:	d103      	bne.n	2fec <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    2fe4:	f89d 0003 	ldrb.w	r0, [sp, #3]
    2fe8:	f001 f9fe 	bl	43e8 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2fec:	03a3      	lsls	r3, r4, #14
    2fee:	d551      	bpl.n	3094 <gpio_nrfx_pin_configure+0x12c>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2ff0:	f240 6306 	movw	r3, #1542	; 0x606
    2ff4:	4023      	ands	r3, r4
    2ff6:	f240 2206 	movw	r2, #518	; 0x206
    2ffa:	4293      	cmp	r3, r2
    2ffc:	d03b      	beq.n	3076 <gpio_nrfx_pin_configure+0x10e>
    2ffe:	d80c      	bhi.n	301a <gpio_nrfx_pin_configure+0xb2>
    3000:	2b06      	cmp	r3, #6
    3002:	d015      	beq.n	3030 <gpio_nrfx_pin_configure+0xc8>
    3004:	d804      	bhi.n	3010 <gpio_nrfx_pin_configure+0xa8>
    3006:	b19b      	cbz	r3, 3030 <gpio_nrfx_pin_configure+0xc8>
    3008:	2b02      	cmp	r3, #2
    300a:	d1e6      	bne.n	2fda <gpio_nrfx_pin_configure+0x72>
    300c:	2304      	movs	r3, #4
    300e:	e00f      	b.n	3030 <gpio_nrfx_pin_configure+0xc8>
    3010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    3014:	d1e1      	bne.n	2fda <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3016:	2301      	movs	r3, #1
    3018:	e00a      	b.n	3030 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    301a:	f240 4202 	movw	r2, #1026	; 0x402
    301e:	4293      	cmp	r3, r2
    3020:	d02b      	beq.n	307a <gpio_nrfx_pin_configure+0x112>
    3022:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    3026:	d02a      	beq.n	307e <gpio_nrfx_pin_configure+0x116>
    3028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    302c:	d1d5      	bne.n	2fda <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    302e:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    3030:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3034:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    3038:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    303c:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    303e:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    3042:	bf54      	ite	pl
    3044:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3048:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    304a:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    304c:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3050:	d517      	bpl.n	3082 <gpio_nrfx_pin_configure+0x11a>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    3052:	687b      	ldr	r3, [r7, #4]
    3054:	2101      	movs	r1, #1
    3056:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    305a:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    305e:	2200      	movs	r2, #0
    3060:	a901      	add	r1, sp, #4
    3062:	4628      	mov	r0, r5
    3064:	f001 f900 	bl	4268 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3068:	4b14      	ldr	r3, [pc, #80]	; (30bc <gpio_nrfx_pin_configure+0x154>)
    306a:	4298      	cmp	r0, r3
    306c:	bf14      	ite	ne
    306e:	f06f 0015 	mvnne.w	r0, #21
    3072:	2000      	moveq	r0, #0
    3074:	e791      	b.n	2f9a <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    3076:	2307      	movs	r3, #7
    3078:	e7da      	b.n	3030 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
    307a:	2305      	movs	r3, #5
    307c:	e7d8      	b.n	3030 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
    307e:	2303      	movs	r3, #3
    3080:	e7d6      	b.n	3030 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3082:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    3084:	bf41      	itttt	mi
    3086:	687b      	ldrmi	r3, [r7, #4]
    3088:	2101      	movmi	r1, #1
    308a:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    308e:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    3092:	e7e4      	b.n	305e <gpio_nrfx_pin_configure+0xf6>
	if (flags & GPIO_PULL_UP) {
    3094:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3096:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    309a:	bf54      	ite	pl
    309c:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    30a0:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    30a2:	461a      	mov	r2, r3
    30a4:	a901      	add	r1, sp, #4
    30a6:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    30a8:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    30ac:	f001 f82e 	bl	410c <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    30b0:	4b02      	ldr	r3, [pc, #8]	; (30bc <gpio_nrfx_pin_configure+0x154>)
    30b2:	4298      	cmp	r0, r3
    30b4:	f43f af7c 	beq.w	2fb0 <gpio_nrfx_pin_configure+0x48>
    30b8:	e78f      	b.n	2fda <gpio_nrfx_pin_configure+0x72>
    30ba:	bf00      	nop
    30bc:	0bad0000 	.word	0x0bad0000

000030c0 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    30c0:	4802      	ldr	r0, [pc, #8]	; (30cc <pwm_nrfx_get_cycles_per_sec+0xc>)
    30c2:	2100      	movs	r1, #0
    30c4:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    30c8:	2000      	movs	r0, #0
    30ca:	4770      	bx	lr
    30cc:	00f42400 	.word	0x00f42400

000030d0 <pwm_nrfx_init>:
	.set_cycles = pwm_nrfx_set_cycles,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    30d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct pwm_nrfx_config *config = dev->config;
    30d2:	6846      	ldr	r6, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    30d4:	6904      	ldr	r4, [r0, #16]

#ifdef CONFIG_PINCTRL
	int ret = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
    30d6:	6ab7      	ldr	r7, [r6, #40]	; 0x28
{
    30d8:	b087      	sub	sp, #28
    30da:	4605      	mov	r5, r0
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    30dc:	aa05      	add	r2, sp, #20
    30de:	2100      	movs	r1, #0
    30e0:	4638      	mov	r0, r7
    30e2:	f003 fa51 	bl	6588 <pinctrl_lookup_state>
	if (ret < 0) {
    30e6:	2800      	cmp	r0, #0
    30e8:	db53      	blt.n	3192 <pwm_nrfx_init+0xc2>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    30ea:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    30ec:	683a      	ldr	r2, [r7, #0]
    30ee:	7919      	ldrb	r1, [r3, #4]
    30f0:	6818      	ldr	r0, [r3, #0]
    30f2:	f003 fa66 	bl	65c2 <pinctrl_configure_pins>

	if (ret < 0) {
    30f6:	2800      	cmp	r0, #0
    30f8:	db4b      	blt.n	3192 <pwm_nrfx_init+0xc2>
		return ret;
	}

	data->initially_inverted = 0;
    30fa:	2300      	movs	r3, #0
    30fc:	73e3      	strb	r3, [r4, #15]
	*psel = nrf_pwm_pin_get(config->pwm.p_registers, channel);
    30fe:	6830      	ldr	r0, [r6, #0]
        case 1: return NRF_P1;
    3100:	4f26      	ldr	r7, [pc, #152]	; (319c <pwm_nrfx_init+0xcc>)
			/* Mark channels as inverted according to what initial
			 * state of their outputs has been set by pinctrl (high
			 * idle state means that the channel is inverted).
			 */
			data->initially_inverted |=
				nrf_gpio_pin_out_read(psel) ? BIT(i) : 0;
    3102:	f04f 0c01 	mov.w	ip, #1
}

NRF_STATIC_INLINE uint32_t nrf_pwm_pin_get(NRF_PWM_Type const * p_reg, uint8_t channel)
{
    NRFX_ASSERT(channel < NRF_PWM_CHANNEL_COUNT);
    return p_reg->PSEL.OUT[channel];
    3106:	f503 72ac 	add.w	r2, r3, #344	; 0x158
    310a:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
		if (channel_psel_get(i, &psel, config)) {
    310e:	2900      	cmp	r1, #0
    3110:	db13      	blt.n	313a <pwm_nrfx_init+0x6a>
    *p_pin = pin_number & 0x1F;
    3112:	f001 0e1f 	and.w	lr, r1, #31
    return pin_number >> 5;
    3116:	0949      	lsrs	r1, r1, #5
        case 1: return NRF_P1;
    3118:	2901      	cmp	r1, #1
    311a:	bf14      	ite	ne
    311c:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    3120:	463a      	moveq	r2, r7
			data->initially_inverted |=
    3122:	7be1      	ldrb	r1, [r4, #15]
    return p_reg->OUT;
    3124:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
    return ((nrf_gpio_port_out_read(reg) >> pin_number) & 1UL);
    3128:	fa22 f20e 	lsr.w	r2, r2, lr
				nrf_gpio_pin_out_read(psel) ? BIT(i) : 0;
    312c:	f012 0201 	ands.w	r2, r2, #1
    3130:	bf18      	it	ne
    3132:	fa0c f203 	lslne.w	r2, ip, r3
			data->initially_inverted |=
    3136:	430a      	orrs	r2, r1
    3138:	73e2      	strb	r2, [r4, #15]
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    313a:	3301      	adds	r3, #1
    313c:	2b04      	cmp	r3, #4
    313e:	d1e2      	bne.n	3106 <pwm_nrfx_init+0x36>
		}
	}
#endif

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
		bool inverted = data->initially_inverted & BIT(i);
    3140:	7be1      	ldrb	r1, [r4, #15]
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3142:	2300      	movs	r3, #0
    3144:	3404      	adds	r4, #4
		bool inverted = data->initially_inverted & BIT(i);
    3146:	2001      	movs	r0, #1
    3148:	fa00 f203 	lsl.w	r2, r0, r3

		data->current[i] = PWM_NRFX_CH_VALUE(0, inverted);
    314c:	420a      	tst	r2, r1
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    314e:	f103 0301 	add.w	r3, r3, #1
		data->current[i] = PWM_NRFX_CH_VALUE(0, inverted);
    3152:	bf14      	ite	ne
    3154:	2200      	movne	r2, #0
    3156:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    315a:	2b04      	cmp	r3, #4
		data->current[i] = PWM_NRFX_CH_VALUE(0, inverted);
    315c:	f824 2b02 	strh.w	r2, [r4], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3160:	d1f2      	bne.n	3148 <pwm_nrfx_init+0x78>
	}

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    3162:	2300      	movs	r3, #0
    3164:	461a      	mov	r2, r3
    3166:	f106 0108 	add.w	r1, r6, #8
    316a:	4630      	mov	r0, r6
    316c:	f001 fab8 	bl	46e0 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    3170:	4b0b      	ldr	r3, [pc, #44]	; (31a0 <pwm_nrfx_init+0xd0>)
    3172:	4298      	cmp	r0, r3
    3174:	d00f      	beq.n	3196 <pwm_nrfx_init+0xc6>
		LOG_ERR("Failed to initialize device: %s", dev->name);
    3176:	682b      	ldr	r3, [r5, #0]
    3178:	9303      	str	r3, [sp, #12]
    317a:	4b0a      	ldr	r3, [pc, #40]	; (31a4 <pwm_nrfx_init+0xd4>)
    317c:	9302      	str	r3, [sp, #8]
    317e:	2300      	movs	r3, #0
    3180:	4618      	mov	r0, r3
    3182:	e9cd 3300 	strd	r3, r3, [sp]
    3186:	4908      	ldr	r1, [pc, #32]	; (31a8 <pwm_nrfx_init+0xd8>)
    3188:	2201      	movs	r2, #1
    318a:	f003 f95f 	bl	644c <z_log_msg2_runtime_create.constprop.0>
		return -EBUSY;
    318e:	f06f 000f 	mvn.w	r0, #15
	}

	return 0;
}
    3192:	b007      	add	sp, #28
    3194:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return 0;
    3196:	2000      	movs	r0, #0
    3198:	e7fb      	b.n	3192 <pwm_nrfx_init+0xc2>
    319a:	bf00      	nop
    319c:	50000300 	.word	0x50000300
    31a0:	0bad0000 	.word	0x0bad0000
    31a4:	000078d4 	.word	0x000078d4
    31a8:	00006e8c 	.word	0x00006e8c

000031ac <pwm_nrfx_set_cycles>:
{
    31ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    31b0:	b089      	sub	sp, #36	; 0x24
	if (channel >= NRF_PWM_CHANNEL_COUNT) {
    31b2:	2903      	cmp	r1, #3
    31b4:	f8bd 9048 	ldrh.w	r9, [sp, #72]	; 0x48
	const struct pwm_nrfx_config *config = dev->config;
    31b8:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    31bc:	6905      	ldr	r5, [r0, #16]
{
    31be:	460e      	mov	r6, r1
    31c0:	4614      	mov	r4, r2
    31c2:	461f      	mov	r7, r3
    31c4:	f009 0901 	and.w	r9, r9, #1
	if (channel >= NRF_PWM_CHANNEL_COUNT) {
    31c8:	d90b      	bls.n	31e2 <pwm_nrfx_set_cycles+0x36>
		LOG_ERR("Invalid channel: %u.", channel);
    31ca:	4b6a      	ldr	r3, [pc, #424]	; (3374 <pwm_nrfx_set_cycles+0x1c8>)
    31cc:	9103      	str	r1, [sp, #12]
	LOG_ERR("Prescaler for period_cycles %u not found.", period_cycles);
    31ce:	9302      	str	r3, [sp, #8]
    31d0:	2300      	movs	r3, #0
    31d2:	e9cd 3300 	strd	r3, r3, [sp]
    31d6:	4968      	ldr	r1, [pc, #416]	; (3378 <pwm_nrfx_set_cycles+0x1cc>)
    31d8:	2201      	movs	r2, #1
    31da:	4618      	mov	r0, r3
    31dc:	f003 f936 	bl	644c <z_log_msg2_runtime_create.constprop.0>
    31e0:	e030      	b.n	3244 <pwm_nrfx_set_cycles+0x98>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    31e2:	fa5f fa81 	uxtb.w	sl, r1
    31e6:	4650      	mov	r0, sl
    31e8:	4629      	mov	r1, r5
    31ea:	f003 f923 	bl	6434 <pwm_channel_is_active>
    31ee:	4602      	mov	r2, r0
    31f0:	bb68      	cbnz	r0, 324e <pwm_nrfx_set_cycles+0xa2>
    31f2:	b2d0      	uxtb	r0, r2
		if (i != channel && pwm_channel_is_active(i, data)) {
    31f4:	4582      	cmp	sl, r0
    31f6:	d003      	beq.n	3200 <pwm_nrfx_set_cycles+0x54>
    31f8:	4629      	mov	r1, r5
    31fa:	f003 f91b 	bl	6434 <pwm_channel_is_active>
    31fe:	bb30      	cbnz	r0, 324e <pwm_nrfx_set_cycles+0xa2>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    3200:	3201      	adds	r2, #1
    3202:	2a04      	cmp	r2, #4
    3204:	d1f5      	bne.n	31f2 <pwm_nrfx_set_cycles+0x46>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    3206:	f04f 0b01 	mov.w	fp, #1
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    320a:	f898 000e 	ldrb.w	r0, [r8, #14]
    320e:	2801      	cmp	r0, #1
		period_cycles /= 2;
    3210:	bf04      	itt	eq
    3212:	0864      	lsreq	r4, r4, #1
		pulse_cycles /= 2;
    3214:	087f      	lsreq	r7, r7, #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    3216:	b38c      	cbz	r4, 327c <pwm_nrfx_set_cycles+0xd0>
    3218:	682b      	ldr	r3, [r5, #0]
    321a:	42a3      	cmp	r3, r4
    321c:	d02e      	beq.n	327c <pwm_nrfx_set_cycles+0xd0>
    321e:	2300      	movs	r3, #0
				data->current[i]
    3220:	1d29      	adds	r1, r5, #4
		if (i != channel) {
    3222:	429e      	cmp	r6, r3
    3224:	d016      	beq.n	3254 <pwm_nrfx_set_cycles+0xa8>
			uint16_t channel_pulse_cycle =
    3226:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    322a:	f3c2 020e 	ubfx	r2, r2, #0, #15
    322e:	b18a      	cbz	r2, 3254 <pwm_nrfx_set_cycles+0xa8>
				LOG_ERR("Incompatible period.");
    3230:	4b52      	ldr	r3, [pc, #328]	; (337c <pwm_nrfx_set_cycles+0x1d0>)
    3232:	9302      	str	r3, [sp, #8]
    3234:	2300      	movs	r3, #0
    3236:	e9cd 3300 	strd	r3, r3, [sp]
    323a:	494f      	ldr	r1, [pc, #316]	; (3378 <pwm_nrfx_set_cycles+0x1cc>)
    323c:	2201      	movs	r2, #1
    323e:	4618      	mov	r0, r3
    3240:	f003 f904 	bl	644c <z_log_msg2_runtime_create.constprop.0>
	return -EINVAL;
    3244:	f06f 0015 	mvn.w	r0, #21
}
    3248:	b009      	add	sp, #36	; 0x24
    324a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	was_stopped = !pwm_channel_is_active(channel, data) &&
    324e:	f04f 0b00 	mov.w	fp, #0
    3252:	e7da      	b.n	320a <pwm_nrfx_set_cycles+0x5e>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    3254:	3301      	adds	r3, #1
    3256:	2b04      	cmp	r3, #4
    3258:	d1e3      	bne.n	3222 <pwm_nrfx_set_cycles+0x76>
    325a:	4622      	mov	r2, r4
    325c:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    325e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    3262:	b2d9      	uxtb	r1, r3
    3264:	d250      	bcs.n	3308 <pwm_nrfx_set_cycles+0x15c>
			data->prescaler     = prescaler;
    3266:	73a9      	strb	r1, [r5, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    3268:	f8d8 1000 	ldr.w	r1, [r8]
			data->period_cycles = period_cycles;
    326c:	602c      	str	r4, [r5, #0]
			data->countertop    = (uint16_t)countertop;
    326e:	81aa      	strh	r2, [r5, #12]
                                         nrf_pwm_mode_t mode,
                                         uint16_t       top_value)
{
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);

    p_reg->PRESCALER  = base_clock;
    3270:	f8c1 350c 	str.w	r3, [r1, #1292]	; 0x50c
    p_reg->MODE       = mode;
    3274:	f8c1 0504 	str.w	r0, [r1, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    3278:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
		PWM_NRFX_CH_VALUE(pulse_cycles >> data->prescaler, inverted);
    327c:	7ba9      	ldrb	r1, [r5, #14]
    327e:	f1b9 0f00 	cmp.w	r9, #0
    3282:	bf14      	ite	ne
    3284:	2000      	movne	r0, #0
    3286:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    328a:	fa27 f201 	lsr.w	r2, r7, r1
	data->current[channel] =
    328e:	eb05 0346 	add.w	r3, r5, r6, lsl #1
		PWM_NRFX_CH_VALUE(pulse_cycles >> data->prescaler, inverted);
    3292:	4302      	orrs	r2, r0
	data->current[channel] =
    3294:	809a      	strh	r2, [r3, #4]
	LOG_DBG("channel %u, pulse %u, period %u, prescaler: %u.",
    3296:	4b3a      	ldr	r3, [pc, #232]	; (3380 <pwm_nrfx_set_cycles+0x1d4>)
    3298:	9303      	str	r3, [sp, #12]
    329a:	4b3a      	ldr	r3, [pc, #232]	; (3384 <pwm_nrfx_set_cycles+0x1d8>)
    329c:	9302      	str	r3, [sp, #8]
    329e:	2208      	movs	r2, #8
    32a0:	2300      	movs	r3, #0
    32a2:	e9cd 4106 	strd	r4, r1, [sp, #24]
    32a6:	e9cd 3200 	strd	r3, r2, [sp]
    32aa:	4933      	ldr	r1, [pc, #204]	; (3378 <pwm_nrfx_set_cycles+0x1cc>)
    32ac:	4618      	mov	r0, r3
    32ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
    32b2:	2204      	movs	r2, #4
    32b4:	f003 f8ca 	bl	644c <z_log_msg2_runtime_create.constprop.0>
	if (!pwm_channel_is_active(channel, data)) {
    32b8:	4629      	mov	r1, r5
    32ba:	4650      	mov	r0, sl
    32bc:	f003 f8ba 	bl	6434 <pwm_channel_is_active>
    32c0:	bb90      	cbnz	r0, 3328 <pwm_nrfx_set_cycles+0x17c>
	*psel = nrf_pwm_pin_get(config->pwm.p_registers, channel);
    32c2:	f8d8 3000 	ldr.w	r3, [r8]
    return p_reg->PSEL.OUT[channel];
    32c6:	f506 76ac 	add.w	r6, r6, #344	; 0x158
    32ca:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
		if (channel_psel_get(channel, &psel, config)) {
    32ce:	2b00      	cmp	r3, #0
    32d0:	db10      	blt.n	32f4 <pwm_nrfx_set_cycles+0x148>
			bool pulse_0_and_not_inverted =
    32d2:	095a      	lsrs	r2, r3, #5
    32d4:	f003 031f 	and.w	r3, r3, #31
				(pulse_cycles == 0U) && !inverted;
    32d8:	2f00      	cmp	r7, #0
    32da:	d144      	bne.n	3366 <pwm_nrfx_set_cycles+0x1ba>
				(pulse_cycles == period_cycles) && inverted;
    32dc:	bba4      	cbnz	r4, 3348 <pwm_nrfx_set_cycles+0x19c>
        case 0: return NRF_P0;
    32de:	2a01      	cmp	r2, #1
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    32e0:	f04f 0101 	mov.w	r1, #1
        case 0: return NRF_P0;
    32e4:	4a28      	ldr	r2, [pc, #160]	; (3388 <pwm_nrfx_set_cycles+0x1dc>)
    32e6:	bf18      	it	ne
    32e8:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    32ec:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTCLR = clr_mask;
    32f0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
        case 0: return NRF_P0;
    32f4:	2200      	movs	r2, #0
    32f6:	b2d0      	uxtb	r0, r2
		if (i != channel && pwm_channel_is_active(i, data)) {
    32f8:	4582      	cmp	sl, r0
    32fa:	d00d      	beq.n	3318 <pwm_nrfx_set_cycles+0x16c>
    32fc:	4629      	mov	r1, r5
    32fe:	f003 f899 	bl	6434 <pwm_channel_is_active>
    3302:	b148      	cbz	r0, 3318 <pwm_nrfx_set_cycles+0x16c>
	return 0;
    3304:	2000      	movs	r0, #0
    3306:	e79f      	b.n	3248 <pwm_nrfx_set_cycles+0x9c>
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    3308:	3301      	adds	r3, #1
    330a:	2b08      	cmp	r3, #8
		countertop >>= 1;
    330c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    3310:	d1a5      	bne.n	325e <pwm_nrfx_set_cycles+0xb2>
	LOG_ERR("Prescaler for period_cycles %u not found.", period_cycles);
    3312:	4b1e      	ldr	r3, [pc, #120]	; (338c <pwm_nrfx_set_cycles+0x1e0>)
    3314:	9403      	str	r4, [sp, #12]
    3316:	e75a      	b.n	31ce <pwm_nrfx_set_cycles+0x22>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    3318:	3201      	adds	r2, #1
    331a:	2a04      	cmp	r2, #4
    331c:	d1eb      	bne.n	32f6 <pwm_nrfx_set_cycles+0x14a>
			nrfx_pwm_stop(&config->pwm, false);
    331e:	2100      	movs	r1, #0
    3320:	4640      	mov	r0, r8
    3322:	f003 fac9 	bl	68b8 <nrfx_pwm_stop>
    3326:	e7ed      	b.n	3304 <pwm_nrfx_set_cycles+0x158>
		if (was_stopped) {
    3328:	f1bb 0f00 	cmp.w	fp, #0
    332c:	d0ea      	beq.n	3304 <pwm_nrfx_set_cycles+0x158>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    332e:	4640      	mov	r0, r8
    3330:	f001 fac0 	bl	48b4 <nrfx_pwm_is_stopped>
    3334:	2800      	cmp	r0, #0
    3336:	d0fa      	beq.n	332e <pwm_nrfx_set_cycles+0x182>
			nrfx_pwm_simple_playback(&config->pwm,
    3338:	2302      	movs	r3, #2
    333a:	2201      	movs	r2, #1
    333c:	f108 0118 	add.w	r1, r8, #24
    3340:	4640      	mov	r0, r8
    3342:	f001 fa79 	bl	4838 <nrfx_pwm_simple_playback>
    3346:	e7dd      	b.n	3304 <pwm_nrfx_set_cycles+0x158>
					  pulse_100_and_inverted) ? 0 : 1;
    3348:	f1b9 0f00 	cmp.w	r9, #0
    334c:	d0c7      	beq.n	32de <pwm_nrfx_set_cycles+0x132>
    334e:	2a01      	cmp	r2, #1
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3350:	f04f 0101 	mov.w	r1, #1
        case 0: return NRF_P0;
    3354:	4a0c      	ldr	r2, [pc, #48]	; (3388 <pwm_nrfx_set_cycles+0x1dc>)
    3356:	bf18      	it	ne
    3358:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    335c:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTSET = set_mask;
    3360:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    3364:	e7c6      	b.n	32f4 <pwm_nrfx_set_cycles+0x148>
				(pulse_cycles == period_cycles) && inverted;
    3366:	42bc      	cmp	r4, r7
    3368:	d1f1      	bne.n	334e <pwm_nrfx_set_cycles+0x1a2>
    336a:	f1b9 0f00 	cmp.w	r9, #0
    336e:	d1b6      	bne.n	32de <pwm_nrfx_set_cycles+0x132>
    3370:	e7ed      	b.n	334e <pwm_nrfx_set_cycles+0x1a2>
    3372:	bf00      	nop
    3374:	000078f4 	.word	0x000078f4
    3378:	00006e8c 	.word	0x00006e8c
    337c:	00007909 	.word	0x00007909
    3380:	0000798b 	.word	0x0000798b
    3384:	00007948 	.word	0x00007948
    3388:	50000300 	.word	0x50000300
    338c:	0000791e 	.word	0x0000791e

00003390 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    3390:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    3392:	ab0b      	add	r3, sp, #44	; 0x2c
    3394:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    3396:	9303      	str	r3, [sp, #12]
    3398:	4b05      	ldr	r3, [pc, #20]	; (33b0 <z_log_msg2_runtime_create.constprop.0+0x20>)
    339a:	9302      	str	r3, [sp, #8]
    339c:	2300      	movs	r3, #0
    339e:	e9cd 3300 	strd	r3, r3, [sp]
    33a2:	2201      	movs	r2, #1
    33a4:	4618      	mov	r0, r3
    33a6:	f7fe fa85 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    33aa:	b007      	add	sp, #28
    33ac:	f85d fb04 	ldr.w	pc, [sp], #4
    33b0:	0000799f 	.word	0x0000799f

000033b4 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    33b4:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    33b6:	794b      	ldrb	r3, [r1, #5]
    33b8:	2b01      	cmp	r3, #1
    33ba:	d026      	beq.n	340a <uarte_nrfx_configure+0x56>
    33bc:	2b03      	cmp	r3, #3
    33be:	d121      	bne.n	3404 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    33c0:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    33c2:	798b      	ldrb	r3, [r1, #6]
    33c4:	2b03      	cmp	r3, #3
    33c6:	d11d      	bne.n	3404 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    33c8:	79cc      	ldrb	r4, [r1, #7]
    33ca:	b10c      	cbz	r4, 33d0 <uarte_nrfx_configure+0x1c>
    33cc:	2c01      	cmp	r4, #1
    33ce:	d119      	bne.n	3404 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    33d0:	790a      	ldrb	r2, [r1, #4]
    33d2:	b112      	cbz	r2, 33da <uarte_nrfx_configure+0x26>
    33d4:	2a02      	cmp	r2, #2
    33d6:	d115      	bne.n	3404 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    33d8:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    33da:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    33dc:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    33de:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    33e2:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    33e4:	d065      	beq.n	34b2 <uarte_nrfx_configure+0xfe>
    33e6:	d82d      	bhi.n	3444 <uarte_nrfx_configure+0x90>
    33e8:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    33ec:	d064      	beq.n	34b8 <uarte_nrfx_configure+0x104>
    33ee:	d816      	bhi.n	341e <uarte_nrfx_configure+0x6a>
    33f0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    33f4:	d062      	beq.n	34bc <uarte_nrfx_configure+0x108>
    33f6:	d80a      	bhi.n	340e <uarte_nrfx_configure+0x5a>
    33f8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    33fc:	d061      	beq.n	34c2 <uarte_nrfx_configure+0x10e>
    33fe:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3402:	d061      	beq.n	34c8 <uarte_nrfx_configure+0x114>
    3404:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3408:	e052      	b.n	34b0 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    340a:	2600      	movs	r6, #0
    340c:	e7d9      	b.n	33c2 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    340e:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3412:	d05c      	beq.n	34ce <uarte_nrfx_configure+0x11a>
    3414:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3418:	d1f4      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    341a:	4b37      	ldr	r3, [pc, #220]	; (34f8 <uarte_nrfx_configure+0x144>)
    341c:	e03c      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    341e:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3422:	d057      	beq.n	34d4 <uarte_nrfx_configure+0x120>
    3424:	d807      	bhi.n	3436 <uarte_nrfx_configure+0x82>
    3426:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    342a:	d055      	beq.n	34d8 <uarte_nrfx_configure+0x124>
    342c:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    3430:	d1e8      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    3432:	4b32      	ldr	r3, [pc, #200]	; (34fc <uarte_nrfx_configure+0x148>)
    3434:	e030      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3436:	f647 2712 	movw	r7, #31250	; 0x7a12
    343a:	42bb      	cmp	r3, r7
    343c:	d1e2      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    343e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    3442:	e029      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3444:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    3448:	d048      	beq.n	34dc <uarte_nrfx_configure+0x128>
    344a:	d813      	bhi.n	3474 <uarte_nrfx_configure+0xc0>
    344c:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    3450:	d047      	beq.n	34e2 <uarte_nrfx_configure+0x12e>
    3452:	d809      	bhi.n	3468 <uarte_nrfx_configure+0xb4>
    3454:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    3458:	42bb      	cmp	r3, r7
    345a:	d044      	beq.n	34e6 <uarte_nrfx_configure+0x132>
    345c:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    3460:	d1d0      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    3462:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    3466:	e017      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3468:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    346c:	d1ca      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    346e:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    3472:	e011      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3474:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    3478:	d038      	beq.n	34ec <uarte_nrfx_configure+0x138>
    347a:	d808      	bhi.n	348e <uarte_nrfx_configure+0xda>
    347c:	4f20      	ldr	r7, [pc, #128]	; (3500 <uarte_nrfx_configure+0x14c>)
    347e:	42bb      	cmp	r3, r7
    3480:	d037      	beq.n	34f2 <uarte_nrfx_configure+0x13e>
    3482:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    3486:	d1bd      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    3488:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    348c:	e004      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    348e:	4f1d      	ldr	r7, [pc, #116]	; (3504 <uarte_nrfx_configure+0x150>)
    3490:	42bb      	cmp	r3, r7
    3492:	d1b7      	bne.n	3404 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3494:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    3498:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    349a:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    349e:	1d03      	adds	r3, r0, #4
    34a0:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    34a2:	4334      	orrs	r4, r6
    34a4:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    34a6:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    34aa:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    34ae:	2000      	movs	r0, #0
}
    34b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    34b2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    34b6:	e7ef      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    34b8:	4b13      	ldr	r3, [pc, #76]	; (3508 <uarte_nrfx_configure+0x154>)
    34ba:	e7ed      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    34bc:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    34c0:	e7ea      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    34c2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    34c6:	e7e7      	b.n	3498 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    34c8:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    34cc:	e7e4      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    34ce:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    34d2:	e7e1      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    34d4:	4b0d      	ldr	r3, [pc, #52]	; (350c <uarte_nrfx_configure+0x158>)
    34d6:	e7df      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    34d8:	4b0d      	ldr	r3, [pc, #52]	; (3510 <uarte_nrfx_configure+0x15c>)
    34da:	e7dd      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    34dc:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    34e0:	e7da      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    34e2:	4b0c      	ldr	r3, [pc, #48]	; (3514 <uarte_nrfx_configure+0x160>)
    34e4:	e7d8      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    34e6:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    34ea:	e7d5      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    34ec:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    34f0:	e7d2      	b.n	3498 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    34f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    34f6:	e7cf      	b.n	3498 <uarte_nrfx_configure+0xe4>
    34f8:	0013b000 	.word	0x0013b000
    34fc:	004ea000 	.word	0x004ea000
    3500:	0003d090 	.word	0x0003d090
    3504:	000f4240 	.word	0x000f4240
    3508:	00275000 	.word	0x00275000
    350c:	0075c000 	.word	0x0075c000
    3510:	003af000 	.word	0x003af000
    3514:	013a9000 	.word	0x013a9000

00003518 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    3518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    351c:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    3520:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    3522:	f8d8 5000 	ldr.w	r5, [r8]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    3526:	f8d8 900c 	ldr.w	r9, [r8, #12]
static int uarte_instance_init(const struct device *dev,
    352a:	b087      	sub	sp, #28
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    352c:	2100      	movs	r1, #0
    352e:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
    3532:	4607      	mov	r7, r0
	data->dev = dev;
    3534:	6030      	str	r0, [r6, #0]
	ret = pinctrl_lookup_state(config, id, &state);
    3536:	aa05      	add	r2, sp, #20
    3538:	4648      	mov	r0, r9
    353a:	f003 f825 	bl	6588 <pinctrl_lookup_state>
	if (ret < 0) {
    353e:	1e04      	subs	r4, r0, #0
    3540:	db25      	blt.n	358e <uarte_instance_init.constprop.0+0x76>
	return pinctrl_apply_state_direct(config, state);
    3542:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    3544:	f8d9 2000 	ldr.w	r2, [r9]
    3548:	7919      	ldrb	r1, [r3, #4]
    354a:	6818      	ldr	r0, [r3, #0]
    354c:	f003 f839 	bl	65c2 <pinctrl_configure_pins>
	if (err < 0) {
    3550:	1e04      	subs	r4, r0, #0
    3552:	db1c      	blt.n	358e <uarte_instance_init.constprop.0+0x76>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    3554:	1d31      	adds	r1, r6, #4
    3556:	4638      	mov	r0, r7
    3558:	f7ff ff2c 	bl	33b4 <uarte_nrfx_configure>
	if (err) {
    355c:	4604      	mov	r4, r0
    355e:	b9b0      	cbnz	r0, 358e <uarte_instance_init.constprop.0+0x76>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    3560:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    3564:	0799      	lsls	r1, r3, #30
    3566:	d529      	bpl.n	35bc <uarte_instance_init.constprop.0+0xa4>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    3568:	f106 0012 	add.w	r0, r6, #18
    356c:	f001 f8b2 	bl	46d4 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    3570:	4b27      	ldr	r3, [pc, #156]	; (3610 <uarte_instance_init.constprop.0+0xf8>)
    3572:	4298      	cmp	r0, r3
    3574:	d00f      	beq.n	3596 <uarte_instance_init.constprop.0+0x7e>
		LOG_ERR("Failed to allocate PPI Channel");
    3576:	4b27      	ldr	r3, [pc, #156]	; (3614 <uarte_instance_init.constprop.0+0xfc>)
    3578:	9400      	str	r4, [sp, #0]
    357a:	e9cd 4301 	strd	r4, r3, [sp, #4]
    357e:	4620      	mov	r0, r4
    3580:	4623      	mov	r3, r4
    3582:	4925      	ldr	r1, [pc, #148]	; (3618 <uarte_instance_init.constprop.0+0x100>)
    3584:	2201      	movs	r2, #1
    3586:	f7ff ff03 	bl	3390 <z_log_msg2_runtime_create.constprop.0>
		return -EIO;
    358a:	f06f 0404 	mvn.w	r4, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    358e:	4620      	mov	r0, r4
    3590:	b007      	add	sp, #28
    3592:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    3596:	7cb0      	ldrb	r0, [r6, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3598:	00c3      	lsls	r3, r0, #3
    359a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    359e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    35a2:	f105 020c 	add.w	r2, r5, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    35a6:	f505 7190 	add.w	r1, r5, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    35aa:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    35ae:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    35b2:	4a1a      	ldr	r2, [pc, #104]	; (361c <uarte_instance_init.constprop.0+0x104>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    35b4:	2301      	movs	r3, #1
    35b6:	4083      	lsls	r3, r0
    35b8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    35bc:	2308      	movs	r3, #8
    35be:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
		if (!cfg->disable_rx) {
    35c2:	f898 3008 	ldrb.w	r3, [r8, #8]
    35c6:	b95b      	cbnz	r3, 35e0 <uarte_instance_init.constprop.0+0xc8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    35c8:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    35cc:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    35d0:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    35d4:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    35d8:	2301      	movs	r3, #1
    35da:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35de:	602b      	str	r3, [r5, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    35e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
    35e4:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    35e6:	bf5c      	itt	pl
    35e8:	f44f 7280 	movpl.w	r2, #256	; 0x100
    35ec:	f8c5 2304 	strpl.w	r2, [r5, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    35f0:	06db      	lsls	r3, r3, #27
    35f2:	bf44      	itt	mi
    35f4:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    35f8:	f8c5 3304 	strmi.w	r3, [r5, #772]	; 0x304
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    35fc:	3610      	adds	r6, #16
    p_reg->TXD.MAXCNT = length;
    35fe:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3600:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3604:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3608:	2301      	movs	r3, #1
    360a:	60ab      	str	r3, [r5, #8]
    360c:	60eb      	str	r3, [r5, #12]
	return 0;
    360e:	e7be      	b.n	358e <uarte_instance_init.constprop.0+0x76>
    3610:	0bad0000 	.word	0x0bad0000
    3614:	0000799f 	.word	0x0000799f
    3618:	00006e9c 	.word	0x00006e9c
    361c:	4001f000 	.word	0x4001f000

00003620 <uarte_nrfx_poll_out>:
{
    3620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    3622:	6906      	ldr	r6, [r0, #16]
{
    3624:	4605      	mov	r5, r0
    3626:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3628:	f003 f9c6 	bl	69b8 <k_is_in_isr>
    362c:	b910      	cbnz	r0, 3634 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    362e:	4b2c      	ldr	r3, [pc, #176]	; (36e0 <uarte_nrfx_poll_out+0xc0>)
	if (isr_mode) {
    3630:	781b      	ldrb	r3, [r3, #0]
    3632:	b983      	cbnz	r3, 3656 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3634:	f04f 0320 	mov.w	r3, #32
    3638:	f3ef 8411 	mrs	r4, BASEPRI
    363c:	f383 8812 	msr	BASEPRI_MAX, r3
    3640:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3644:	6868      	ldr	r0, [r5, #4]
    3646:	f002 ff33 	bl	64b0 <is_tx_ready.isra.0>
    364a:	bb28      	cbnz	r0, 3698 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    364c:	f384 8811 	msr	BASEPRI, r4
    3650:	f3bf 8f6f 	isb	sy
}
    3654:	e7ee      	b.n	3634 <uarte_nrfx_poll_out+0x14>
{
    3656:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    3658:	6868      	ldr	r0, [r5, #4]
    365a:	f002 ff29 	bl	64b0 <is_tx_ready.isra.0>
    365e:	b970      	cbnz	r0, 367e <uarte_nrfx_poll_out+0x5e>
    3660:	2001      	movs	r0, #1
    3662:	f003 f862 	bl	672a <nrfx_busy_wait>
    3666:	3c01      	subs	r4, #1
    3668:	d1f6      	bne.n	3658 <uarte_nrfx_poll_out+0x38>
    366a:	2100      	movs	r1, #0
    366c:	2021      	movs	r0, #33	; 0x21
    366e:	f001 ffdd 	bl	562c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3672:	e7f0      	b.n	3656 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3674:	f384 8811 	msr	BASEPRI, r4
    3678:	f3bf 8f6f 	isb	sy
}
    367c:	e7f5      	b.n	366a <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    367e:	f04f 0320 	mov.w	r3, #32
    3682:	f3ef 8411 	mrs	r4, BASEPRI
    3686:	f383 8812 	msr	BASEPRI_MAX, r3
    368a:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    368e:	6868      	ldr	r0, [r5, #4]
    3690:	f002 ff0e 	bl	64b0 <is_tx_ready.isra.0>
    3694:	2800      	cmp	r0, #0
    3696:	d0ed      	beq.n	3674 <uarte_nrfx_poll_out+0x54>
	data->char_out = c;
    3698:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    369c:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    369e:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.MAXCNT = length;
    36a0:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    36a2:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    36a6:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36aa:	2200      	movs	r2, #0
    36ac:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    36b0:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    36b4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    36b8:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    36bc:	684a      	ldr	r2, [r1, #4]
    36be:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    36c0:	bf41      	itttt	mi
    36c2:	2208      	movmi	r2, #8
    36c4:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    36c8:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    36cc:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36d0:	2201      	movs	r2, #1
    36d2:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    36d4:	f384 8811 	msr	BASEPRI, r4
    36d8:	f3bf 8f6f 	isb	sy
}
    36dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36de:	bf00      	nop
    36e0:	20001010 	.word	0x20001010

000036e4 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    36e4:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    36e6:	2301      	movs	r3, #1
    36e8:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    36ea:	4a11      	ldr	r2, [pc, #68]	; (3730 <compare_int_lock+0x4c>)
    36ec:	f3bf 8f5b 	dmb	ish
    36f0:	43dc      	mvns	r4, r3
    36f2:	e852 1f00 	ldrex	r1, [r2]
    36f6:	ea01 0c04 	and.w	ip, r1, r4
    36fa:	e842 ce00 	strex	lr, ip, [r2]
    36fe:	f1be 0f00 	cmp.w	lr, #0
    3702:	d1f6      	bne.n	36f2 <compare_int_lock+0xe>
    3704:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3708:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    370c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    3710:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3714:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3718:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    371c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3720:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    3724:	420b      	tst	r3, r1
}
    3726:	bf14      	ite	ne
    3728:	2001      	movne	r0, #1
    372a:	2000      	moveq	r0, #0
    372c:	bd10      	pop	{r4, pc}
    372e:	bf00      	nop
    3730:	20000924 	.word	0x20000924

00003734 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3734:	4919      	ldr	r1, [pc, #100]	; (379c <sys_clock_timeout_handler+0x68>)
{
    3736:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3738:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    373a:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    373e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3740:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3744:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3748:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    374a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    374e:	d222      	bcs.n	3796 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3750:	4b13      	ldr	r3, [pc, #76]	; (37a0 <sys_clock_timeout_handler+0x6c>)
    3752:	681b      	ldr	r3, [r3, #0]
    3754:	0a1a      	lsrs	r2, r3, #8
    3756:	061b      	lsls	r3, r3, #24
    3758:	195e      	adds	r6, r3, r5
    375a:	4b12      	ldr	r3, [pc, #72]	; (37a4 <sys_clock_timeout_handler+0x70>)
    375c:	f142 0700 	adc.w	r7, r2, #0
    3760:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    3764:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3766:	f002 f8b1 	bl	58cc <sys_clock_announce>
    return p_reg->CC[ch];
    376a:	00a3      	lsls	r3, r4, #2
    376c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3770:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    3774:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    3778:	42aa      	cmp	r2, r5
    377a:	d10b      	bne.n	3794 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    377c:	b91e      	cbnz	r6, 3786 <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    377e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    3782:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    3786:	4b08      	ldr	r3, [pc, #32]	; (37a8 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3788:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    378c:	fa00 f404 	lsl.w	r4, r0, r4
    3790:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    3794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    3796:	2600      	movs	r6, #0
    3798:	e7e5      	b.n	3766 <sys_clock_timeout_handler+0x32>
    379a:	bf00      	nop
    379c:	200001c8 	.word	0x200001c8
    37a0:	20000928 	.word	0x20000928
    37a4:	200001b0 	.word	0x200001b0
    37a8:	40011000 	.word	0x40011000

000037ac <compare_int_unlock>:
	if (key) {
    37ac:	b319      	cbz	r1, 37f6 <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    37ae:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    37b2:	2301      	movs	r3, #1
    37b4:	4a10      	ldr	r2, [pc, #64]	; (37f8 <compare_int_unlock+0x4c>)
    37b6:	4083      	lsls	r3, r0
    37b8:	e852 1f00 	ldrex	r1, [r2]
    37bc:	4319      	orrs	r1, r3
    37be:	e842 1c00 	strex	ip, r1, [r2]
    37c2:	f1bc 0f00 	cmp.w	ip, #0
    37c6:	d1f7      	bne.n	37b8 <compare_int_unlock+0xc>
    37c8:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    37cc:	4a0b      	ldr	r2, [pc, #44]	; (37fc <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    37ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    37d2:	4083      	lsls	r3, r0
    37d4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    37d8:	4b09      	ldr	r3, [pc, #36]	; (3800 <compare_int_unlock+0x54>)
    37da:	f3bf 8f5b 	dmb	ish
    37de:	681b      	ldr	r3, [r3, #0]
    37e0:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    37e4:	fa23 f000 	lsr.w	r0, r3, r0
    37e8:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37ea:	bf42      	ittt	mi
    37ec:	4b05      	ldrmi	r3, [pc, #20]	; (3804 <compare_int_unlock+0x58>)
    37ee:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    37f2:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    37f6:	4770      	bx	lr
    37f8:	20000924 	.word	0x20000924
    37fc:	40011000 	.word	0x40011000
    3800:	20000920 	.word	0x20000920
    3804:	e000e100 	.word	0xe000e100

00003808 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3808:	4b0d      	ldr	r3, [pc, #52]	; (3840 <z_nrf_rtc_timer_read+0x38>)
    380a:	6818      	ldr	r0, [r3, #0]
    380c:	0a01      	lsrs	r1, r0, #8
    380e:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3810:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3814:	4b0b      	ldr	r3, [pc, #44]	; (3844 <z_nrf_rtc_timer_read+0x3c>)
    3816:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    381a:	1818      	adds	r0, r3, r0
    381c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3820:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3824:	d20a      	bcs.n	383c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    3826:	4b08      	ldr	r3, [pc, #32]	; (3848 <z_nrf_rtc_timer_read+0x40>)
    3828:	e9d3 2300 	ldrd	r2, r3, [r3]
    382c:	4290      	cmp	r0, r2
    382e:	eb71 0303 	sbcs.w	r3, r1, r3
    3832:	d203      	bcs.n	383c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3834:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3838:	f141 0100 	adc.w	r1, r1, #0
}
    383c:	4770      	bx	lr
    383e:	bf00      	nop
    3840:	20000928 	.word	0x20000928
    3844:	40011000 	.word	0x40011000
    3848:	200001b0 	.word	0x200001b0

0000384c <compare_set>:
{
    384c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3850:	b085      	sub	sp, #20
    3852:	4616      	mov	r6, r2
    3854:	4698      	mov	r8, r3
    3856:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    3858:	f7ff ff44 	bl	36e4 <compare_int_lock>
    385c:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    385e:	f7ff ffd3 	bl	3808 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3862:	42b0      	cmp	r0, r6
    3864:	eb71 0308 	sbcs.w	r3, r1, r8
    3868:	d278      	bcs.n	395c <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    386a:	4b46      	ldr	r3, [pc, #280]	; (3984 <compare_set+0x138>)
    386c:	1a30      	subs	r0, r6, r0
    386e:	eb68 0101 	sbc.w	r1, r8, r1
    3872:	4298      	cmp	r0, r3
    3874:	f171 0300 	sbcs.w	r3, r1, #0
    3878:	f080 8081 	bcs.w	397e <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    387c:	4b42      	ldr	r3, [pc, #264]	; (3988 <compare_set+0x13c>)
    387e:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3882:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    3886:	45d8      	cmp	r8, fp
    3888:	bf08      	it	eq
    388a:	4556      	cmpeq	r6, sl
    388c:	d051      	beq.n	3932 <compare_set+0xe6>
    388e:	ea4f 0985 	mov.w	r9, r5, lsl #2
    3892:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3896:	f105 0750 	add.w	r7, r5, #80	; 0x50
    389a:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    389e:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    38a0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    38a4:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    38a8:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    38aa:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    38ae:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    38b2:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    38b4:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    38b8:	4b34      	ldr	r3, [pc, #208]	; (398c <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    38ba:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    38be:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    38c0:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    38c4:	1a40      	subs	r0, r0, r1
    38c6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    38ca:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    38ce:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    38d0:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    38d4:	d107      	bne.n	38e6 <compare_set+0x9a>
    38d6:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    38da:	2013      	movs	r0, #19
    38dc:	f003 f970 	bl	6bc0 <z_impl_k_busy_wait>
    38e0:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    38e4:	4b29      	ldr	r3, [pc, #164]	; (398c <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    38e6:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    38ea:	eba4 000c 	sub.w	r0, r4, ip
    38ee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    38f2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    38f6:	bf88      	it	hi
    38f8:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    38fa:	2000      	movs	r0, #0
    38fc:	6038      	str	r0, [r7, #0]
    38fe:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    3900:	9801      	ldr	r0, [sp, #4]
    3902:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3906:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    390a:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    390e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    3912:	4281      	cmp	r1, r0
    3914:	d006      	beq.n	3924 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    3916:	1a20      	subs	r0, r4, r0
    3918:	3802      	subs	r0, #2
    391a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    391e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3922:	d819      	bhi.n	3958 <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    3924:	1aa4      	subs	r4, r4, r2
    3926:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    392a:	eb14 0a06 	adds.w	sl, r4, r6
    392e:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    3932:	4915      	ldr	r1, [pc, #84]	; (3988 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    3934:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    3936:	012b      	lsls	r3, r5, #4
    3938:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    393c:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    3940:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    3942:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3944:	6053      	str	r3, [r2, #4]
	return ret;
    3946:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    3948:	4628      	mov	r0, r5
    394a:	9900      	ldr	r1, [sp, #0]
    394c:	f7ff ff2e 	bl	37ac <compare_int_unlock>
}
    3950:	4620      	mov	r0, r4
    3952:	b005      	add	sp, #20
    3954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3958:	4620      	mov	r0, r4
    395a:	e7b1      	b.n	38c0 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    395c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    395e:	4a0c      	ldr	r2, [pc, #48]	; (3990 <compare_set+0x144>)
    3960:	f3bf 8f5b 	dmb	ish
    3964:	40ab      	lsls	r3, r5
    3966:	e852 1f00 	ldrex	r1, [r2]
    396a:	4319      	orrs	r1, r3
    396c:	e842 1000 	strex	r0, r1, [r2]
    3970:	2800      	cmp	r0, #0
    3972:	d1f8      	bne.n	3966 <compare_set+0x11a>
    3974:	f3bf 8f5b 	dmb	ish
    3978:	46b2      	mov	sl, r6
    397a:	46c3      	mov	fp, r8
    397c:	e7d9      	b.n	3932 <compare_set+0xe6>
			return -EINVAL;
    397e:	f06f 0415 	mvn.w	r4, #21
    3982:	e7e1      	b.n	3948 <compare_set+0xfc>
    3984:	01000001 	.word	0x01000001
    3988:	200001b8 	.word	0x200001b8
    398c:	40011000 	.word	0x40011000
    3990:	20000920 	.word	0x20000920

00003994 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3994:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    3996:	4b19      	ldr	r3, [pc, #100]	; (39fc <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    3998:	4d19      	ldr	r5, [pc, #100]	; (3a00 <sys_clock_driver_init+0x6c>)
    399a:	2400      	movs	r4, #0
    399c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    39a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    39a4:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    39a8:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    39ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    39b0:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    39b4:	4b13      	ldr	r3, [pc, #76]	; (3a04 <sys_clock_driver_init+0x70>)
    39b6:	2602      	movs	r6, #2
    39b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    39bc:	2101      	movs	r1, #1
    39be:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    39c2:	2011      	movs	r0, #17
    39c4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    39c8:	4622      	mov	r2, r4
    39ca:	f7fe fb09 	bl	1fe0 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    39ce:	2011      	movs	r0, #17
    39d0:	f7fe fae8 	bl	1fa4 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    39d4:	4a0c      	ldr	r2, [pc, #48]	; (3a08 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    39d6:	2301      	movs	r3, #1
    39d8:	60ab      	str	r3, [r5, #8]
    39da:	602b      	str	r3, [r5, #0]
    39dc:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    39de:	4b0b      	ldr	r3, [pc, #44]	; (3a0c <sys_clock_driver_init+0x78>)
    39e0:	4a0b      	ldr	r2, [pc, #44]	; (3a10 <sys_clock_driver_init+0x7c>)
    39e2:	9300      	str	r3, [sp, #0]
    39e4:	9401      	str	r4, [sp, #4]
    39e6:	2300      	movs	r3, #0
    39e8:	4620      	mov	r0, r4
    39ea:	f7ff ff2f 	bl	384c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    39ee:	4630      	mov	r0, r6
    39f0:	f7ff f966 	bl	2cc0 <z_nrf_clock_control_lf_on>

	return 0;
}
    39f4:	4620      	mov	r0, r4
    39f6:	b002      	add	sp, #8
    39f8:	bd70      	pop	{r4, r5, r6, pc}
    39fa:	bf00      	nop
    39fc:	200001b8 	.word	0x200001b8
    3a00:	40011000 	.word	0x40011000
    3a04:	e000e100 	.word	0xe000e100
    3a08:	20000924 	.word	0x20000924
    3a0c:	00003735 	.word	0x00003735
    3a10:	007fffff 	.word	0x007fffff

00003a14 <rtc_nrf_isr>:
{
    3a14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3a18:	4c35      	ldr	r4, [pc, #212]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3a1a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3a1e:	079a      	lsls	r2, r3, #30
    3a20:	d50b      	bpl.n	3a3a <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3a22:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3a26:	b143      	cbz	r3, 3a3a <rtc_nrf_isr+0x26>
		overflow_cnt++;
    3a28:	4a32      	ldr	r2, [pc, #200]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3a2a:	2300      	movs	r3, #0
    3a2c:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    3a30:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3a34:	6813      	ldr	r3, [r2, #0]
    3a36:	3301      	adds	r3, #1
    3a38:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3a3a:	f04f 0320 	mov.w	r3, #32
    3a3e:	f3ef 8211 	mrs	r2, BASEPRI
    3a42:	f383 8812 	msr	BASEPRI_MAX, r3
    3a46:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3a4a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3a4e:	03db      	lsls	r3, r3, #15
    3a50:	d512      	bpl.n	3a78 <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3a52:	f3bf 8f5b 	dmb	ish
    3a56:	4b28      	ldr	r3, [pc, #160]	; (3af8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x60>)
    3a58:	e853 1f00 	ldrex	r1, [r3]
    3a5c:	f021 0001 	bic.w	r0, r1, #1
    3a60:	e843 0600 	strex	r6, r0, [r3]
    3a64:	2e00      	cmp	r6, #0
    3a66:	d1f7      	bne.n	3a58 <rtc_nrf_isr+0x44>
    3a68:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3a6c:	2900      	cmp	r1, #0
    3a6e:	d136      	bne.n	3ade <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x46>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3a70:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    3a74:	2b00      	cmp	r3, #0
    3a76:	d132      	bne.n	3ade <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x46>
{
    3a78:	2300      	movs	r3, #0
	__asm__ volatile(
    3a7a:	f382 8811 	msr	BASEPRI, r2
    3a7e:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    3a82:	b34b      	cbz	r3, 3ad8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x40>
		curr_time = z_nrf_rtc_timer_read();
    3a84:	f7ff fec0 	bl	3808 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    3a88:	f04f 0320 	mov.w	r3, #32
    3a8c:	f3ef 8c11 	mrs	ip, BASEPRI
    3a90:	f383 8812 	msr	BASEPRI_MAX, r3
    3a94:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3a98:	4b18      	ldr	r3, [pc, #96]	; (3afc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x64>)
    3a9a:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    3a9e:	42b0      	cmp	r0, r6
    3aa0:	eb71 0207 	sbcs.w	r2, r1, r7
    3aa4:	f04f 0200 	mov.w	r2, #0
    3aa8:	d320      	bcc.n	3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3aaa:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3aae:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    3ab2:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3ab6:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    3aba:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    3abc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3ac0:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    3ac4:	f38c 8811 	msr	BASEPRI, ip
    3ac8:	f3bf 8f6f 	isb	sy
		if (handler) {
    3acc:	b121      	cbz	r1, 3ad8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x40>
			handler(chan, expire_time, user_context);
    3ace:	9500      	str	r5, [sp, #0]
    3ad0:	4632      	mov	r2, r6
    3ad2:	463b      	mov	r3, r7
    3ad4:	2000      	movs	r0, #0
    3ad6:	4788      	blx	r1
}
    3ad8:	b003      	add	sp, #12
    3ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3ade:	2300      	movs	r3, #0
    3ae0:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    3ae4:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3ae8:	2301      	movs	r3, #1
}
    3aea:	e7c6      	b.n	3a7a <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3aec:	4611      	mov	r1, r2
    3aee:	e7e9      	b.n	3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>
    3af0:	40011000 	.word	0x40011000
    3af4:	20000928 	.word	0x20000928
    3af8:	20000920 	.word	0x20000920
    3afc:	200001b8 	.word	0x200001b8

00003b00 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b00:	1c43      	adds	r3, r0, #1
{
    3b02:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b04:	d021      	beq.n	3b4a <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3b06:	2801      	cmp	r0, #1
    3b08:	dd21      	ble.n	3b4e <sys_clock_set_timeout+0x4e>
    3b0a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3b0e:	da20      	bge.n	3b52 <sys_clock_set_timeout+0x52>
    3b10:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3b12:	f7ff fe79 	bl	3808 <z_nrf_rtc_timer_read>
    3b16:	4b10      	ldr	r3, [pc, #64]	; (3b58 <sys_clock_set_timeout+0x58>)
    3b18:	e9d3 1300 	ldrd	r1, r3, [r3]
    3b1c:	1a40      	subs	r0, r0, r1
		ticks = 0;
    3b1e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3b22:	bf28      	it	cs
    3b24:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    3b26:	3001      	adds	r0, #1
    3b28:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    3b2a:	480c      	ldr	r0, [pc, #48]	; (3b5c <sys_clock_set_timeout+0x5c>)
    3b2c:	4282      	cmp	r2, r0
    3b2e:	bf28      	it	cs
    3b30:	4602      	movcs	r2, r0
    3b32:	1852      	adds	r2, r2, r1
    3b34:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3b38:	4909      	ldr	r1, [pc, #36]	; (3b60 <sys_clock_set_timeout+0x60>)
    3b3a:	9001      	str	r0, [sp, #4]
    3b3c:	9100      	str	r1, [sp, #0]
    3b3e:	f143 0300 	adc.w	r3, r3, #0
    3b42:	f7ff fe83 	bl	384c <compare_set>
}
    3b46:	b002      	add	sp, #8
    3b48:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b4a:	4804      	ldr	r0, [pc, #16]	; (3b5c <sys_clock_set_timeout+0x5c>)
    3b4c:	e7e0      	b.n	3b10 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3b4e:	2400      	movs	r4, #0
    3b50:	e7df      	b.n	3b12 <sys_clock_set_timeout+0x12>
    3b52:	4c02      	ldr	r4, [pc, #8]	; (3b5c <sys_clock_set_timeout+0x5c>)
    3b54:	e7dd      	b.n	3b12 <sys_clock_set_timeout+0x12>
    3b56:	bf00      	nop
    3b58:	200001c8 	.word	0x200001c8
    3b5c:	007fffff 	.word	0x007fffff
    3b60:	00003735 	.word	0x00003735

00003b64 <sys_clock_elapsed>:
{
    3b64:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    3b66:	f7ff fe4f 	bl	3808 <z_nrf_rtc_timer_read>
    3b6a:	4b02      	ldr	r3, [pc, #8]	; (3b74 <sys_clock_elapsed+0x10>)
    3b6c:	681b      	ldr	r3, [r3, #0]
}
    3b6e:	1ac0      	subs	r0, r0, r3
    3b70:	bd08      	pop	{r3, pc}
    3b72:	bf00      	nop
    3b74:	200001c8 	.word	0x200001c8

00003b78 <nrf_gpio_pin_clear>:
    *p_pin = pin_number & 0x1F;
    3b78:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3b7c:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    3b7e:	2801      	cmp	r0, #1
    3b80:	4b04      	ldr	r3, [pc, #16]	; (3b94 <nrf_gpio_pin_clear+0x1c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3b82:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    3b86:	bf18      	it	ne
    3b88:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3b8c:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    3b8e:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
    3b92:	4770      	bx	lr
    3b94:	50000300 	.word	0x50000300

00003b98 <nrf_pin_configure>:
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    3b98:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    3b9c:	2b00      	cmp	r3, #0
{
    3b9e:	b530      	push	{r4, r5, lr}
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    3ba0:	bf07      	ittee	eq
    3ba2:	4614      	moveq	r4, r2
    3ba4:	460d      	moveq	r5, r1
    3ba6:	2401      	movne	r4, #1
    3ba8:	2500      	movne	r5, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    3baa:	f3c0 1281 	ubfx	r2, r0, #6, #2
    *p_pin = pin_number & 0x1F;
    3bae:	f000 011f 	and.w	r1, r0, #31
        case 1: return NRF_P1;
    3bb2:	f010 0f20 	tst.w	r0, #32
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    3bb6:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3bba:	ea40 0282 	orr.w	r2, r0, r2, lsl #2
        case 1: return NRF_P1;
    3bbe:	4b06      	ldr	r3, [pc, #24]	; (3bd8 <nrf_pin_configure+0x40>)
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3bc0:	ea42 0205 	orr.w	r2, r2, r5
        case 1: return NRF_P1;
    3bc4:	bf08      	it	eq
    3bc6:	f04f 43a0 	moveq.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3bca:	f501 71e0 	add.w	r1, r1, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3bce:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    3bd2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    3bd6:	bd30      	pop	{r4, r5, pc}
    3bd8:	50000300 	.word	0x50000300

00003bdc <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    3bdc:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3be0:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    3be2:	2801      	cmp	r0, #1
    3be4:	4b04      	ldr	r3, [pc, #16]	; (3bf8 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3be6:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    3bea:	bf18      	it	ne
    3bec:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3bf0:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    3bf2:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    3bf6:	4770      	bx	lr
    3bf8:	50000300 	.word	0x50000300

00003bfc <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    3bfc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    3bfe:	ab0b      	add	r3, sp, #44	; 0x2c
    3c00:	9305      	str	r3, [sp, #20]
    3c02:	9303      	str	r3, [sp, #12]
    3c04:	4b05      	ldr	r3, [pc, #20]	; (3c1c <z_log_msg2_runtime_create.constprop.0+0x20>)
    3c06:	9302      	str	r3, [sp, #8]
    3c08:	2300      	movs	r3, #0
    3c0a:	e9cd 3300 	strd	r3, r3, [sp]
    3c0e:	2201      	movs	r2, #1
    3c10:	4618      	mov	r0, r3
    3c12:	f7fd fe4f 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    3c16:	b007      	add	sp, #28
    3c18:	f85d fb04 	ldr.w	pc, [sp], #4
    3c1c:	000079dc 	.word	0x000079dc

00003c20 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    3c20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    3c22:	f7fd fc1b 	bl	145c <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    3c26:	2400      	movs	r4, #0
    3c28:	4b06      	ldr	r3, [pc, #24]	; (3c44 <k_sys_fatal_error_handler+0x24>)
    3c2a:	9302      	str	r3, [sp, #8]
    3c2c:	4620      	mov	r0, r4
    3c2e:	e9cd 4400 	strd	r4, r4, [sp]
    3c32:	4905      	ldr	r1, [pc, #20]	; (3c48 <k_sys_fatal_error_handler+0x28>)
    3c34:	4623      	mov	r3, r4
    3c36:	2201      	movs	r2, #1
    3c38:	f7ff ffe0 	bl	3bfc <z_log_msg2_runtime_create.constprop.0>
		sys_arch_reboot(0);
    3c3c:	4620      	mov	r0, r4
    3c3e:	f7fe ff2f 	bl	2aa0 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    3c42:	bf00      	nop
    3c44:	000079dc 	.word	0x000079dc
    3c48:	00006e5c 	.word	0x00006e5c

00003c4c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3c4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    3c50:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3c54:	2a08      	cmp	r2, #8
    3c56:	d106      	bne.n	3c66 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3c58:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    3c5c:	2b05      	cmp	r3, #5
    3c5e:	d802      	bhi.n	3c66 <nrf52_errata_103+0x1a>
    3c60:	4a02      	ldr	r2, [pc, #8]	; (3c6c <nrf52_errata_103+0x20>)
    3c62:	5cd0      	ldrb	r0, [r2, r3]
    3c64:	4770      	bx	lr
        return false;
    3c66:	2000      	movs	r0, #0
}
    3c68:	4770      	bx	lr
    3c6a:	bf00      	nop
    3c6c:	000079ff 	.word	0x000079ff

00003c70 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    3c70:	4a02      	ldr	r2, [pc, #8]	; (3c7c <nvmc_wait+0xc>)
    3c72:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    3c76:	2b00      	cmp	r3, #0
    3c78:	d0fb      	beq.n	3c72 <nvmc_wait+0x2>
}
    3c7a:	4770      	bx	lr
    3c7c:	4001e000 	.word	0x4001e000

00003c80 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    3c80:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    3c82:	f002 fd48 	bl	6716 <nrf52_errata_136>
    3c86:	b140      	cbz	r0, 3c9a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    3c88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c8c:	2200      	movs	r2, #0
    3c8e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    3c92:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    3c96:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    3c9a:	f002 fd3c 	bl	6716 <nrf52_errata_136>
    3c9e:	2800      	cmp	r0, #0
    3ca0:	d046      	beq.n	3d30 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    3ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3ca6:	4b60      	ldr	r3, [pc, #384]	; (3e28 <SystemInit+0x1a8>)
    3ca8:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    3cac:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    3cb0:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    3cb4:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    3cb8:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    3cbc:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    3cc0:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    3cc4:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    3cc8:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    3ccc:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    3cd0:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    3cd4:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    3cd8:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    3cdc:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    3ce0:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    3ce4:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    3ce8:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    3cec:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    3cf0:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    3cf4:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    3cf8:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3cfc:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3d00:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3d04:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    3d08:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    3d0c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    3d10:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    3d14:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    3d18:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    3d1c:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    3d20:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    3d24:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    3d28:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    3d2c:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    3d30:	f7ff ff8c 	bl	3c4c <nrf52_errata_103>
    3d34:	b118      	cbz	r0, 3d3e <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    3d36:	4b3d      	ldr	r3, [pc, #244]	; (3e2c <SystemInit+0x1ac>)
    3d38:	4a3d      	ldr	r2, [pc, #244]	; (3e30 <SystemInit+0x1b0>)
    3d3a:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    3d3e:	f7ff ff85 	bl	3c4c <nrf52_errata_103>
    3d42:	b118      	cbz	r0, 3d4c <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    3d44:	4b3b      	ldr	r3, [pc, #236]	; (3e34 <SystemInit+0x1b4>)
    3d46:	22fb      	movs	r2, #251	; 0xfb
    3d48:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    3d4c:	f7ff ff7e 	bl	3c4c <nrf52_errata_103>
    3d50:	b170      	cbz	r0, 3d70 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    3d52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    3d56:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3d5a:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    3d5e:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    3d62:	f022 020f 	bic.w	r2, r2, #15
    3d66:	f003 030f 	and.w	r3, r3, #15
    3d6a:	4313      	orrs	r3, r2
    3d6c:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    3d70:	f7ff ff6c 	bl	3c4c <nrf52_errata_103>
    3d74:	b120      	cbz	r0, 3d80 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    3d76:	4b30      	ldr	r3, [pc, #192]	; (3e38 <SystemInit+0x1b8>)
    3d78:	f44f 7200 	mov.w	r2, #512	; 0x200
    3d7c:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    3d80:	f002 fcc9 	bl	6716 <nrf52_errata_136>
    3d84:	b148      	cbz	r0, 3d9a <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    3d86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d8a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3d8e:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3d90:	bf44      	itt	mi
    3d92:	f06f 0201 	mvnmi.w	r2, #1
    3d96:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3d9a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    3d9e:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3da2:	2a08      	cmp	r2, #8
    3da4:	d10e      	bne.n	3dc4 <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3da6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    3daa:	2b05      	cmp	r3, #5
    3dac:	d802      	bhi.n	3db4 <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    3dae:	4a23      	ldr	r2, [pc, #140]	; (3e3c <SystemInit+0x1bc>)
    3db0:	5cd3      	ldrb	r3, [r2, r3]
    3db2:	b13b      	cbz	r3, 3dc4 <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3db4:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3db8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    3dbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3dc0:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3dc4:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3dc8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3dcc:	2a00      	cmp	r2, #0
    3dce:	db03      	blt.n	3dd8 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    3dd0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3dd4:	2b00      	cmp	r3, #0
    3dd6:	da22      	bge.n	3e1e <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3dd8:	4919      	ldr	r1, [pc, #100]	; (3e40 <SystemInit+0x1c0>)
    3dda:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3ddc:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3de0:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3de4:	2412      	movs	r4, #18
    nvmc_wait();
    3de6:	f7ff ff43 	bl	3c70 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3dea:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    3dee:	f7ff ff3f 	bl	3c70 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3df2:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    3df6:	f7ff ff3b 	bl	3c70 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3dfa:	2300      	movs	r3, #0
    3dfc:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3e00:	f7ff ff36 	bl	3c70 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    3e04:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3e08:	490e      	ldr	r1, [pc, #56]	; (3e44 <SystemInit+0x1c4>)
    3e0a:	4b0f      	ldr	r3, [pc, #60]	; (3e48 <SystemInit+0x1c8>)
    3e0c:	68ca      	ldr	r2, [r1, #12]
    3e0e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3e12:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3e14:	60cb      	str	r3, [r1, #12]
    3e16:	f3bf 8f4f 	dsb	sy
    __NOP();
    3e1a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3e1c:	e7fd      	b.n	3e1a <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    3e1e:	4b0b      	ldr	r3, [pc, #44]	; (3e4c <SystemInit+0x1cc>)
    3e20:	4a0b      	ldr	r2, [pc, #44]	; (3e50 <SystemInit+0x1d0>)
    3e22:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    3e24:	bd10      	pop	{r4, pc}
    3e26:	bf00      	nop
    3e28:	4000c000 	.word	0x4000c000
    3e2c:	40005000 	.word	0x40005000
    3e30:	00038148 	.word	0x00038148
    3e34:	4000f000 	.word	0x4000f000
    3e38:	40029000 	.word	0x40029000
    3e3c:	000079f9 	.word	0x000079f9
    3e40:	4001e000 	.word	0x4001e000
    3e44:	e000ed00 	.word	0xe000ed00
    3e48:	05fa0004 	.word	0x05fa0004
    3e4c:	2000005c 	.word	0x2000005c
    3e50:	03d09000 	.word	0x03d09000

00003e54 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    3e54:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    3e56:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    3e58:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    3e5a:	fab2 f382 	clz	r3, r2
    3e5e:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    3e62:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    3e64:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    3e66:	d014      	beq.n	3e92 <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3e68:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    3e6c:	fa05 f303 	lsl.w	r3, r5, r3
    3e70:	ea22 0303 	bic.w	r3, r2, r3
    3e74:	e850 6f00 	ldrex	r6, [r0]
    3e78:	4296      	cmp	r6, r2
    3e7a:	d104      	bne.n	3e86 <nrfx_flag32_alloc+0x32>
    3e7c:	e840 3c00 	strex	ip, r3, [r0]
    3e80:	f1bc 0f00 	cmp.w	ip, #0
    3e84:	d1f6      	bne.n	3e74 <nrfx_flag32_alloc+0x20>
    3e86:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3e8a:	d1e5      	bne.n	3e58 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3e8c:	4802      	ldr	r0, [pc, #8]	; (3e98 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    3e8e:	700c      	strb	r4, [r1, #0]
}
    3e90:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3e92:	4802      	ldr	r0, [pc, #8]	; (3e9c <nrfx_flag32_alloc+0x48>)
    3e94:	e7fc      	b.n	3e90 <nrfx_flag32_alloc+0x3c>
    3e96:	bf00      	nop
    3e98:	0bad0000 	.word	0x0bad0000
    3e9c:	0bad0002 	.word	0x0bad0002

00003ea0 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3ea0:	6803      	ldr	r3, [r0, #0]
    3ea2:	40cb      	lsrs	r3, r1
    3ea4:	07db      	lsls	r3, r3, #31
{
    3ea6:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3ea8:	d415      	bmi.n	3ed6 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3eaa:	2301      	movs	r3, #1
    3eac:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3eb0:	6803      	ldr	r3, [r0, #0]
    3eb2:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3eb6:	ea41 0203 	orr.w	r2, r1, r3
    3eba:	e850 4f00 	ldrex	r4, [r0]
    3ebe:	429c      	cmp	r4, r3
    3ec0:	d104      	bne.n	3ecc <nrfx_flag32_free+0x2c>
    3ec2:	e840 2c00 	strex	ip, r2, [r0]
    3ec6:	f1bc 0f00 	cmp.w	ip, #0
    3eca:	d1f6      	bne.n	3eba <nrfx_flag32_free+0x1a>
    3ecc:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3ed0:	d1ee      	bne.n	3eb0 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3ed2:	4802      	ldr	r0, [pc, #8]	; (3edc <nrfx_flag32_free+0x3c>)
}
    3ed4:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3ed6:	4802      	ldr	r0, [pc, #8]	; (3ee0 <nrfx_flag32_free+0x40>)
    3ed8:	e7fc      	b.n	3ed4 <nrfx_flag32_free+0x34>
    3eda:	bf00      	nop
    3edc:	0bad0000 	.word	0x0bad0000
    3ee0:	0bad0004 	.word	0x0bad0004

00003ee4 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    3ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    3ee6:	4604      	mov	r4, r0
    3ee8:	b118      	cbz	r0, 3ef2 <clock_stop+0xe>
    3eea:	2801      	cmp	r0, #1
    3eec:	d029      	beq.n	3f42 <clock_stop+0x5e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3eee:	b003      	add	sp, #12
    3ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    3ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3ef6:	2202      	movs	r2, #2
    3ef8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3efc:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    3f00:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3f04:	2201      	movs	r2, #1
    3f06:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3f08:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    3f0a:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3f0c:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    3f10:	bf14      	ite	ne
    3f12:	2500      	movne	r5, #0
    3f14:	f10d 0507 	addeq.w	r5, sp, #7
    3f18:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3f1c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    3f20:	b1d4      	cbz	r4, 3f58 <clock_stop+0x74>
    3f22:	2c01      	cmp	r4, #1
    3f24:	d1e3      	bne.n	3eee <clock_stop+0xa>
            if (p_clk_src != NULL)
    3f26:	b125      	cbz	r5, 3f32 <clock_stop+0x4e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3f28:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    3f2c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3f30:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3f32:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    3f36:	03db      	lsls	r3, r3, #15
    3f38:	d418      	bmi.n	3f6c <clock_stop+0x88>
            m_clock_cb.hfclk_started = false;
    3f3a:	4b13      	ldr	r3, [pc, #76]	; (3f88 <clock_stop+0xa4>)
    3f3c:	2200      	movs	r2, #0
    3f3e:	715a      	strb	r2, [r3, #5]
    3f40:	e7d5      	b.n	3eee <clock_stop+0xa>
    p_reg->INTENCLR = mask;
    3f42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f46:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    3f48:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f4c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3f50:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3f54:	6058      	str	r0, [r3, #4]
}
    3f56:	e7d7      	b.n	3f08 <clock_stop+0x24>
            if (p_clk_src != NULL)
    3f58:	b125      	cbz	r5, 3f64 <clock_stop+0x80>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3f5a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3f5e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    3f62:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3f64:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    3f68:	03da      	lsls	r2, r3, #15
    3f6a:	d5c0      	bpl.n	3eee <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    3f6c:	b92d      	cbnz	r5, 3f7a <clock_stop+0x96>
    3f6e:	2001      	movs	r0, #1
    3f70:	f002 fbdb 	bl	672a <nrfx_busy_wait>
    3f74:	3f01      	subs	r7, #1
    3f76:	d1d3      	bne.n	3f20 <clock_stop+0x3c>
    3f78:	e003      	b.n	3f82 <clock_stop+0x9e>
    3f7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3f7e:	2b01      	cmp	r3, #1
    3f80:	d0f5      	beq.n	3f6e <clock_stop+0x8a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    3f82:	2c01      	cmp	r4, #1
    3f84:	d0d9      	beq.n	3f3a <clock_stop+0x56>
    3f86:	e7b2      	b.n	3eee <clock_stop+0xa>
    3f88:	2000092c 	.word	0x2000092c

00003f8c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3f8c:	4b04      	ldr	r3, [pc, #16]	; (3fa0 <nrfx_clock_init+0x14>)
    3f8e:	791a      	ldrb	r2, [r3, #4]
    3f90:	b922      	cbnz	r2, 3f9c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3f92:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3f94:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    3f96:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3f98:	4802      	ldr	r0, [pc, #8]	; (3fa4 <nrfx_clock_init+0x18>)
    3f9a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3f9c:	4802      	ldr	r0, [pc, #8]	; (3fa8 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3f9e:	4770      	bx	lr
    3fa0:	2000092c 	.word	0x2000092c
    3fa4:	0bad0000 	.word	0x0bad0000
    3fa8:	0bad000c 	.word	0x0bad000c

00003fac <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3fac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3fb0:	b510      	push	{r4, lr}
    3fb2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3fb6:	b16a      	cbz	r2, 3fd4 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fb8:	2200      	movs	r2, #0
    3fba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3fbe:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    3fc2:	2201      	movs	r2, #1
    3fc4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3fc8:	4b11      	ldr	r3, [pc, #68]	; (4010 <nrfx_power_clock_irq_handler+0x64>)
    3fca:	7958      	ldrb	r0, [r3, #5]
    3fcc:	b910      	cbnz	r0, 3fd4 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    3fce:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3fd0:	681b      	ldr	r3, [r3, #0]
    3fd2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fd8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3fdc:	b172      	cbz	r2, 3ffc <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fde:	2200      	movs	r2, #0
    3fe0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3fe4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3fe8:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3fec:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3ff0:	0792      	lsls	r2, r2, #30
    3ff2:	d104      	bne.n	3ffe <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3ff4:	2201      	movs	r2, #1
    3ff6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ffa:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3ffc:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3ffe:	2202      	movs	r2, #2
    4000:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    4004:	4b02      	ldr	r3, [pc, #8]	; (4010 <nrfx_power_clock_irq_handler+0x64>)
}
    4006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    400a:	681b      	ldr	r3, [r3, #0]
    400c:	2001      	movs	r0, #1
    400e:	4718      	bx	r3
    4010:	2000092c 	.word	0x2000092c

00004014 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    4014:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    4016:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    401a:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    401c:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    401e:	6002      	str	r2, [r0, #0]
}
    4020:	4802      	ldr	r0, [pc, #8]	; (402c <nrf_gpio_pin_port_decode+0x18>)
    4022:	bf18      	it	ne
    4024:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    4028:	4770      	bx	lr
    402a:	bf00      	nop
    402c:	50000300 	.word	0x50000300

00004030 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4030:	4b03      	ldr	r3, [pc, #12]	; (4040 <pin_in_use_by_te+0x10>)
    4032:	3008      	adds	r0, #8
    4034:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    4038:	f3c0 1040 	ubfx	r0, r0, #5, #1
    403c:	4770      	bx	lr
    403e:	bf00      	nop
    4040:	20000060 	.word	0x20000060

00004044 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4044:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4046:	f100 0308 	add.w	r3, r0, #8
    404a:	4c0c      	ldr	r4, [pc, #48]	; (407c <call_handler+0x38>)
    404c:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4050:	05da      	lsls	r2, r3, #23
{
    4052:	4605      	mov	r5, r0
    4054:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4056:	d507      	bpl.n	4068 <call_handler+0x24>
    4058:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    405c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4060:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4064:	6852      	ldr	r2, [r2, #4]
    4066:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    4068:	68a3      	ldr	r3, [r4, #8]
    406a:	b12b      	cbz	r3, 4078 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    406c:	68e2      	ldr	r2, [r4, #12]
    406e:	4631      	mov	r1, r6
    4070:	4628      	mov	r0, r5
    }
}
    4072:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4076:	4718      	bx	r3
}
    4078:	bd70      	pop	{r4, r5, r6, pc}
    407a:	bf00      	nop
    407c:	20000060 	.word	0x20000060

00004080 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4080:	4a12      	ldr	r2, [pc, #72]	; (40cc <release_handler+0x4c>)
    4082:	3008      	adds	r0, #8
{
    4084:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4086:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    408a:	05d9      	lsls	r1, r3, #23
    408c:	d51b      	bpl.n	40c6 <release_handler+0x46>
    408e:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    4092:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4096:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    409a:	f102 0410 	add.w	r4, r2, #16
    409e:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    40a0:	f834 3b02 	ldrh.w	r3, [r4], #2
    40a4:	f413 7f80 	tst.w	r3, #256	; 0x100
    40a8:	d003      	beq.n	40b2 <release_handler+0x32>
    40aa:	f3c3 2343 	ubfx	r3, r3, #9, #4
    40ae:	4299      	cmp	r1, r3
    40b0:	d009      	beq.n	40c6 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    40b2:	3001      	adds	r0, #1
    40b4:	2830      	cmp	r0, #48	; 0x30
    40b6:	d1f3      	bne.n	40a0 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    40b8:	2300      	movs	r3, #0
    40ba:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    40be:	4804      	ldr	r0, [pc, #16]	; (40d0 <release_handler+0x50>)
}
    40c0:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    40c2:	f7ff beed 	b.w	3ea0 <nrfx_flag32_free>
}
    40c6:	bc10      	pop	{r4}
    40c8:	4770      	bx	lr
    40ca:	bf00      	nop
    40cc:	20000060 	.word	0x20000060
    40d0:	200000d4 	.word	0x200000d4

000040d4 <pin_handler_trigger_uninit>:
{
    40d4:	b538      	push	{r3, r4, r5, lr}
    40d6:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    40d8:	f7ff ffaa 	bl	4030 <pin_in_use_by_te>
    40dc:	4c09      	ldr	r4, [pc, #36]	; (4104 <pin_handler_trigger_uninit+0x30>)
    40de:	f102 0508 	add.w	r5, r2, #8
    40e2:	b140      	cbz	r0, 40f6 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    40e4:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    40e8:	4907      	ldr	r1, [pc, #28]	; (4108 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    40ea:	0b5b      	lsrs	r3, r3, #13
    40ec:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    40f0:	2000      	movs	r0, #0
    40f2:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    40f6:	4610      	mov	r0, r2
    40f8:	f7ff ffc2 	bl	4080 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    40fc:	2300      	movs	r3, #0
    40fe:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4102:	bd38      	pop	{r3, r4, r5, pc}
    4104:	20000060 	.word	0x20000060
    4108:	40006000 	.word	0x40006000

0000410c <nrfx_gpiote_input_configure>:
{
    410c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    4110:	4604      	mov	r4, r0
    4112:	4617      	mov	r7, r2
    4114:	461d      	mov	r5, r3
    if (p_input_config)
    4116:	b321      	cbz	r1, 4162 <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4118:	4e4e      	ldr	r6, [pc, #312]	; (4254 <nrfx_gpiote_input_configure+0x148>)
    411a:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    411e:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    4122:	079b      	lsls	r3, r3, #30
    4124:	d506      	bpl.n	4134 <nrfx_gpiote_input_configure+0x28>
    4126:	f7ff ff83 	bl	4030 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    412a:	b118      	cbz	r0, 4134 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    412c:	484a      	ldr	r0, [pc, #296]	; (4258 <nrfx_gpiote_input_configure+0x14c>)
}
    412e:	b004      	add	sp, #16
    4130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4134:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4136:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    413a:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    413e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4142:	f10d 020f 	add.w	r2, sp, #15
    4146:	460b      	mov	r3, r1
    4148:	4620      	mov	r0, r4
    414a:	f10d 010e 	add.w	r1, sp, #14
    414e:	f002 fb3a 	bl	67c6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    4152:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    4156:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    415a:	f043 0301 	orr.w	r3, r3, #1
    415e:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    4162:	b197      	cbz	r7, 418a <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4164:	4b3b      	ldr	r3, [pc, #236]	; (4254 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4166:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4168:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    416a:	f104 0008 	add.w	r0, r4, #8
    416e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    4172:	078f      	lsls	r7, r1, #30
    4174:	d50c      	bpl.n	4190 <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
    4176:	2a00      	cmp	r2, #0
    4178:	d1d8      	bne.n	412c <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    417a:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    417e:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    4182:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4186:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    418a:	bbcd      	cbnz	r5, 4200 <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
    418c:	4833      	ldr	r0, [pc, #204]	; (425c <nrfx_gpiote_input_configure+0x150>)
    418e:	e7ce      	b.n	412e <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4190:	f021 0120 	bic.w	r1, r1, #32
    4194:	04c9      	lsls	r1, r1, #19
    4196:	0cc9      	lsrs	r1, r1, #19
    4198:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    419c:	2a00      	cmp	r2, #0
    419e:	d0ec      	beq.n	417a <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
    41a0:	2e03      	cmp	r6, #3
    41a2:	d8c3      	bhi.n	412c <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    41a4:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    41a6:	b92e      	cbnz	r6, 41b4 <nrfx_gpiote_input_configure+0xa8>
    41a8:	4a2d      	ldr	r2, [pc, #180]	; (4260 <nrfx_gpiote_input_configure+0x154>)
    41aa:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    41ae:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    41b2:	e7e2      	b.n	417a <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    41b4:	00ba      	lsls	r2, r7, #2
    41b6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    41ba:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    41be:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    41c2:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    41c6:	f02c 0c03 	bic.w	ip, ip, #3
    41ca:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    41ce:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    41d2:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    41d6:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    41da:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    41de:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    41e2:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    41e6:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    41ea:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    41ee:	ea4c 0c0e 	orr.w	ip, ip, lr
    41f2:	f041 0120 	orr.w	r1, r1, #32
    41f6:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    41fa:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    41fe:	e7bc      	b.n	417a <nrfx_gpiote_input_configure+0x6e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    4200:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    4204:	4620      	mov	r0, r4
    4206:	f7ff ff3b 	bl	4080 <release_handler>
    if (!handler)
    420a:	2e00      	cmp	r6, #0
    420c:	d0be      	beq.n	418c <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    420e:	4d11      	ldr	r5, [pc, #68]	; (4254 <nrfx_gpiote_input_configure+0x148>)
    4210:	682b      	ldr	r3, [r5, #0]
    4212:	429e      	cmp	r6, r3
    4214:	d104      	bne.n	4220 <nrfx_gpiote_input_configure+0x114>
    4216:	686b      	ldr	r3, [r5, #4]
    4218:	429f      	cmp	r7, r3
    421a:	d101      	bne.n	4220 <nrfx_gpiote_input_configure+0x114>
    421c:	2200      	movs	r2, #0
    421e:	e00a      	b.n	4236 <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    4220:	4810      	ldr	r0, [pc, #64]	; (4264 <nrfx_gpiote_input_configure+0x158>)
    4222:	f10d 010f 	add.w	r1, sp, #15
    4226:	f7ff fe15 	bl	3e54 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    422a:	4b0c      	ldr	r3, [pc, #48]	; (425c <nrfx_gpiote_input_configure+0x150>)
    422c:	4298      	cmp	r0, r3
    422e:	f47f af7e 	bne.w	412e <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    4232:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4236:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    423a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    423e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4240:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4242:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4246:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    424a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    424e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    4252:	e79b      	b.n	418c <nrfx_gpiote_input_configure+0x80>
    4254:	20000060 	.word	0x20000060
    4258:	0bad0004 	.word	0x0bad0004
    425c:	0bad0000 	.word	0x0bad0000
    4260:	40006000 	.word	0x40006000
    4264:	200000d4 	.word	0x200000d4

00004268 <nrfx_gpiote_output_configure>:
{
    4268:	b5f0      	push	{r4, r5, r6, r7, lr}
    426a:	4604      	mov	r4, r0
    426c:	b085      	sub	sp, #20
    426e:	4615      	mov	r5, r2
    if (p_config)
    4270:	b319      	cbz	r1, 42ba <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4272:	4e33      	ldr	r6, [pc, #204]	; (4340 <nrfx_gpiote_output_configure+0xd8>)
    4274:	f100 0708 	add.w	r7, r0, #8
    4278:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    427c:	0793      	lsls	r3, r2, #30
    427e:	d403      	bmi.n	4288 <nrfx_gpiote_output_configure+0x20>
    4280:	f7ff fed6 	bl	4030 <pin_in_use_by_te>
    4284:	2800      	cmp	r0, #0
    4286:	d158      	bne.n	433a <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    4288:	f012 0f1c 	tst.w	r2, #28
    428c:	d002      	beq.n	4294 <nrfx_gpiote_output_configure+0x2c>
    428e:	784b      	ldrb	r3, [r1, #1]
    4290:	2b01      	cmp	r3, #1
    4292:	d052      	beq.n	433a <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    4294:	2301      	movs	r3, #1
    4296:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    429a:	2300      	movs	r3, #0
    429c:	e9cd 1300 	strd	r1, r3, [sp]
    42a0:	1c4a      	adds	r2, r1, #1
    42a2:	1c8b      	adds	r3, r1, #2
    42a4:	4620      	mov	r0, r4
    42a6:	f10d 010f 	add.w	r1, sp, #15
    42aa:	f002 fa8c 	bl	67c6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    42ae:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    42b2:	f043 0303 	orr.w	r3, r3, #3
    42b6:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    42ba:	b915      	cbnz	r5, 42c2 <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    42bc:	4821      	ldr	r0, [pc, #132]	; (4344 <nrfx_gpiote_output_configure+0xdc>)
}
    42be:	b005      	add	sp, #20
    42c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    42c2:	4e1f      	ldr	r6, [pc, #124]	; (4340 <nrfx_gpiote_output_configure+0xd8>)
    42c4:	f104 0708 	add.w	r7, r4, #8
    42c8:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    42cc:	0783      	lsls	r3, r0, #30
    42ce:	d534      	bpl.n	433a <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    42d0:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    42d4:	4661      	mov	r1, ip
    42d6:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    42d8:	f020 0020 	bic.w	r0, r0, #32
    42dc:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    42e0:	04c0      	lsls	r0, r0, #19
    42e2:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    42e6:	0cc0      	lsrs	r0, r0, #19
    42e8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    42ec:	2300      	movs	r3, #0
    42ee:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    42f2:	786a      	ldrb	r2, [r5, #1]
    42f4:	2a00      	cmp	r2, #0
    42f6:	d0e1      	beq.n	42bc <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    42f8:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    42fc:	78ad      	ldrb	r5, [r5, #2]
    42fe:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    4302:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4306:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    430a:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    430e:	0223      	lsls	r3, r4, #8
    4310:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4314:	0412      	lsls	r2, r2, #16
    4316:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    431a:	ea43 030e 	orr.w	r3, r3, lr
    431e:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4320:	052a      	lsls	r2, r5, #20
    4322:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4326:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    432a:	4313      	orrs	r3, r2
    432c:	f040 0020 	orr.w	r0, r0, #32
    4330:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4334:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4338:	e7c0      	b.n	42bc <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
    433a:	4803      	ldr	r0, [pc, #12]	; (4348 <nrfx_gpiote_output_configure+0xe0>)
    433c:	e7bf      	b.n	42be <nrfx_gpiote_output_configure+0x56>
    433e:	bf00      	nop
    4340:	20000060 	.word	0x20000060
    4344:	0bad0000 	.word	0x0bad0000
    4348:	0bad0004 	.word	0x0bad0004

0000434c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    434c:	4b01      	ldr	r3, [pc, #4]	; (4354 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    434e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    4352:	4770      	bx	lr
    4354:	20000060 	.word	0x20000060

00004358 <nrfx_gpiote_channel_get>:
{
    4358:	b508      	push	{r3, lr}
    435a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    435c:	f7ff fe68 	bl	4030 <pin_in_use_by_te>
    4360:	b138      	cbz	r0, 4372 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4362:	4b05      	ldr	r3, [pc, #20]	; (4378 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    4364:	4805      	ldr	r0, [pc, #20]	; (437c <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4366:	3208      	adds	r2, #8
    4368:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    436c:	0b5b      	lsrs	r3, r3, #13
    436e:	700b      	strb	r3, [r1, #0]
}
    4370:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4372:	4803      	ldr	r0, [pc, #12]	; (4380 <nrfx_gpiote_channel_get+0x28>)
    4374:	e7fc      	b.n	4370 <nrfx_gpiote_channel_get+0x18>
    4376:	bf00      	nop
    4378:	20000060 	.word	0x20000060
    437c:	0bad0000 	.word	0x0bad0000
    4380:	0bad0004 	.word	0x0bad0004

00004384 <nrfx_gpiote_init>:
{
    4384:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    4386:	4c0f      	ldr	r4, [pc, #60]	; (43c4 <nrfx_gpiote_init+0x40>)
    4388:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    438c:	b9bd      	cbnz	r5, 43be <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    438e:	2260      	movs	r2, #96	; 0x60
    4390:	4629      	mov	r1, r5
    4392:	f104 0010 	add.w	r0, r4, #16
    4396:	f001 ff4c 	bl	6232 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    439a:	2006      	movs	r0, #6
    439c:	f7fd fe02 	bl	1fa4 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    43a0:	4b09      	ldr	r3, [pc, #36]	; (43c8 <nrfx_gpiote_init+0x44>)
    return err_code;
    43a2:	480a      	ldr	r0, [pc, #40]	; (43cc <nrfx_gpiote_init+0x48>)
    43a4:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    43a8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    43ac:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    43b0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    43b4:	2301      	movs	r3, #1
    43b6:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    43ba:	6763      	str	r3, [r4, #116]	; 0x74
}
    43bc:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    43be:	4804      	ldr	r0, [pc, #16]	; (43d0 <nrfx_gpiote_init+0x4c>)
    43c0:	e7fc      	b.n	43bc <nrfx_gpiote_init+0x38>
    43c2:	bf00      	nop
    43c4:	20000060 	.word	0x20000060
    43c8:	40006000 	.word	0x40006000
    43cc:	0bad0000 	.word	0x0bad0000
    43d0:	0bad0005 	.word	0x0bad0005

000043d4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    43d4:	4b03      	ldr	r3, [pc, #12]	; (43e4 <nrfx_gpiote_is_init+0x10>)
    43d6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    43da:	3800      	subs	r0, #0
    43dc:	bf18      	it	ne
    43de:	2001      	movne	r0, #1
    43e0:	4770      	bx	lr
    43e2:	bf00      	nop
    43e4:	20000060 	.word	0x20000060

000043e8 <nrfx_gpiote_channel_free>:
{
    43e8:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    43ea:	4801      	ldr	r0, [pc, #4]	; (43f0 <nrfx_gpiote_channel_free+0x8>)
    43ec:	f7ff bd58 	b.w	3ea0 <nrfx_flag32_free>
    43f0:	200000d0 	.word	0x200000d0

000043f4 <nrfx_gpiote_channel_alloc>:
{
    43f4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    43f6:	4801      	ldr	r0, [pc, #4]	; (43fc <nrfx_gpiote_channel_alloc+0x8>)
    43f8:	f7ff bd2c 	b.w	3e54 <nrfx_flag32_alloc>
    43fc:	200000d0 	.word	0x200000d0

00004400 <nrfx_gpiote_trigger_enable>:
{
    4400:	b537      	push	{r0, r1, r2, r4, r5, lr}
    4402:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4404:	f7ff fe14 	bl	4030 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4408:	f104 0208 	add.w	r2, r4, #8
    440c:	4b1e      	ldr	r3, [pc, #120]	; (4488 <nrfx_gpiote_trigger_enable+0x88>)
    440e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4412:	b1e8      	cbz	r0, 4450 <nrfx_gpiote_trigger_enable+0x50>
    4414:	f013 0502 	ands.w	r5, r3, #2
    4418:	d11a      	bne.n	4450 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    441a:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    441c:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    441e:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    4422:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    4426:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    442a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    442e:	6005      	str	r5, [r0, #0]
    4430:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4432:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    4436:	f040 0001 	orr.w	r0, r0, #1
    443a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    443e:	b129      	cbz	r1, 444c <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    4440:	2201      	movs	r2, #1
    4442:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    4446:	4a11      	ldr	r2, [pc, #68]	; (448c <nrfx_gpiote_trigger_enable+0x8c>)
    4448:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    444c:	b003      	add	sp, #12
    444e:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4450:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4454:	2b04      	cmp	r3, #4
    4456:	d012      	beq.n	447e <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4458:	2b05      	cmp	r3, #5
    445a:	d012      	beq.n	4482 <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    445c:	a801      	add	r0, sp, #4
    445e:	9401      	str	r4, [sp, #4]
    4460:	f7ff fdd8 	bl	4014 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4464:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    4466:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    446a:	40d9      	lsrs	r1, r3
    446c:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4470:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    4472:	4620      	mov	r0, r4
}
    4474:	b003      	add	sp, #12
    4476:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    447a:	f002 b9eb 	b.w	6854 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    447e:	2103      	movs	r1, #3
    4480:	e7f7      	b.n	4472 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    4482:	2102      	movs	r1, #2
    4484:	e7f5      	b.n	4472 <nrfx_gpiote_trigger_enable+0x72>
    4486:	bf00      	nop
    4488:	20000060 	.word	0x20000060
    448c:	40006000 	.word	0x40006000

00004490 <nrfx_gpiote_trigger_disable>:
{
    4490:	b508      	push	{r3, lr}
    4492:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4494:	f7ff fdcc 	bl	4030 <pin_in_use_by_te>
    4498:	b1c0      	cbz	r0, 44cc <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    449a:	f102 0108 	add.w	r1, r2, #8
    449e:	4b0e      	ldr	r3, [pc, #56]	; (44d8 <nrfx_gpiote_trigger_disable+0x48>)
    44a0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    44a4:	0799      	lsls	r1, r3, #30
    44a6:	d411      	bmi.n	44cc <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    44a8:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    44aa:	2201      	movs	r2, #1
    44ac:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    44ae:	009b      	lsls	r3, r3, #2
    44b0:	490a      	ldr	r1, [pc, #40]	; (44dc <nrfx_gpiote_trigger_disable+0x4c>)
    44b2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    44b6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    44ba:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    44be:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    44c2:	f022 0203 	bic.w	r2, r2, #3
    44c6:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    44ca:	bd08      	pop	{r3, pc}
    44cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    44d0:	2100      	movs	r1, #0
    44d2:	4610      	mov	r0, r2
    44d4:	f002 b9be 	b.w	6854 <nrf_gpio_cfg_sense_set>
    44d8:	20000060 	.word	0x20000060
    44dc:	40006000 	.word	0x40006000

000044e0 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    44e0:	4b0e      	ldr	r3, [pc, #56]	; (451c <nrfx_gpiote_pin_uninit+0x3c>)
    44e2:	f100 0208 	add.w	r2, r0, #8
{
    44e6:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    44e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    44ec:	07db      	lsls	r3, r3, #31
{
    44ee:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    44f0:	d511      	bpl.n	4516 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    44f2:	f7ff ffcd 	bl	4490 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    44f6:	4620      	mov	r0, r4
    44f8:	f7ff fdec 	bl	40d4 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    44fc:	a801      	add	r0, sp, #4
    44fe:	9401      	str	r4, [sp, #4]
    4500:	f7ff fd88 	bl	4014 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4504:	9b01      	ldr	r3, [sp, #4]
    4506:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    450a:	2202      	movs	r2, #2
    450c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    4510:	4803      	ldr	r0, [pc, #12]	; (4520 <nrfx_gpiote_pin_uninit+0x40>)
}
    4512:	b002      	add	sp, #8
    4514:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4516:	4803      	ldr	r0, [pc, #12]	; (4524 <nrfx_gpiote_pin_uninit+0x44>)
    4518:	e7fb      	b.n	4512 <nrfx_gpiote_pin_uninit+0x32>
    451a:	bf00      	nop
    451c:	20000060 	.word	0x20000060
    4520:	0bad0000 	.word	0x0bad0000
    4524:	0bad0004 	.word	0x0bad0004

00004528 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    4528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    452c:	4b64      	ldr	r3, [pc, #400]	; (46c0 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    452e:	4865      	ldr	r0, [pc, #404]	; (46c4 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4530:	4965      	ldr	r1, [pc, #404]	; (46c8 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    4532:	2600      	movs	r6, #0
{
    4534:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4536:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4538:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    453a:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    453c:	b135      	cbz	r5, 454c <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    453e:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    4542:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4544:	bf1e      	ittt	ne
    4546:	601c      	strne	r4, [r3, #0]
    4548:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    454a:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    454c:	3304      	adds	r3, #4
    454e:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    4550:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4554:	d1f1      	bne.n	453a <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4556:	f8df 816c 	ldr.w	r8, [pc, #364]	; 46c4 <nrfx_gpiote_irq_handler+0x19c>
    455a:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    455e:	2b00      	cmp	r3, #0
    4560:	f000 8091 	beq.w	4686 <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
    4564:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4568:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    456c:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    456e:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4572:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    4576:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    4578:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    457c:	2700      	movs	r7, #0
            while (latch[i])
    457e:	f10d 0910 	add.w	r9, sp, #16
    4582:	017b      	lsls	r3, r7, #5
    4584:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    4586:	f04f 0a01 	mov.w	sl, #1
    458a:	e049      	b.n	4620 <nrfx_gpiote_irq_handler+0xf8>
                pin += 32 * i;
    458c:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    458e:	4a4f      	ldr	r2, [pc, #316]	; (46cc <nrfx_gpiote_irq_handler+0x1a4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    4590:	fa94 f4a4 	rbit	r4, r4
    4594:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    4598:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    459a:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    459e:	08e0      	lsrs	r0, r4, #3
    45a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    45a4:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
    45a6:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    45aa:	fa0a fc02 	lsl.w	ip, sl, r2
    45ae:	f819 2000 	ldrb.w	r2, [r9, r0]
    45b2:	ea22 020c 	bic.w	r2, r2, ip
    45b6:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    45ba:	a803      	add	r0, sp, #12
    45bc:	f3c3 0582 	ubfx	r5, r3, #2, #3
    45c0:	0899      	lsrs	r1, r3, #2
    45c2:	f7ff fd27 	bl	4014 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    45c6:	9a03      	ldr	r2, [sp, #12]
    45c8:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    if (is_level(trigger))
    45cc:	074b      	lsls	r3, r1, #29
    45ce:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    45d2:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    45d4:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    45d8:	d529      	bpl.n	462e <nrfx_gpiote_irq_handler+0x106>
        call_handler(pin, trigger);
    45da:	4620      	mov	r0, r4
    45dc:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    45de:	b2d5      	uxtb	r5, r2
    45e0:	f7ff fd30 	bl	4044 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    45e4:	a803      	add	r0, sp, #12
    45e6:	9403      	str	r4, [sp, #12]
    45e8:	f7ff fd14 	bl	4014 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    45ec:	9b03      	ldr	r3, [sp, #12]
    45ee:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    45f2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    45f6:	f3c3 4301 	ubfx	r3, r3, #16, #2
    45fa:	429d      	cmp	r5, r3
    45fc:	d107      	bne.n	460e <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    45fe:	2100      	movs	r1, #0
    4600:	4620      	mov	r0, r4
    4602:	f002 f927 	bl	6854 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    4606:	4629      	mov	r1, r5
    4608:	4620      	mov	r0, r4
    460a:	f002 f923 	bl	6854 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    460e:	a803      	add	r0, sp, #12
    4610:	9403      	str	r4, [sp, #12]
    4612:	f7ff fcff 	bl	4014 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    4616:	9b03      	ldr	r3, [sp, #12]
    4618:	fa0a f303 	lsl.w	r3, sl, r3
    461c:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    4620:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    4624:	2c00      	cmp	r4, #0
    4626:	d1b1      	bne.n	458c <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4628:	b9cf      	cbnz	r7, 465e <nrfx_gpiote_irq_handler+0x136>
    462a:	2701      	movs	r7, #1
    462c:	e7a9      	b.n	4582 <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    462e:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    4630:	bf0c      	ite	eq
    4632:	2103      	moveq	r1, #3
    4634:	2102      	movne	r1, #2
    4636:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4638:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    463a:	f002 f90b 	bl	6854 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    463e:	2d03      	cmp	r5, #3
    4640:	d004      	beq.n	464c <nrfx_gpiote_irq_handler+0x124>
    4642:	9a01      	ldr	r2, [sp, #4]
    4644:	2a02      	cmp	r2, #2
    4646:	d106      	bne.n	4656 <nrfx_gpiote_irq_handler+0x12e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4648:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    464a:	d1e0      	bne.n	460e <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
    464c:	4659      	mov	r1, fp
    464e:	4620      	mov	r0, r4
    4650:	f7ff fcf8 	bl	4044 <call_handler>
    4654:	e7db      	b.n	460e <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4656:	2a03      	cmp	r2, #3
    4658:	d1d9      	bne.n	460e <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    465a:	2d02      	cmp	r5, #2
    465c:	e7f5      	b.n	464a <nrfx_gpiote_irq_handler+0x122>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    465e:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    4662:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    4666:	491a      	ldr	r1, [pc, #104]	; (46d0 <nrfx_gpiote_irq_handler+0x1a8>)
    4668:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    466c:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4670:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    4672:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4676:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
    467a:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    467c:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    4680:	4313      	orrs	r3, r2
    4682:	f47f af7b 	bne.w	457c <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    4686:	2401      	movs	r4, #1
    while (mask)
    4688:	b916      	cbnz	r6, 4690 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    468a:	b007      	add	sp, #28
    468c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    4690:	fa96 f3a6 	rbit	r3, r6
    4694:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    4698:	fa04 f203 	lsl.w	r2, r4, r3
    469c:	009b      	lsls	r3, r3, #2
    469e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    46a2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    46a6:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    46aa:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    46ae:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    46b2:	f3c0 2005 	ubfx	r0, r0, #8, #6
    46b6:	f3c1 4101 	ubfx	r1, r1, #16, #2
    46ba:	f7ff fcc3 	bl	4044 <call_handler>
    46be:	e7e3      	b.n	4688 <nrfx_gpiote_irq_handler+0x160>
    46c0:	40006100 	.word	0x40006100
    46c4:	40006000 	.word	0x40006000
    46c8:	40006120 	.word	0x40006120
    46cc:	20000060 	.word	0x20000060
    46d0:	50000300 	.word	0x50000300

000046d4 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    46d4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    46d6:	4801      	ldr	r0, [pc, #4]	; (46dc <nrfx_ppi_channel_alloc+0x8>)
    46d8:	f7ff bbbc 	b.w	3e54 <nrfx_flag32_alloc>
    46dc:	200000dc 	.word	0x200000dc

000046e0 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    46e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    NRFX_ASSERT(p_config);

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    46e4:	f890 8004 	ldrb.w	r8, [r0, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    46e8:	4c4f      	ldr	r4, [pc, #316]	; (4828 <nrfx_pwm_init+0x148>)
    46ea:	250c      	movs	r5, #12
    46ec:	fb05 f508 	mul.w	r5, r5, r8
    46f0:	1966      	adds	r6, r4, r5
{
    46f2:	b087      	sub	sp, #28
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    46f4:	7a37      	ldrb	r7, [r6, #8]
    46f6:	2f00      	cmp	r7, #0
    46f8:	f040 8093 	bne.w	4822 <nrfx_pwm_init+0x142>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    46fc:	f891 c00c 	ldrb.w	ip, [r1, #12]
    p_cb->p_context = p_context;
    4700:	6073      	str	r3, [r6, #4]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    4702:	7b4b      	ldrb	r3, [r1, #13]
    p_cb->handler = handler;
    4704:	5162      	str	r2, [r4, r5]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    4706:	f886 c00a 	strb.w	ip, [r6, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    470a:	9300      	str	r3, [sp, #0]
    470c:	f1bc 0f00 	cmp.w	ip, #0
    4710:	d030      	beq.n	4774 <nrfx_pwm_init+0x94>
    4712:	b37b      	cbz	r3, 4774 <nrfx_pwm_init+0x94>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    4714:	6800      	ldr	r0, [r0, #0]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    4716:	2301      	movs	r3, #1
    4718:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
    nrf_pwm_configure(p_instance->p_registers,
    471c:	798d      	ldrb	r5, [r1, #6]
    471e:	890b      	ldrh	r3, [r1, #8]
    p_reg->PRESCALER  = base_clock;
    4720:	794e      	ldrb	r6, [r1, #5]
    4722:	f8c0 650c 	str.w	r6, [r0, #1292]	; 0x50c
    p_reg->MODE       = mode;
    4726:	f8c0 5504 	str.w	r5, [r0, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    472a:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    472e:	894b      	ldrh	r3, [r1, #10]
    4730:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    4734:	2300      	movs	r3, #0
    4736:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    473a:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    473e:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    4742:	f8d0 111c 	ldr.w	r1, [r0, #284]	; 0x11c
    4746:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    474a:	f8d0 1110 	ldr.w	r1, [r0, #272]	; 0x110
    474e:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    4752:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
    4756:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    475a:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    475e:	2a00      	cmp	r2, #0
    4760:	d15a      	bne.n	4818 <nrfx_pwm_init+0x138>
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4762:	230c      	movs	r3, #12
    4764:	fb03 4408 	mla	r4, r3, r8, r4

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    4768:	4830      	ldr	r0, [pc, #192]	; (482c <nrfx_pwm_init+0x14c>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    476a:	2301      	movs	r3, #1
    476c:	7223      	strb	r3, [r4, #8]
}
    476e:	b007      	add	sp, #28
    4770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4774:	1ccb      	adds	r3, r1, #3
        case 1: return NRF_P1;
    4776:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 4830 <nrfx_pwm_init+0x150>
    477a:	9301      	str	r3, [sp, #4]
    477c:	1e4f      	subs	r7, r1, #1
    477e:	ae02      	add	r6, sp, #8
    4780:	f04f 0901 	mov.w	r9, #1
        uint8_t output_pin = p_config->output_pins[i];
    4784:	f817 af01 	ldrb.w	sl, [r7, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    4788:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
    478c:	d040      	beq.n	4810 <nrfx_pwm_init+0x130>
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    478e:	f02a 0380 	bic.w	r3, sl, #128	; 0x80
    4792:	6033      	str	r3, [r6, #0]
            if (!p_config->skip_gpio_cfg)
    4794:	f1bc 0f00 	cmp.w	ip, #0
    4798:	d11a      	bne.n	47d0 <nrfx_pwm_init+0xf0>
    if (value == 0)
    479a:	f01a 0f80 	tst.w	sl, #128	; 0x80
    *p_pin = pin_number & 0x1F;
    479e:	f00a 051f 	and.w	r5, sl, #31
    return pin_number >> 5;
    47a2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    if (value == 0)
    47a6:	d129      	bne.n	47fc <nrfx_pwm_init+0x11c>
        case 1: return NRF_P1;
    47a8:	2b01      	cmp	r3, #1
    47aa:	bf14      	ite	ne
    47ac:	f04f 4aa0 	movne.w	sl, #1342177280	; 0x50000000
    47b0:	46f2      	moveq	sl, lr
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    47b2:	fa09 fb05 	lsl.w	fp, r9, r5
    p_reg->OUTCLR = clr_mask;
    47b6:	f8ca b50c 	str.w	fp, [sl, #1292]	; 0x50c
        case 1: return NRF_P1;
    47ba:	2b01      	cmp	r3, #1
    47bc:	bf14      	ite	ne
    47be:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    47c2:	4673      	moveq	r3, lr
    reg->PIN_CNF[pin_number] = cnf;
    47c4:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    47c8:	f04f 0a03 	mov.w	sl, #3
    47cc:	f843 a025 	str.w	sl, [r3, r5, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    47d0:	9b01      	ldr	r3, [sp, #4]
    47d2:	42bb      	cmp	r3, r7
    47d4:	f106 0604 	add.w	r6, r6, #4
    47d8:	d1d4      	bne.n	4784 <nrfx_pwm_init+0xa4>
    if (!p_config->skip_psel_cfg)
    47da:	9b00      	ldr	r3, [sp, #0]
    47dc:	2b00      	cmp	r3, #0
    47de:	d199      	bne.n	4714 <nrfx_pwm_init+0x34>
        nrf_pwm_pins_set(p_instance->p_registers, out_pins);
    47e0:	6803      	ldr	r3, [r0, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    47e2:	9d02      	ldr	r5, [sp, #8]
    47e4:	f8c3 5560 	str.w	r5, [r3, #1376]	; 0x560
    47e8:	9d03      	ldr	r5, [sp, #12]
    47ea:	f8c3 5564 	str.w	r5, [r3, #1380]	; 0x564
    47ee:	9d04      	ldr	r5, [sp, #16]
    47f0:	f8c3 5568 	str.w	r5, [r3, #1384]	; 0x568
    47f4:	9d05      	ldr	r5, [sp, #20]
    47f6:	f8c3 556c 	str.w	r5, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    47fa:	e78b      	b.n	4714 <nrfx_pwm_init+0x34>
        case 1: return NRF_P1;
    47fc:	2b01      	cmp	r3, #1
    47fe:	bf14      	ite	ne
    4800:	f04f 4aa0 	movne.w	sl, #1342177280	; 0x50000000
    4804:	46f2      	moveq	sl, lr
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4806:	fa09 fb05 	lsl.w	fp, r9, r5
    p_reg->OUTSET = set_mask;
    480a:	f8ca b508 	str.w	fp, [sl, #1288]	; 0x508
    480e:	e7d4      	b.n	47ba <nrfx_pwm_init+0xda>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    4810:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4814:	6033      	str	r3, [r6, #0]
    4816:	e7db      	b.n	47d0 <nrfx_pwm_init+0xf0>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    4818:	f340 3007 	sbfx	r0, r0, #12, #8
    481c:	f7fd fbc2 	bl	1fa4 <arch_irq_enable>
    4820:	e79f      	b.n	4762 <nrfx_pwm_init+0x82>
        return err_code;
    4822:	4804      	ldr	r0, [pc, #16]	; (4834 <nrfx_pwm_init+0x154>)
    4824:	e7a3      	b.n	476e <nrfx_pwm_init+0x8e>
    4826:	bf00      	nop
    4828:	20000934 	.word	0x20000934
    482c:	0bad0000 	.word	0x0bad0000
    4830:	50000300 	.word	0x50000300
    4834:	0bad0005 	.word	0x0bad0005

00004838 <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    4838:	b4f0      	push	{r4, r5, r6, r7}
    483a:	460d      	mov	r5, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    483c:	7901      	ldrb	r1, [r0, #4]
    NRFX_ASSERT(playback_count > 0);
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    483e:	6800      	ldr	r0, [r0, #0]
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    4840:	f8d5 c000 	ldr.w	ip, [r5]
    p_reg->SEQ[seq_id].CNT = length;
    4844:	88af      	ldrh	r7, [r5, #4]
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    4846:	68ae      	ldr	r6, [r5, #8]
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    4848:	f8c0 c520 	str.w	ip, [r0, #1312]	; 0x520
{
    484c:	461c      	mov	r4, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    484e:	4b18      	ldr	r3, [pc, #96]	; (48b0 <nrfx_pwm_simple_playback+0x78>)
    p_reg->SEQ[seq_id].CNT = length;
    4850:	f8c0 7524 	str.w	r7, [r0, #1316]	; 0x524
    4854:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    4858:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    485c:	68eb      	ldr	r3, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    485e:	f8c0 6528 	str.w	r6, [r0, #1320]	; 0x528
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    4862:	f8c0 352c 	str.w	r3, [r0, #1324]	; 0x52c
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    4866:	f8c0 c540 	str.w	ip, [r0, #1344]	; 0x540
    p_reg->SEQ[seq_id].CNT = length;
    486a:	f8c0 7544 	str.w	r7, [r0, #1348]	; 0x544
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    486e:	f8c0 6548 	str.w	r6, [r0, #1352]	; 0x548
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    4872:	f8c0 354c 	str.w	r3, [r0, #1356]	; 0x54c
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    bool odd = (playback_count & 1);
    4876:	f002 0301 	and.w	r3, r2, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    487a:	eb03 0252 	add.w	r2, r3, r2, lsr #1
    487e:	f8c0 2514 	str.w	r2, [r0, #1300]	; 0x514
    nrf_pwm_loop_set(p_instance->p_registers,
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    4882:	07e2      	lsls	r2, r4, #31
    4884:	d411      	bmi.n	48aa <nrfx_pwm_simple_playback+0x72>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    4886:	f014 0202 	ands.w	r2, r4, #2
    488a:	d003      	beq.n	4894 <nrfx_pwm_simple_playback+0x5c>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    488c:	2b00      	cmp	r3, #0
    488e:	bf14      	ite	ne
    4890:	2208      	movne	r2, #8
    4892:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    4894:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    4896:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    489a:	bf18      	it	ne
    489c:	230c      	movne	r3, #12
    489e:	b2e2      	uxtb	r2, r4
    48a0:	bf08      	it	eq
    48a2:	2308      	moveq	r3, #8
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    48a4:	bcf0      	pop	{r4, r5, r6, r7}
    return start_playback(p_instance, p_cb, flags,
    48a6:	f001 bfe4 	b.w	6872 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    48aa:	2210      	movs	r2, #16
    48ac:	e7f2      	b.n	4894 <nrfx_pwm_simple_playback+0x5c>
    48ae:	bf00      	nop
    48b0:	20000934 	.word	0x20000934

000048b4 <nrfx_pwm_is_stopped>:
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    48b4:	7903      	ldrb	r3, [r0, #4]

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    48b6:	4a08      	ldr	r2, [pc, #32]	; (48d8 <nrfx_pwm_is_stopped+0x24>)
    48b8:	210c      	movs	r1, #12
    48ba:	fb01 2203 	mla	r2, r1, r3, r2
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    48be:	6801      	ldr	r1, [r0, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    48c0:	7a13      	ldrb	r3, [r2, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    48c2:	f8d1 1104 	ldr.w	r1, [r1, #260]	; 0x104
    48c6:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    48c8:	b919      	cbnz	r1, 48d2 <nrfx_pwm_is_stopped+0x1e>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    48ca:	1e98      	subs	r0, r3, #2
    48cc:	bf18      	it	ne
    48ce:	2001      	movne	r0, #1
    48d0:	4770      	bx	lr
    {
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    48d2:	2001      	movs	r0, #1
    48d4:	7210      	strb	r0, [r2, #8]
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    48d6:	4770      	bx	lr
    48d8:	20000934 	.word	0x20000934

000048dc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    48dc:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    48de:	4c11      	ldr	r4, [pc, #68]	; (4924 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    48e0:	4a11      	ldr	r2, [pc, #68]	; (4928 <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    48e2:	4912      	ldr	r1, [pc, #72]	; (492c <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    48e4:	2303      	movs	r3, #3
    48e6:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    48e8:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    48ea:	4b11      	ldr	r3, [pc, #68]	; (4930 <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    48ec:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    48ee:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    48f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    48f4:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    48f6:	2300      	movs	r3, #0
    48f8:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    48fa:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    48fc:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    48fe:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4900:	4a0c      	ldr	r2, [pc, #48]	; (4934 <_DoInit+0x58>)
    4902:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    4904:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    4906:	2210      	movs	r2, #16
    4908:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    490a:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    490c:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    490e:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4910:	f001 fc6a 	bl	61e8 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    4914:	4908      	ldr	r1, [pc, #32]	; (4938 <_DoInit+0x5c>)
    4916:	4620      	mov	r0, r4
    4918:	f001 fc66 	bl	61e8 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    491c:	2320      	movs	r3, #32
    491e:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    4920:	bd10      	pop	{r4, pc}
    4922:	bf00      	nop
    4924:	20000940 	.word	0x20000940
    4928:	00007a05 	.word	0x00007a05
    492c:	00007a0e 	.word	0x00007a0e
    4930:	20000c10 	.word	0x20000c10
    4934:	20000c00 	.word	0x20000c00
    4938:	00007a12 	.word	0x00007a12

0000493c <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    493c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    4940:	4f23      	ldr	r7, [pc, #140]	; (49d0 <SEGGER_RTT_WriteSkipNoLock+0x94>)
    4942:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    4946:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    4948:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    494c:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    494e:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    4950:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    4952:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    4954:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    4956:	d834      	bhi.n	49c2 <SEGGER_RTT_WriteSkipNoLock+0x86>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    4958:	f8d2 a020 	ldr.w	sl, [r2, #32]
    495c:	ebaa 0905 	sub.w	r9, sl, r5
    4960:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    4964:	4294      	cmp	r4, r2
    4966:	d811      	bhi.n	498c <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    4968:	f04f 0918 	mov.w	r9, #24
    496c:	fb06 9309 	mla	r3, r6, r9, r9
    4970:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
    4972:	4622      	mov	r2, r4
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    4974:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    4976:	4641      	mov	r1, r8
    4978:	4428      	add	r0, r5
    497a:	f001 fc4f 	bl	621c <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    497e:	fb09 7606 	mla	r6, r9, r6, r7
    4982:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    4984:	6274      	str	r4, [r6, #36]	; 0x24
      return 1;
    4986:	2001      	movs	r0, #1
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    4988:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    498c:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    498e:	429c      	cmp	r4, r3
    4990:	d81b      	bhi.n	49ca <SEGGER_RTT_WriteSkipNoLock+0x8e>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    4992:	fb00 bb0b 	mla	fp, r0, fp, fp
    4996:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    4998:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    499a:	f8db 0004 	ldr.w	r0, [fp, #4]
    499e:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    49a0:	4428      	add	r0, r5
    49a2:	f001 fc3b 	bl	621c <memcpy>
      if (NumBytes) {
    49a6:	ebb4 040a 	subs.w	r4, r4, sl
    49aa:	d006      	beq.n	49ba <SEGGER_RTT_WriteSkipNoLock+0x7e>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    49ac:	f8db 0004 	ldr.w	r0, [fp, #4]
    49b0:	4622      	mov	r2, r4
    49b2:	eb08 0109 	add.w	r1, r8, r9
    49b6:	f001 fc31 	bl	621c <memcpy>
      pRing->WrOff = NumBytes;
    49ba:	2018      	movs	r0, #24
    49bc:	fb00 7606 	mla	r6, r0, r6, r7
    49c0:	e7e0      	b.n	4984 <SEGGER_RTT_WriteSkipNoLock+0x48>
    Avail = RdOff - WrOff - 1u;
    49c2:	3b01      	subs	r3, #1
    49c4:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    49c6:	42a3      	cmp	r3, r4
    49c8:	d2ce      	bcs.n	4968 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    49ca:	2000      	movs	r0, #0
    49cc:	e7dc      	b.n	4988 <SEGGER_RTT_WriteSkipNoLock+0x4c>
    49ce:	bf00      	nop
    49d0:	20000940 	.word	0x20000940

000049d4 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    49d4:	4b03      	ldr	r3, [pc, #12]	; (49e4 <SEGGER_RTT_HasDataUp+0x10>)
    49d6:	2218      	movs	r2, #24
    49d8:	fb02 3300 	mla	r3, r2, r0, r3
    49dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    49de:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    49e0:	1a80      	subs	r0, r0, r2
    49e2:	4770      	bx	lr
    49e4:	20000940 	.word	0x20000940

000049e8 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    49e8:	4b0e      	ldr	r3, [pc, #56]	; (4a24 <z_sys_init_run_level+0x3c>)
{
    49ea:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    49ec:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    49f0:	3001      	adds	r0, #1
    49f2:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    49f6:	42a6      	cmp	r6, r4
    49f8:	d800      	bhi.n	49fc <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    49fa:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    49fc:	e9d4 3500 	ldrd	r3, r5, [r4]
    4a00:	4628      	mov	r0, r5
    4a02:	4798      	blx	r3
		if (dev != NULL) {
    4a04:	b165      	cbz	r5, 4a20 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    4a06:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    4a08:	b130      	cbz	r0, 4a18 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4a0a:	2800      	cmp	r0, #0
    4a0c:	bfb8      	it	lt
    4a0e:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4a10:	28ff      	cmp	r0, #255	; 0xff
    4a12:	bfa8      	it	ge
    4a14:	20ff      	movge	r0, #255	; 0xff
    4a16:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4a18:	785a      	ldrb	r2, [r3, #1]
    4a1a:	f042 0201 	orr.w	r2, r2, #1
    4a1e:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4a20:	3408      	adds	r4, #8
    4a22:	e7e8      	b.n	49f6 <z_sys_init_run_level+0xe>
    4a24:	00007134 	.word	0x00007134

00004a28 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4a2c:	4606      	mov	r6, r0
    4a2e:	b086      	sub	sp, #24
    4a30:	460f      	mov	r7, r1
	__asm__ volatile(
    4a32:	f04f 0320 	mov.w	r3, #32
    4a36:	f3ef 8811 	mrs	r8, BASEPRI
    4a3a:	f383 8812 	msr	BASEPRI_MAX, r3
    4a3e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    4a42:	f000 fe0d 	bl	5660 <z_impl_z_current_get>
    4a46:	2e04      	cmp	r6, #4
    4a48:	bf96      	itet	ls
    4a4a:	4b22      	ldrls	r3, [pc, #136]	; (4ad4 <z_fatal_error+0xac>)
    4a4c:	4b22      	ldrhi	r3, [pc, #136]	; (4ad8 <z_fatal_error+0xb0>)
    4a4e:	f853 3026 	ldrls.w	r3, [r3, r6, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    4a52:	4922      	ldr	r1, [pc, #136]	; (4adc <z_fatal_error+0xb4>)
    4a54:	9603      	str	r6, [sp, #12]
    4a56:	2400      	movs	r4, #0
    4a58:	e9cd 3404 	strd	r3, r4, [sp, #16]
    4a5c:	4b20      	ldr	r3, [pc, #128]	; (4ae0 <z_fatal_error+0xb8>)
    4a5e:	9400      	str	r4, [sp, #0]
    4a60:	e9cd 4301 	strd	r4, r3, [sp, #4]
    4a64:	4605      	mov	r5, r0
    4a66:	4623      	mov	r3, r4
    4a68:	2201      	movs	r2, #1
    4a6a:	4620      	mov	r0, r4
    4a6c:	f001 ff4c 	bl	6908 <z_log_msg2_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    4a70:	b16f      	cbz	r7, 4a8e <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    4a72:	69fb      	ldr	r3, [r7, #28]
    4a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
    4a78:	b14b      	cbz	r3, 4a8e <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
    4a7a:	4b1a      	ldr	r3, [pc, #104]	; (4ae4 <z_fatal_error+0xbc>)
    4a7c:	4917      	ldr	r1, [pc, #92]	; (4adc <z_fatal_error+0xb4>)
    4a7e:	9400      	str	r4, [sp, #0]
    4a80:	e9cd 4301 	strd	r4, r3, [sp, #4]
    4a84:	2201      	movs	r2, #1
    4a86:	4623      	mov	r3, r4
    4a88:	4620      	mov	r0, r4
    4a8a:	f001 ff3d 	bl	6908 <z_log_msg2_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    4a8e:	b12d      	cbz	r5, 4a9c <z_fatal_error+0x74>
    4a90:	4628      	mov	r0, r5
    4a92:	f001 ff97 	bl	69c4 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    4a96:	b108      	cbz	r0, 4a9c <z_fatal_error+0x74>
    4a98:	7803      	ldrb	r3, [r0, #0]
    4a9a:	b903      	cbnz	r3, 4a9e <z_fatal_error+0x76>
		thread_name = "unknown";
    4a9c:	4812      	ldr	r0, [pc, #72]	; (4ae8 <z_fatal_error+0xc0>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    4a9e:	4b13      	ldr	r3, [pc, #76]	; (4aec <z_fatal_error+0xc4>)
    4aa0:	9302      	str	r3, [sp, #8]
    4aa2:	2300      	movs	r3, #0
    4aa4:	e9cd 5003 	strd	r5, r0, [sp, #12]
    4aa8:	e9cd 3300 	strd	r3, r3, [sp]
    4aac:	4618      	mov	r0, r3
    4aae:	2201      	movs	r2, #1
    4ab0:	490a      	ldr	r1, [pc, #40]	; (4adc <z_fatal_error+0xb4>)
    4ab2:	f001 ff29 	bl	6908 <z_log_msg2_runtime_create.constprop.0>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    4ab6:	4639      	mov	r1, r7
    4ab8:	4630      	mov	r0, r6
    4aba:	f7ff f8b1 	bl	3c20 <k_sys_fatal_error_handler>
	__asm__ volatile(
    4abe:	f388 8811 	msr	BASEPRI, r8
    4ac2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4ac6:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    4ac8:	b006      	add	sp, #24
    4aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4ace:	f7fd bebf 	b.w	2850 <z_impl_k_thread_abort>
    4ad2:	bf00      	nop
    4ad4:	0000714c 	.word	0x0000714c
    4ad8:	00007a19 	.word	0x00007a19
    4adc:	00006e7c 	.word	0x00006e7c
    4ae0:	00007a2f 	.word	0x00007a2f
    4ae4:	00007a57 	.word	0x00007a57
    4ae8:	00007a27 	.word	0x00007a27
    4aec:	00007a78 	.word	0x00007a78

00004af0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    4af0:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    4af2:	4b0a      	ldr	r3, [pc, #40]	; (4b1c <bg_thread_main+0x2c>)
    4af4:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4af6:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4af8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4afa:	f7ff ff75 	bl	49e8 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    4afe:	f000 ff59 	bl	59b4 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    4b02:	2003      	movs	r0, #3
    4b04:	f7ff ff70 	bl	49e8 <z_sys_init_run_level>

	z_init_static_threads();
    4b08:	f000 f93e 	bl	4d88 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    4b0c:	f7fb fcd8 	bl	4c0 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4b10:	4a03      	ldr	r2, [pc, #12]	; (4b20 <bg_thread_main+0x30>)
    4b12:	7b13      	ldrb	r3, [r2, #12]
    4b14:	f023 0301 	bic.w	r3, r3, #1
    4b18:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4b1a:	bd08      	pop	{r3, pc}
    4b1c:	20001010 	.word	0x20001010
    4b20:	20000250 	.word	0x20000250

00004b24 <z_bss_zero>:
{
    4b24:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    4b26:	4803      	ldr	r0, [pc, #12]	; (4b34 <z_bss_zero+0x10>)
    4b28:	4a03      	ldr	r2, [pc, #12]	; (4b38 <z_bss_zero+0x14>)
    4b2a:	2100      	movs	r1, #0
    4b2c:	1a12      	subs	r2, r2, r0
    4b2e:	f001 fefb 	bl	6928 <z_early_memset>
}
    4b32:	bd08      	pop	{r3, pc}
    4b34:	200001b0 	.word	0x200001b0
    4b38:	20001014 	.word	0x20001014

00004b3c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    4b3c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    4b3e:	2300      	movs	r3, #0
{
    4b40:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    4b42:	2201      	movs	r2, #1
    4b44:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    4b48:	4e13      	ldr	r6, [pc, #76]	; (4b98 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4b4a:	4d14      	ldr	r5, [pc, #80]	; (4b9c <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    4b4c:	9301      	str	r3, [sp, #4]
    4b4e:	220f      	movs	r2, #15
    4b50:	e9cd 3202 	strd	r3, r2, [sp, #8]
    4b54:	4912      	ldr	r1, [pc, #72]	; (4ba0 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4b56:	2318      	movs	r3, #24
    4b58:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    4b5c:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    4b60:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    4b62:	f44f 70b0 	mov.w	r0, #352	; 0x160
    4b66:	fb00 1104 	mla	r1, r0, r4, r1
    4b6a:	4b0e      	ldr	r3, [pc, #56]	; (4ba4 <z_init_cpu+0x68>)
    4b6c:	9500      	str	r5, [sp, #0]
    4b6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4b72:	4630      	mov	r0, r6
    4b74:	f000 f8d6 	bl	4d24 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4b78:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4b7a:	480b      	ldr	r0, [pc, #44]	; (4ba8 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    4b7c:	752c      	strb	r4, [r5, #20]
    4b7e:	f023 0304 	bic.w	r3, r3, #4
    4b82:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4b84:	f44f 6302 	mov.w	r3, #2080	; 0x820
    4b88:	fb03 0404 	mla	r4, r3, r4, r0
    4b8c:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    4b8e:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    4b90:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    4b92:	b006      	add	sp, #24
    4b94:	bd70      	pop	{r4, r5, r6, pc}
    4b96:	bf00      	nop
    4b98:	200001d0 	.word	0x200001d0
    4b9c:	200009e8 	.word	0x200009e8
    4ba0:	20001440 	.word	0x20001440
    4ba4:	00004e41 	.word	0x00004e41
    4ba8:	200015a0 	.word	0x200015a0

00004bac <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4bac:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4bae:	4b2e      	ldr	r3, [pc, #184]	; (4c68 <z_cstart+0xbc>)
    4bb0:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4bb2:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4bb6:	4d2d      	ldr	r5, [pc, #180]	; (4c6c <z_cstart+0xc0>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    4bb8:	4e2d      	ldr	r6, [pc, #180]	; (4c70 <z_cstart+0xc4>)
    4bba:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4bbc:	4f2d      	ldr	r7, [pc, #180]	; (4c74 <z_cstart+0xc8>)
    4bbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4bc2:	2400      	movs	r4, #0
    4bc4:	616b      	str	r3, [r5, #20]
    4bc6:	23e0      	movs	r3, #224	; 0xe0
    4bc8:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4bcc:	77ec      	strb	r4, [r5, #31]
    4bce:	762c      	strb	r4, [r5, #24]
    4bd0:	766c      	strb	r4, [r5, #25]
    4bd2:	76ac      	strb	r4, [r5, #26]
    4bd4:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4bd8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4bda:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    4bde:	626b      	str	r3, [r5, #36]	; 0x24
    4be0:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4be4:	f7fd fda8 	bl	2738 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4be8:	f7fd f96e 	bl	1ec8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4bec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4bf0:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    4bf2:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4bf4:	f7fd feee 	bl	29d4 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4bf8:	f7fd fe40 	bl	287c <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    4bfc:	f7fc fbee 	bl	13dc <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4c00:	f240 1301 	movw	r3, #257	; 0x101
    4c04:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    4c08:	ab06      	add	r3, sp, #24
    4c0a:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4c0c:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    4c10:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4c12:	f001 fe6e 	bl	68f2 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    4c16:	4620      	mov	r0, r4
    4c18:	f7ff fee6 	bl	49e8 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4c1c:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    4c1e:	4d16      	ldr	r5, [pc, #88]	; (4c78 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4c20:	f7ff fee2 	bl	49e8 <z_sys_init_run_level>
	z_sched_init();
    4c24:	f000 fc6e 	bl	5504 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4c28:	4b14      	ldr	r3, [pc, #80]	; (4c7c <z_cstart+0xd0>)
	_kernel.ready_q.cache = &z_main_thread;
    4c2a:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4c2c:	9305      	str	r3, [sp, #20]
    4c2e:	2301      	movs	r3, #1
    4c30:	4913      	ldr	r1, [pc, #76]	; (4c80 <z_cstart+0xd4>)
    4c32:	9400      	str	r4, [sp, #0]
    4c34:	e9cd 4303 	strd	r4, r3, [sp, #12]
    4c38:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4c3c:	463b      	mov	r3, r7
    4c3e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4c42:	4628      	mov	r0, r5
    4c44:	f000 f86e 	bl	4d24 <z_setup_new_thread>
    4c48:	7b6a      	ldrb	r2, [r5, #13]
    4c4a:	4606      	mov	r6, r0
    4c4c:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    4c50:	4628      	mov	r0, r5
    4c52:	736a      	strb	r2, [r5, #13]
    4c54:	f001 fefc 	bl	6a50 <z_ready_thread>
	z_init_cpu(0);
    4c58:	4620      	mov	r0, r4
    4c5a:	f7ff ff6f 	bl	4b3c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4c5e:	463a      	mov	r2, r7
    4c60:	4631      	mov	r1, r6
    4c62:	4628      	mov	r0, r5
    4c64:	f7fd fa7a 	bl	215c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4c68:	20001dc0 	.word	0x20001dc0
    4c6c:	e000ed00 	.word	0xe000ed00
    4c70:	200009e8 	.word	0x200009e8
    4c74:	00004af1 	.word	0x00004af1
    4c78:	20000250 	.word	0x20000250
    4c7c:	00007ada 	.word	0x00007ada
    4c80:	20001020 	.word	0x20001020

00004c84 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    4c84:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4c86:	4b0e      	ldr	r3, [pc, #56]	; (4cc0 <init_mem_slab_module+0x3c>)
    4c88:	4c0e      	ldr	r4, [pc, #56]	; (4cc4 <init_mem_slab_module+0x40>)
    4c8a:	42a3      	cmp	r3, r4
    4c8c:	d301      	bcc.n	4c92 <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    4c8e:	2000      	movs	r0, #0
	return rc;
}
    4c90:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4c92:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    4c96:	ea41 0200 	orr.w	r2, r1, r0
    4c9a:	f012 0203 	ands.w	r2, r2, #3
    4c9e:	d10b      	bne.n	4cb8 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    4ca0:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    4ca2:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4ca4:	42aa      	cmp	r2, r5
    4ca6:	d101      	bne.n	4cac <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4ca8:	331c      	adds	r3, #28
    4caa:	e7ee      	b.n	4c8a <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    4cac:	695e      	ldr	r6, [r3, #20]
    4cae:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4cb0:	3201      	adds	r2, #1
		slab->free_list = p;
    4cb2:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    4cb4:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    4cb6:	e7f5      	b.n	4ca4 <init_mem_slab_module+0x20>
	return rc;
    4cb8:	f06f 0015 	mvn.w	r0, #21
    4cbc:	e7e8      	b.n	4c90 <init_mem_slab_module+0xc>
    4cbe:	bf00      	nop
    4cc0:	20000160 	.word	0x20000160
    4cc4:	20000160 	.word	0x20000160

00004cc8 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4cc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    4cca:	460c      	mov	r4, r1
	__asm__ volatile(
    4ccc:	f04f 0520 	mov.w	r5, #32
    4cd0:	f3ef 8111 	mrs	r1, BASEPRI
    4cd4:	f385 8812 	msr	BASEPRI_MAX, r5
    4cd8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    4cdc:	6945      	ldr	r5, [r0, #20]
    4cde:	b15d      	cbz	r5, 4cf8 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    4ce0:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    4ce2:	682b      	ldr	r3, [r5, #0]
    4ce4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    4ce6:	6983      	ldr	r3, [r0, #24]
    4ce8:	3301      	adds	r3, #1
    4cea:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    4cec:	2000      	movs	r0, #0
	__asm__ volatile(
    4cee:	f381 8811 	msr	BASEPRI, r1
    4cf2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    4cf6:	e011      	b.n	4d1c <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    4cf8:	ea52 0c03 	orrs.w	ip, r2, r3
    4cfc:	d103      	bne.n	4d06 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    4cfe:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    4d00:	f06f 000b 	mvn.w	r0, #11
    4d04:	e7f3      	b.n	4cee <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    4d06:	e9cd 2300 	strd	r2, r3, [sp]
    4d0a:	4602      	mov	r2, r0
    4d0c:	3008      	adds	r0, #8
    4d0e:	f000 fb4f 	bl	53b0 <z_pend_curr>
		if (result == 0) {
    4d12:	b918      	cbnz	r0, 4d1c <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    4d14:	4b02      	ldr	r3, [pc, #8]	; (4d20 <k_mem_slab_alloc+0x58>)
    4d16:	689b      	ldr	r3, [r3, #8]
    4d18:	695b      	ldr	r3, [r3, #20]
    4d1a:	6023      	str	r3, [r4, #0]
}
    4d1c:	b003      	add	sp, #12
    4d1e:	bd30      	pop	{r4, r5, pc}
    4d20:	200009e8 	.word	0x200009e8

00004d24 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    4d24:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    4d28:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    4d2a:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    4d2c:	2604      	movs	r6, #4
    4d2e:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    4d30:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    4d32:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    4d34:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    4d38:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4d3a:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    4d3c:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4d40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    4d42:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4d44:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    4d48:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    4d4a:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    4d4e:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    4d52:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    4d54:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    4d56:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4d58:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4d5c:	9202      	str	r2, [sp, #8]
    4d5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4d60:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    4d62:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4d64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4d66:	9200      	str	r2, [sp, #0]
    4d68:	4642      	mov	r2, r8
{
    4d6a:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4d6c:	f7fd f9c4 	bl	20f8 <arch_new_thread>
	if (!_current) {
    4d70:	4b04      	ldr	r3, [pc, #16]	; (4d84 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    4d72:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    4d74:	689b      	ldr	r3, [r3, #8]
    4d76:	b103      	cbz	r3, 4d7a <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    4d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    4d7a:	6723      	str	r3, [r4, #112]	; 0x70
}
    4d7c:	4640      	mov	r0, r8
    4d7e:	b004      	add	sp, #16
    4d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4d84:	200009e8 	.word	0x200009e8

00004d88 <z_init_static_threads>:
{
    4d88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4d8c:	4c29      	ldr	r4, [pc, #164]	; (4e34 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    4d8e:	4d2a      	ldr	r5, [pc, #168]	; (4e38 <z_init_static_threads+0xb0>)
{
    4d90:	b087      	sub	sp, #28
    4d92:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    4d94:	42ae      	cmp	r6, r5
    4d96:	f104 0430 	add.w	r4, r4, #48	; 0x30
    4d9a:	d30f      	bcc.n	4dbc <z_init_static_threads+0x34>
	k_sched_lock();
    4d9c:	f000 f9c6 	bl	512c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    4da0:	4c24      	ldr	r4, [pc, #144]	; (4e34 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4da2:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4e3c <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    4da6:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    4daa:	f240 37e7 	movw	r7, #999	; 0x3e7
    4dae:	42ac      	cmp	r4, r5
    4db0:	d320      	bcc.n	4df4 <z_init_static_threads+0x6c>
}
    4db2:	b007      	add	sp, #28
    4db4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    4db8:	f000 bb88 	b.w	54cc <k_sched_unlock>
		z_setup_new_thread(
    4dbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
    4dc0:	9305      	str	r3, [sp, #20]
    4dc2:	f854 3c10 	ldr.w	r3, [r4, #-16]
    4dc6:	9304      	str	r3, [sp, #16]
    4dc8:	f854 3c14 	ldr.w	r3, [r4, #-20]
    4dcc:	9303      	str	r3, [sp, #12]
    4dce:	f854 3c18 	ldr.w	r3, [r4, #-24]
    4dd2:	9302      	str	r3, [sp, #8]
    4dd4:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    4dd8:	9301      	str	r3, [sp, #4]
    4dda:	f854 3c20 	ldr.w	r3, [r4, #-32]
    4dde:	9300      	str	r3, [sp, #0]
    4de0:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    4de4:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    4de8:	f7ff ff9c 	bl	4d24 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    4dec:	f854 3c30 	ldr.w	r3, [r4, #-48]
    4df0:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    4df2:	e7ce      	b.n	4d92 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    4df4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4df6:	1c5a      	adds	r2, r3, #1
    4df8:	d00d      	beq.n	4e16 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    4dfa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    4dfe:	2100      	movs	r1, #0
    4e00:	4638      	mov	r0, r7
    4e02:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4e06:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    4e0a:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4e0e:	d104      	bne.n	4e1a <z_init_static_threads+0x92>
	z_sched_start(thread);
    4e10:	4640      	mov	r0, r8
    4e12:	f000 fa71 	bl	52f8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    4e16:	3430      	adds	r4, #48	; 0x30
    4e18:	e7c9      	b.n	4dae <z_init_static_threads+0x26>
    4e1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4e1e:	2300      	movs	r3, #0
    4e20:	f7fb f96e 	bl	100 <__aeabi_uldivmod>
    4e24:	4602      	mov	r2, r0
    4e26:	460b      	mov	r3, r1
    4e28:	f108 0018 	add.w	r0, r8, #24
    4e2c:	4649      	mov	r1, r9
    4e2e:	f000 fcd3 	bl	57d8 <z_add_timeout>
    4e32:	e7f0      	b.n	4e16 <z_init_static_threads+0x8e>
    4e34:	20000160 	.word	0x20000160
    4e38:	20000160 	.word	0x20000160
    4e3c:	00006a71 	.word	0x00006a71

00004e40 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    4e40:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4e42:	4c0b      	ldr	r4, [pc, #44]	; (4e70 <idle+0x30>)
	return !z_sys_post_kernel;
    4e44:	4d0b      	ldr	r5, [pc, #44]	; (4e74 <idle+0x34>)
	__asm__ volatile(
    4e46:	f04f 0220 	mov.w	r2, #32
    4e4a:	f3ef 8311 	mrs	r3, BASEPRI
    4e4e:	f382 8812 	msr	BASEPRI_MAX, r2
    4e52:	f3bf 8f6f 	isb	sy
    4e56:	f001 fe85 	bl	6b64 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4e5a:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    4e5c:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4e5e:	b913      	cbnz	r3, 4e66 <idle+0x26>
	arch_cpu_idle();
    4e60:	f7fd f838 	bl	1ed4 <arch_cpu_idle>
}
    4e64:	e7ef      	b.n	4e46 <idle+0x6>
    4e66:	f7fc fe8b 	bl	1b80 <pm_system_suspend>
    4e6a:	2800      	cmp	r0, #0
    4e6c:	d1eb      	bne.n	4e46 <idle+0x6>
    4e6e:	e7f7      	b.n	4e60 <idle+0x20>
    4e70:	200009e8 	.word	0x200009e8
    4e74:	20001010 	.word	0x20001010

00004e78 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4e78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4e7c:	4604      	mov	r4, r0
    4e7e:	4617      	mov	r7, r2
    4e80:	461e      	mov	r6, r3
    4e82:	f04f 0320 	mov.w	r3, #32
    4e86:	f3ef 8811 	mrs	r8, BASEPRI
    4e8a:	f383 8812 	msr	BASEPRI_MAX, r3
    4e8e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    4e92:	68c3      	ldr	r3, [r0, #12]
    4e94:	4a32      	ldr	r2, [pc, #200]	; (4f60 <z_impl_k_mutex_lock+0xe8>)
    4e96:	b16b      	cbz	r3, 4eb4 <z_impl_k_mutex_lock+0x3c>
    4e98:	6880      	ldr	r0, [r0, #8]
    4e9a:	6891      	ldr	r1, [r2, #8]
    4e9c:	4288      	cmp	r0, r1
    4e9e:	d019      	beq.n	4ed4 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    4ea0:	ea57 0306 	orrs.w	r3, r7, r6
    4ea4:	d118      	bne.n	4ed8 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    4ea6:	f388 8811 	msr	BASEPRI, r8
    4eaa:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    4eae:	f06f 000f 	mvn.w	r0, #15
    4eb2:	e00c      	b.n	4ece <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    4eb4:	6891      	ldr	r1, [r2, #8]
    4eb6:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    4eba:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    4ebc:	3301      	adds	r3, #1
    4ebe:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    4ec0:	6893      	ldr	r3, [r2, #8]
    4ec2:	60a3      	str	r3, [r4, #8]
    4ec4:	f388 8811 	msr	BASEPRI, r8
    4ec8:	f3bf 8f6f 	isb	sy
		return 0;
    4ecc:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4ece:	b002      	add	sp, #8
    4ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    4ed4:	6921      	ldr	r1, [r4, #16]
    4ed6:	e7f0      	b.n	4eba <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4ed8:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4edc:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    4ee0:	4299      	cmp	r1, r3
    4ee2:	bfa8      	it	ge
    4ee4:	4619      	movge	r1, r3
    4ee6:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    4eea:	4291      	cmp	r1, r2
    4eec:	bfb8      	it	lt
    4eee:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    4ef0:	428b      	cmp	r3, r1
    4ef2:	dd2e      	ble.n	4f52 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    4ef4:	f001 fd6f 	bl	69d6 <adjust_owner_prio.isra.0>
    4ef8:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    4efa:	e9cd 7600 	strd	r7, r6, [sp]
    4efe:	4819      	ldr	r0, [pc, #100]	; (4f64 <z_impl_k_mutex_lock+0xec>)
    4f00:	4622      	mov	r2, r4
    4f02:	4641      	mov	r1, r8
    4f04:	f000 fa54 	bl	53b0 <z_pend_curr>
	if (got_mutex == 0) {
    4f08:	2800      	cmp	r0, #0
    4f0a:	d0e0      	beq.n	4ece <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    4f0c:	f04f 0320 	mov.w	r3, #32
    4f10:	f3ef 8611 	mrs	r6, BASEPRI
    4f14:	f383 8812 	msr	BASEPRI_MAX, r3
    4f18:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    4f1c:	6823      	ldr	r3, [r4, #0]
    4f1e:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4f20:	42a3      	cmp	r3, r4
    4f22:	d00a      	beq.n	4f3a <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    4f24:	b14b      	cbz	r3, 4f3a <z_impl_k_mutex_lock+0xc2>
    4f26:	f993 300e 	ldrsb.w	r3, [r3, #14]
    4f2a:	4299      	cmp	r1, r3
    4f2c:	bfa8      	it	ge
    4f2e:	4619      	movge	r1, r3
    4f30:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    4f34:	4299      	cmp	r1, r3
    4f36:	bfb8      	it	lt
    4f38:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    4f3a:	68a0      	ldr	r0, [r4, #8]
    4f3c:	f001 fd4b 	bl	69d6 <adjust_owner_prio.isra.0>
    4f40:	b900      	cbnz	r0, 4f44 <z_impl_k_mutex_lock+0xcc>
	if (resched) {
    4f42:	b145      	cbz	r5, 4f56 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    4f44:	4807      	ldr	r0, [pc, #28]	; (4f64 <z_impl_k_mutex_lock+0xec>)
    4f46:	4631      	mov	r1, r6
    4f48:	f000 f8de 	bl	5108 <z_reschedule>
	return -EAGAIN;
    4f4c:	f06f 000a 	mvn.w	r0, #10
    4f50:	e7bd      	b.n	4ece <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    4f52:	2500      	movs	r5, #0
    4f54:	e7d1      	b.n	4efa <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
    4f56:	f386 8811 	msr	BASEPRI, r6
    4f5a:	f3bf 8f6f 	isb	sy
    4f5e:	e7f5      	b.n	4f4c <z_impl_k_mutex_lock+0xd4>
    4f60:	200009e8 	.word	0x200009e8
    4f64:	20001011 	.word	0x20001011

00004f68 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    4f68:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    4f6a:	6883      	ldr	r3, [r0, #8]
{
    4f6c:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    4f6e:	2b00      	cmp	r3, #0
    4f70:	d032      	beq.n	4fd8 <z_impl_k_mutex_unlock+0x70>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    4f72:	4a1c      	ldr	r2, [pc, #112]	; (4fe4 <z_impl_k_mutex_unlock+0x7c>)
    4f74:	6892      	ldr	r2, [r2, #8]
    4f76:	4293      	cmp	r3, r2
    4f78:	d131      	bne.n	4fde <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    4f7a:	7bda      	ldrb	r2, [r3, #15]
    4f7c:	3a01      	subs	r2, #1
    4f7e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    4f80:	68c3      	ldr	r3, [r0, #12]
    4f82:	2b01      	cmp	r3, #1
    4f84:	d905      	bls.n	4f92 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    4f86:	3b01      	subs	r3, #1
    4f88:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    4f8a:	f000 fa9f 	bl	54cc <k_sched_unlock>

	return 0;
    4f8e:	2000      	movs	r0, #0
}
    4f90:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    4f92:	f04f 0320 	mov.w	r3, #32
    4f96:	f3ef 8511 	mrs	r5, BASEPRI
    4f9a:	f383 8812 	msr	BASEPRI_MAX, r3
    4f9e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    4fa2:	6901      	ldr	r1, [r0, #16]
    4fa4:	6880      	ldr	r0, [r0, #8]
    4fa6:	f001 fd16 	bl	69d6 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4faa:	4620      	mov	r0, r4
    4fac:	f001 fdac 	bl	6b08 <z_unpend_first_thread>
	mutex->owner = new_owner;
    4fb0:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4fb2:	b158      	cbz	r0, 4fcc <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    4fb4:	f990 200e 	ldrsb.w	r2, [r0, #14]
    4fb8:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    4fba:	2200      	movs	r2, #0
    4fbc:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    4fbe:	f001 fd47 	bl	6a50 <z_ready_thread>
		z_reschedule(&lock, key);
    4fc2:	4809      	ldr	r0, [pc, #36]	; (4fe8 <z_impl_k_mutex_unlock+0x80>)
    4fc4:	4629      	mov	r1, r5
    4fc6:	f000 f89f 	bl	5108 <z_reschedule>
    4fca:	e7de      	b.n	4f8a <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    4fcc:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    4fce:	f385 8811 	msr	BASEPRI, r5
    4fd2:	f3bf 8f6f 	isb	sy
    4fd6:	e7d8      	b.n	4f8a <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    4fd8:	f06f 0015 	mvn.w	r0, #21
    4fdc:	e7d8      	b.n	4f90 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    4fde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4fe2:	e7d5      	b.n	4f90 <z_impl_k_mutex_unlock+0x28>
    4fe4:	200009e8 	.word	0x200009e8
    4fe8:	20001011 	.word	0x20001011

00004fec <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4fec:	b538      	push	{r3, r4, r5, lr}
    4fee:	4604      	mov	r4, r0
	__asm__ volatile(
    4ff0:	f04f 0320 	mov.w	r3, #32
    4ff4:	f3ef 8511 	mrs	r5, BASEPRI
    4ff8:	f383 8812 	msr	BASEPRI_MAX, r3
    4ffc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    5000:	f001 fd82 	bl	6b08 <z_unpend_first_thread>

	if (thread != NULL) {
    5004:	b148      	cbz	r0, 501a <z_impl_k_sem_give+0x2e>
    5006:	2200      	movs	r2, #0
    5008:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    500a:	f001 fd21 	bl	6a50 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    500e:	4629      	mov	r1, r5
    5010:	4805      	ldr	r0, [pc, #20]	; (5028 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    5012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    5016:	f000 b877 	b.w	5108 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    501a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    501e:	429a      	cmp	r2, r3
    5020:	bf18      	it	ne
    5022:	3301      	addne	r3, #1
    5024:	60a3      	str	r3, [r4, #8]
}
    5026:	e7f2      	b.n	500e <z_impl_k_sem_give+0x22>
    5028:	20001011 	.word	0x20001011

0000502c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    502c:	b513      	push	{r0, r1, r4, lr}
    502e:	f04f 0420 	mov.w	r4, #32
    5032:	f3ef 8111 	mrs	r1, BASEPRI
    5036:	f384 8812 	msr	BASEPRI_MAX, r4
    503a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    503e:	6884      	ldr	r4, [r0, #8]
    5040:	b144      	cbz	r4, 5054 <z_impl_k_sem_take+0x28>
		sem->count--;
    5042:	3c01      	subs	r4, #1
    5044:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    5046:	f381 8811 	msr	BASEPRI, r1
    504a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    504e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    5050:	b002      	add	sp, #8
    5052:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    5054:	ea52 0403 	orrs.w	r4, r2, r3
    5058:	d106      	bne.n	5068 <z_impl_k_sem_take+0x3c>
    505a:	f381 8811 	msr	BASEPRI, r1
    505e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    5062:	f06f 000f 	mvn.w	r0, #15
    5066:	e7f3      	b.n	5050 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    5068:	e9cd 2300 	strd	r2, r3, [sp]
    506c:	4602      	mov	r2, r0
    506e:	4802      	ldr	r0, [pc, #8]	; (5078 <z_impl_k_sem_take+0x4c>)
    5070:	f000 f99e 	bl	53b0 <z_pend_curr>
	return ret;
    5074:	e7ec      	b.n	5050 <z_impl_k_sem_take+0x24>
    5076:	bf00      	nop
    5078:	20001011 	.word	0x20001011

0000507c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    507c:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    507e:	4d07      	ldr	r5, [pc, #28]	; (509c <z_reset_time_slice+0x20>)
    5080:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    5082:	b154      	cbz	r4, 509a <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    5084:	f7fe fd6e 	bl	3b64 <sys_clock_elapsed>
    5088:	4b05      	ldr	r3, [pc, #20]	; (50a0 <z_reset_time_slice+0x24>)
    508a:	4404      	add	r4, r0
    508c:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    508e:	6828      	ldr	r0, [r5, #0]
    5090:	2100      	movs	r1, #0
	}
}
    5092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    5096:	f001 bd75 	b.w	6b84 <z_set_timeout_expiry>
}
    509a:	bd38      	pop	{r3, r4, r5, pc}
    509c:	20000a18 	.word	0x20000a18
    50a0:	200009e8 	.word	0x200009e8

000050a4 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    50a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50a6:	4604      	mov	r4, r0
    50a8:	460d      	mov	r5, r1
	__asm__ volatile(
    50aa:	f04f 0320 	mov.w	r3, #32
    50ae:	f3ef 8711 	mrs	r7, BASEPRI
    50b2:	f383 8812 	msr	BASEPRI_MAX, r3
    50b6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    50ba:	4e10      	ldr	r6, [pc, #64]	; (50fc <k_sched_time_slice_set+0x58>)
    50bc:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    50be:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    50c2:	f240 30e7 	movw	r0, #999	; 0x3e7
    50c6:	6131      	str	r1, [r6, #16]
    50c8:	2300      	movs	r3, #0
    50ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    50ce:	fbe4 010c 	umlal	r0, r1, r4, ip
    50d2:	f7fb f815 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    50d6:	2c00      	cmp	r4, #0
    50d8:	4b09      	ldr	r3, [pc, #36]	; (5100 <k_sched_time_slice_set+0x5c>)
    50da:	dc0a      	bgt.n	50f2 <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
    50dc:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    50de:	4b09      	ldr	r3, [pc, #36]	; (5104 <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    50e0:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
    50e2:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    50e4:	f7ff ffca 	bl	507c <z_reset_time_slice>
	__asm__ volatile(
    50e8:	f387 8811 	msr	BASEPRI, r7
    50ec:	f3bf 8f6f 	isb	sy
	}
}
    50f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
    50f2:	2802      	cmp	r0, #2
    50f4:	bfb8      	it	lt
    50f6:	2002      	movlt	r0, #2
    50f8:	e7f0      	b.n	50dc <k_sched_time_slice_set+0x38>
    50fa:	bf00      	nop
    50fc:	200009e8 	.word	0x200009e8
    5100:	20000a18 	.word	0x20000a18
    5104:	20000a14 	.word	0x20000a14

00005108 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5108:	b949      	cbnz	r1, 511e <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    510a:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    510e:	b930      	cbnz	r0, 511e <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    5110:	4b05      	ldr	r3, [pc, #20]	; (5128 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    5112:	69da      	ldr	r2, [r3, #28]
    5114:	689b      	ldr	r3, [r3, #8]
    5116:	429a      	cmp	r2, r3
    5118:	d001      	beq.n	511e <z_reschedule+0x16>
	ret = arch_swap(key);
    511a:	f7fc bf99 	b.w	2050 <arch_swap>
    511e:	f381 8811 	msr	BASEPRI, r1
    5122:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    5126:	4770      	bx	lr
    5128:	200009e8 	.word	0x200009e8

0000512c <k_sched_lock>:
	__asm__ volatile(
    512c:	f04f 0320 	mov.w	r3, #32
    5130:	f3ef 8111 	mrs	r1, BASEPRI
    5134:	f383 8812 	msr	BASEPRI_MAX, r3
    5138:	f3bf 8f6f 	isb	sy
    513c:	4b04      	ldr	r3, [pc, #16]	; (5150 <k_sched_lock+0x24>)
    513e:	689a      	ldr	r2, [r3, #8]
    5140:	7bd3      	ldrb	r3, [r2, #15]
    5142:	3b01      	subs	r3, #1
    5144:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    5146:	f381 8811 	msr	BASEPRI, r1
    514a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    514e:	4770      	bx	lr
    5150:	200009e8 	.word	0x200009e8

00005154 <update_cache>:
{
    5154:	b538      	push	{r3, r4, r5, lr}
    5156:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    5158:	480c      	ldr	r0, [pc, #48]	; (518c <update_cache+0x38>)
    515a:	4d0d      	ldr	r5, [pc, #52]	; (5190 <update_cache+0x3c>)
    515c:	f001 fc72 	bl	6a44 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    5160:	4604      	mov	r4, r0
    5162:	b900      	cbnz	r0, 5166 <update_cache+0x12>
    5164:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    5166:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    5168:	b94a      	cbnz	r2, 517e <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    516a:	7b5a      	ldrb	r2, [r3, #13]
    516c:	06d2      	lsls	r2, r2, #27
    516e:	d106      	bne.n	517e <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    5170:	69a2      	ldr	r2, [r4, #24]
    5172:	b922      	cbnz	r2, 517e <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    5174:	89da      	ldrh	r2, [r3, #14]
    5176:	2a7f      	cmp	r2, #127	; 0x7f
    5178:	d901      	bls.n	517e <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    517a:	61eb      	str	r3, [r5, #28]
}
    517c:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    517e:	429c      	cmp	r4, r3
    5180:	d002      	beq.n	5188 <update_cache+0x34>
			z_reset_time_slice(thread);
    5182:	4620      	mov	r0, r4
    5184:	f7ff ff7a 	bl	507c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    5188:	61ec      	str	r4, [r5, #28]
}
    518a:	e7f7      	b.n	517c <update_cache+0x28>
    518c:	20000a08 	.word	0x20000a08
    5190:	200009e8 	.word	0x200009e8

00005194 <move_thread_to_end_of_prio_q>:
{
    5194:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    5196:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    519a:	7b43      	ldrb	r3, [r0, #13]
    519c:	2a00      	cmp	r2, #0
{
    519e:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    51a0:	da04      	bge.n	51ac <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    51a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    51a6:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    51a8:	f001 fc24 	bl	69f4 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    51ac:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    51ae:	4a15      	ldr	r2, [pc, #84]	; (5204 <move_thread_to_end_of_prio_q+0x70>)
    51b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    51b4:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    51b6:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    51ba:	f102 0520 	add.w	r5, r2, #32
    51be:	42ab      	cmp	r3, r5
    51c0:	d01b      	beq.n	51fa <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    51c2:	b1d3      	cbz	r3, 51fa <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    51c4:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    51c8:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    51cc:	4286      	cmp	r6, r0
    51ce:	d00f      	beq.n	51f0 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    51d0:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    51d2:	2800      	cmp	r0, #0
    51d4:	dd0c      	ble.n	51f0 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    51d6:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    51d8:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    51dc:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    51de:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    51e0:	6890      	ldr	r0, [r2, #8]
    51e2:	1a43      	subs	r3, r0, r1
    51e4:	4258      	negs	r0, r3
}
    51e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    51ea:	4158      	adcs	r0, r3
    51ec:	f7ff bfb2 	b.w	5154 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    51f0:	42a3      	cmp	r3, r4
    51f2:	d002      	beq.n	51fa <move_thread_to_end_of_prio_q+0x66>
    51f4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    51f6:	2b00      	cmp	r3, #0
    51f8:	d1e6      	bne.n	51c8 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    51fa:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    51fe:	6021      	str	r1, [r4, #0]
	list->tail = node;
    5200:	6251      	str	r1, [r2, #36]	; 0x24
}
    5202:	e7ed      	b.n	51e0 <move_thread_to_end_of_prio_q+0x4c>
    5204:	200009e8 	.word	0x200009e8

00005208 <z_time_slice>:
{
    5208:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    520a:	f04f 0320 	mov.w	r3, #32
    520e:	f3ef 8511 	mrs	r5, BASEPRI
    5212:	f383 8812 	msr	BASEPRI_MAX, r3
    5216:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    521a:	4b17      	ldr	r3, [pc, #92]	; (5278 <z_time_slice+0x70>)
    521c:	4a17      	ldr	r2, [pc, #92]	; (527c <z_time_slice+0x74>)
    521e:	689c      	ldr	r4, [r3, #8]
    5220:	6811      	ldr	r1, [r2, #0]
    5222:	428c      	cmp	r4, r1
    5224:	d107      	bne.n	5236 <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    5226:	4620      	mov	r0, r4
    5228:	f7ff ff28 	bl	507c <z_reset_time_slice>
	__asm__ volatile(
    522c:	f385 8811 	msr	BASEPRI, r5
    5230:	f3bf 8f6f 	isb	sy
}
    5234:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    5236:	2100      	movs	r1, #0
    5238:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    523a:	4a11      	ldr	r2, [pc, #68]	; (5280 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    523c:	6812      	ldr	r2, [r2, #0]
    523e:	b1c2      	cbz	r2, 5272 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    5240:	89e2      	ldrh	r2, [r4, #14]
    5242:	2a7f      	cmp	r2, #127	; 0x7f
    5244:	d815      	bhi.n	5272 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    5246:	7b62      	ldrb	r2, [r4, #13]
    5248:	06d2      	lsls	r2, r2, #27
    524a:	d112      	bne.n	5272 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    524c:	4a0d      	ldr	r2, [pc, #52]	; (5284 <z_time_slice+0x7c>)
    524e:	f994 100e 	ldrsb.w	r1, [r4, #14]
    5252:	6812      	ldr	r2, [r2, #0]
    5254:	4291      	cmp	r1, r2
    5256:	db0c      	blt.n	5272 <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
    5258:	4a0b      	ldr	r2, [pc, #44]	; (5288 <z_time_slice+0x80>)
    525a:	4294      	cmp	r4, r2
    525c:	d009      	beq.n	5272 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    525e:	691a      	ldr	r2, [r3, #16]
    5260:	4282      	cmp	r2, r0
    5262:	dc03      	bgt.n	526c <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    5264:	4620      	mov	r0, r4
    5266:	f7ff ff95 	bl	5194 <move_thread_to_end_of_prio_q>
    526a:	e7dc      	b.n	5226 <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    526c:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    526e:	611a      	str	r2, [r3, #16]
    5270:	e7dc      	b.n	522c <z_time_slice+0x24>
    5272:	2200      	movs	r2, #0
    5274:	e7fb      	b.n	526e <z_time_slice+0x66>
    5276:	bf00      	nop
    5278:	200009e8 	.word	0x200009e8
    527c:	20000a10 	.word	0x20000a10
    5280:	20000a18 	.word	0x20000a18
    5284:	20000a14 	.word	0x20000a14
    5288:	200001d0 	.word	0x200001d0

0000528c <ready_thread>:
{
    528c:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    528e:	f990 200d 	ldrsb.w	r2, [r0, #13]
    5292:	7b43      	ldrb	r3, [r0, #13]
    5294:	2a00      	cmp	r2, #0
    5296:	db2a      	blt.n	52ee <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5298:	06da      	lsls	r2, r3, #27
    529a:	d128      	bne.n	52ee <ready_thread+0x62>
    529c:	6982      	ldr	r2, [r0, #24]
    529e:	bb32      	cbnz	r2, 52ee <ready_thread+0x62>
	return list->head == list;
    52a0:	4a14      	ldr	r2, [pc, #80]	; (52f4 <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    52a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
    52a6:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    52a8:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    52ac:	f102 0520 	add.w	r5, r2, #32
    52b0:	42ab      	cmp	r3, r5
    52b2:	d017      	beq.n	52e4 <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    52b4:	b1b3      	cbz	r3, 52e4 <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    52b6:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    52ba:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    52be:	428e      	cmp	r6, r1
    52c0:	d00b      	beq.n	52da <ready_thread+0x4e>
		return b2 - b1;
    52c2:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    52c4:	2900      	cmp	r1, #0
    52c6:	dd08      	ble.n	52da <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    52c8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    52ca:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    52ce:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    52d0:	6058      	str	r0, [r3, #4]
}
    52d2:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    52d4:	2000      	movs	r0, #0
    52d6:	f7ff bf3d 	b.w	5154 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    52da:	42a3      	cmp	r3, r4
    52dc:	d002      	beq.n	52e4 <ready_thread+0x58>
    52de:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    52e0:	2b00      	cmp	r3, #0
    52e2:	d1ea      	bne.n	52ba <ready_thread+0x2e>
	node->prev = tail;
    52e4:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    52e8:	6020      	str	r0, [r4, #0]
	list->tail = node;
    52ea:	6250      	str	r0, [r2, #36]	; 0x24
}
    52ec:	e7f1      	b.n	52d2 <ready_thread+0x46>
}
    52ee:	bc70      	pop	{r4, r5, r6}
    52f0:	4770      	bx	lr
    52f2:	bf00      	nop
    52f4:	200009e8 	.word	0x200009e8

000052f8 <z_sched_start>:
{
    52f8:	b510      	push	{r4, lr}
	__asm__ volatile(
    52fa:	f04f 0220 	mov.w	r2, #32
    52fe:	f3ef 8411 	mrs	r4, BASEPRI
    5302:	f382 8812 	msr	BASEPRI_MAX, r2
    5306:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    530a:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    530c:	0751      	lsls	r1, r2, #29
    530e:	d404      	bmi.n	531a <z_sched_start+0x22>
	__asm__ volatile(
    5310:	f384 8811 	msr	BASEPRI, r4
    5314:	f3bf 8f6f 	isb	sy
}
    5318:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    531a:	f022 0204 	bic.w	r2, r2, #4
    531e:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    5320:	f7ff ffb4 	bl	528c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    5324:	4621      	mov	r1, r4
    5326:	4802      	ldr	r0, [pc, #8]	; (5330 <z_sched_start+0x38>)
}
    5328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    532c:	f7ff beec 	b.w	5108 <z_reschedule>
    5330:	20001011 	.word	0x20001011

00005334 <unready_thread>:
{
    5334:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    5336:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    533a:	7b43      	ldrb	r3, [r0, #13]
    533c:	2a00      	cmp	r2, #0
{
    533e:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    5340:	da04      	bge.n	534c <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5342:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5346:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5348:	f001 fb54 	bl	69f4 <sys_dlist_remove>
	update_cache(thread == _current);
    534c:	4b04      	ldr	r3, [pc, #16]	; (5360 <unready_thread+0x2c>)
    534e:	6898      	ldr	r0, [r3, #8]
    5350:	1a43      	subs	r3, r0, r1
    5352:	4258      	negs	r0, r3
    5354:	4158      	adcs	r0, r3
}
    5356:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    535a:	f7ff befb 	b.w	5154 <update_cache>
    535e:	bf00      	nop
    5360:	200009e8 	.word	0x200009e8

00005364 <pend>:
{
    5364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5368:	4606      	mov	r6, r0
    536a:	4615      	mov	r5, r2
    536c:	461c      	mov	r4, r3
	__asm__ volatile(
    536e:	f04f 0320 	mov.w	r3, #32
    5372:	f3ef 8711 	mrs	r7, BASEPRI
    5376:	f383 8812 	msr	BASEPRI_MAX, r3
    537a:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    537e:	f001 fb99 	bl	6ab4 <add_to_waitq_locked>
	__asm__ volatile(
    5382:	f387 8811 	msr	BASEPRI, r7
    5386:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    538a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    538e:	bf08      	it	eq
    5390:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    5394:	d008      	beq.n	53a8 <pend+0x44>
    5396:	462a      	mov	r2, r5
    5398:	4623      	mov	r3, r4
    539a:	f106 0018 	add.w	r0, r6, #24
    539e:	4903      	ldr	r1, [pc, #12]	; (53ac <pend+0x48>)
}
    53a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    53a4:	f000 ba18 	b.w	57d8 <z_add_timeout>
    53a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    53ac:	00006a71 	.word	0x00006a71

000053b0 <z_pend_curr>:
{
    53b0:	b510      	push	{r4, lr}
	pending_current = _current;
    53b2:	4b07      	ldr	r3, [pc, #28]	; (53d0 <z_pend_curr+0x20>)
    53b4:	6898      	ldr	r0, [r3, #8]
    53b6:	4b07      	ldr	r3, [pc, #28]	; (53d4 <z_pend_curr+0x24>)
{
    53b8:	460c      	mov	r4, r1
	pending_current = _current;
    53ba:	6018      	str	r0, [r3, #0]
{
    53bc:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    53be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    53c2:	f7ff ffcf 	bl	5364 <pend>
    53c6:	4620      	mov	r0, r4
}
    53c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    53cc:	f7fc be40 	b.w	2050 <arch_swap>
    53d0:	200009e8 	.word	0x200009e8
    53d4:	20000a10 	.word	0x20000a10

000053d8 <z_set_prio>:
{
    53d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    53da:	4604      	mov	r4, r0
	__asm__ volatile(
    53dc:	f04f 0320 	mov.w	r3, #32
    53e0:	f3ef 8611 	mrs	r6, BASEPRI
    53e4:	f383 8812 	msr	BASEPRI_MAX, r3
    53e8:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    53ec:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    53ee:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    53f0:	b249      	sxtb	r1, r1
    53f2:	d133      	bne.n	545c <z_set_prio+0x84>
		if (need_sched) {
    53f4:	6982      	ldr	r2, [r0, #24]
    53f6:	bb8a      	cbnz	r2, 545c <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    53f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    53fc:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    53fe:	f001 faf9 	bl	69f4 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5402:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    5404:	4a17      	ldr	r2, [pc, #92]	; (5464 <z_set_prio+0x8c>)
				thread->base.prio = prio;
    5406:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    5408:	f063 037f 	orn	r3, r3, #127	; 0x7f
    540c:	7343      	strb	r3, [r0, #13]
    540e:	4610      	mov	r0, r2
    5410:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5414:	4283      	cmp	r3, r0
    5416:	d01b      	beq.n	5450 <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5418:	b1d3      	cbz	r3, 5450 <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
    541a:	6a57      	ldr	r7, [r2, #36]	; 0x24
	int32_t b2 = thread_2->base.prio;
    541c:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    5420:	42a9      	cmp	r1, r5
    5422:	d010      	beq.n	5446 <z_set_prio+0x6e>
		return b2 - b1;
    5424:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    5426:	2d00      	cmp	r5, #0
    5428:	dd0d      	ble.n	5446 <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
    542a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    542c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5430:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5432:	605c      	str	r4, [r3, #4]
			update_cache(1);
    5434:	2001      	movs	r0, #1
    5436:	f7ff fe8d 	bl	5154 <update_cache>
    543a:	2001      	movs	r0, #1
	__asm__ volatile(
    543c:	f386 8811 	msr	BASEPRI, r6
    5440:	f3bf 8f6f 	isb	sy
}
    5444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    5446:	42bb      	cmp	r3, r7
    5448:	d002      	beq.n	5450 <z_set_prio+0x78>
    544a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    544c:	2b00      	cmp	r3, #0
    544e:	d1e5      	bne.n	541c <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
    5450:	6a53      	ldr	r3, [r2, #36]	; 0x24
	node->prev = tail;
    5452:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
    5456:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5458:	6254      	str	r4, [r2, #36]	; 0x24
}
    545a:	e7eb      	b.n	5434 <z_set_prio+0x5c>
			thread->base.prio = prio;
    545c:	73a1      	strb	r1, [r4, #14]
    545e:	2000      	movs	r0, #0
    5460:	e7ec      	b.n	543c <z_set_prio+0x64>
    5462:	bf00      	nop
    5464:	200009e8 	.word	0x200009e8

00005468 <z_impl_k_thread_suspend>:
{
    5468:	b570      	push	{r4, r5, r6, lr}
    546a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    546c:	3018      	adds	r0, #24
    546e:	f001 fb63 	bl	6b38 <z_abort_timeout>
	__asm__ volatile(
    5472:	f04f 0320 	mov.w	r3, #32
    5476:	f3ef 8611 	mrs	r6, BASEPRI
    547a:	f383 8812 	msr	BASEPRI_MAX, r3
    547e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    5482:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    5486:	7b63      	ldrb	r3, [r4, #13]
    5488:	2a00      	cmp	r2, #0
    548a:	da05      	bge.n	5498 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    548c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5490:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5492:	4620      	mov	r0, r4
    5494:	f001 faae 	bl	69f4 <sys_dlist_remove>
		update_cache(thread == _current);
    5498:	4d0b      	ldr	r5, [pc, #44]	; (54c8 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    549a:	7b63      	ldrb	r3, [r4, #13]
    549c:	68a8      	ldr	r0, [r5, #8]
    549e:	f043 0310 	orr.w	r3, r3, #16
    54a2:	7363      	strb	r3, [r4, #13]
    54a4:	1b03      	subs	r3, r0, r4
    54a6:	4258      	negs	r0, r3
    54a8:	4158      	adcs	r0, r3
    54aa:	f7ff fe53 	bl	5154 <update_cache>
	__asm__ volatile(
    54ae:	f386 8811 	msr	BASEPRI, r6
    54b2:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    54b6:	68ab      	ldr	r3, [r5, #8]
    54b8:	42a3      	cmp	r3, r4
    54ba:	d103      	bne.n	54c4 <z_impl_k_thread_suspend+0x5c>
}
    54bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    54c0:	f001 bab6 	b.w	6a30 <z_reschedule_unlocked>
}
    54c4:	bd70      	pop	{r4, r5, r6, pc}
    54c6:	bf00      	nop
    54c8:	200009e8 	.word	0x200009e8

000054cc <k_sched_unlock>:
{
    54cc:	b510      	push	{r4, lr}
	__asm__ volatile(
    54ce:	f04f 0320 	mov.w	r3, #32
    54d2:	f3ef 8411 	mrs	r4, BASEPRI
    54d6:	f383 8812 	msr	BASEPRI_MAX, r3
    54da:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    54de:	4b08      	ldr	r3, [pc, #32]	; (5500 <k_sched_unlock+0x34>)
    54e0:	689a      	ldr	r2, [r3, #8]
    54e2:	7bd3      	ldrb	r3, [r2, #15]
    54e4:	3301      	adds	r3, #1
    54e6:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    54e8:	2000      	movs	r0, #0
    54ea:	f7ff fe33 	bl	5154 <update_cache>
	__asm__ volatile(
    54ee:	f384 8811 	msr	BASEPRI, r4
    54f2:	f3bf 8f6f 	isb	sy
}
    54f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    54fa:	f001 ba99 	b.w	6a30 <z_reschedule_unlocked>
    54fe:	bf00      	nop
    5500:	200009e8 	.word	0x200009e8

00005504 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    5504:	4b04      	ldr	r3, [pc, #16]	; (5518 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    5506:	2100      	movs	r1, #0
    5508:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    550c:	e9c3 2208 	strd	r2, r2, [r3, #32]
    5510:	4608      	mov	r0, r1
    5512:	f7ff bdc7 	b.w	50a4 <k_sched_time_slice_set>
    5516:	bf00      	nop
    5518:	200009e8 	.word	0x200009e8

0000551c <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    551c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    551e:	f04f 0320 	mov.w	r3, #32
    5522:	f3ef 8511 	mrs	r5, BASEPRI
    5526:	f383 8812 	msr	BASEPRI_MAX, r3
    552a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    552e:	491a      	ldr	r1, [pc, #104]	; (5598 <z_impl_k_yield+0x7c>)
    5530:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5532:	7b43      	ldrb	r3, [r0, #13]
    5534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5538:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    553a:	f001 fa5b 	bl	69f4 <sys_dlist_remove>
	}
	queue_thread(_current);
    553e:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    5540:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    5542:	4608      	mov	r0, r1
    5544:	f062 027f 	orn	r2, r2, #127	; 0x7f
    5548:	735a      	strb	r2, [r3, #13]
    554a:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    554e:	4282      	cmp	r2, r0
    5550:	d01c      	beq.n	558c <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5552:	b1da      	cbz	r2, 558c <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    5554:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    5556:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    555a:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    555e:	42a6      	cmp	r6, r4
    5560:	d00f      	beq.n	5582 <z_impl_k_yield+0x66>
		return b2 - b1;
    5562:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5564:	2c00      	cmp	r4, #0
    5566:	dd0c      	ble.n	5582 <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    5568:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    556a:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    556e:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    5570:	6053      	str	r3, [r2, #4]
	update_cache(1);
    5572:	2001      	movs	r0, #1
    5574:	f7ff fdee 	bl	5154 <update_cache>
    5578:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    557a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    557e:	f7fc bd67 	b.w	2050 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    5582:	42ba      	cmp	r2, r7
    5584:	d002      	beq.n	558c <z_impl_k_yield+0x70>
    5586:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5588:	2a00      	cmp	r2, #0
    558a:	d1e6      	bne.n	555a <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    558c:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    558e:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    5592:	6013      	str	r3, [r2, #0]
	list->tail = node;
    5594:	624b      	str	r3, [r1, #36]	; 0x24
}
    5596:	e7ec      	b.n	5572 <z_impl_k_yield+0x56>
    5598:	200009e8 	.word	0x200009e8

0000559c <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    559c:	ea50 0301 	orrs.w	r3, r0, r1
{
    55a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    55a4:	4605      	mov	r5, r0
    55a6:	460e      	mov	r6, r1
	if (ticks == 0) {
    55a8:	d103      	bne.n	55b2 <z_tick_sleep+0x16>
	z_impl_k_yield();
    55aa:	f7ff ffb7 	bl	551c <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    55ae:	2000      	movs	r0, #0
    55b0:	e033      	b.n	561a <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    55b2:	f06f 0401 	mvn.w	r4, #1
    55b6:	1a24      	subs	r4, r4, r0
    55b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    55bc:	eb63 0301 	sbc.w	r3, r3, r1
    55c0:	2c01      	cmp	r4, #1
    55c2:	f173 0300 	sbcs.w	r3, r3, #0
    55c6:	da02      	bge.n	55ce <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    55c8:	f001 faf6 	bl	6bb8 <sys_clock_tick_get_32>
    55cc:	1944      	adds	r4, r0, r5
    55ce:	f04f 0320 	mov.w	r3, #32
    55d2:	f3ef 8811 	mrs	r8, BASEPRI
    55d6:	f383 8812 	msr	BASEPRI_MAX, r3
    55da:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    55de:	4f10      	ldr	r7, [pc, #64]	; (5620 <z_tick_sleep+0x84>)
    55e0:	4b10      	ldr	r3, [pc, #64]	; (5624 <z_tick_sleep+0x88>)
    55e2:	68b8      	ldr	r0, [r7, #8]
    55e4:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    55e6:	f7ff fea5 	bl	5334 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    55ea:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    55ec:	490e      	ldr	r1, [pc, #56]	; (5628 <z_tick_sleep+0x8c>)
    55ee:	462a      	mov	r2, r5
    55f0:	4633      	mov	r3, r6
    55f2:	3018      	adds	r0, #24
    55f4:	f000 f8f0 	bl	57d8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    55f8:	68ba      	ldr	r2, [r7, #8]
    55fa:	7b53      	ldrb	r3, [r2, #13]
    55fc:	f043 0310 	orr.w	r3, r3, #16
    5600:	7353      	strb	r3, [r2, #13]
    5602:	4640      	mov	r0, r8
    5604:	f7fc fd24 	bl	2050 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    5608:	f001 fad6 	bl	6bb8 <sys_clock_tick_get_32>
    560c:	1a20      	subs	r0, r4, r0
    560e:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    5612:	2801      	cmp	r0, #1
    5614:	f173 0300 	sbcs.w	r3, r3, #0
    5618:	dbc9      	blt.n	55ae <z_tick_sleep+0x12>
}
    561a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    561e:	bf00      	nop
    5620:	200009e8 	.word	0x200009e8
    5624:	20000a10 	.word	0x20000a10
    5628:	00006a71 	.word	0x00006a71

0000562c <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    562c:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    5630:	bf08      	it	eq
    5632:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    5636:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5638:	d106      	bne.n	5648 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    563a:	4b08      	ldr	r3, [pc, #32]	; (565c <z_impl_k_sleep+0x30>)
    563c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    563e:	f7ff ff13 	bl	5468 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    5642:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    5646:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    5648:	f7ff ffa8 	bl	559c <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    564c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5650:	fb80 0303 	smull	r0, r3, r0, r3
    5654:	0bc0      	lsrs	r0, r0, #15
    5656:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    565a:	e7f4      	b.n	5646 <z_impl_k_sleep+0x1a>
    565c:	200009e8 	.word	0x200009e8

00005660 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    5660:	4b01      	ldr	r3, [pc, #4]	; (5668 <z_impl_z_current_get+0x8>)
    5662:	6898      	ldr	r0, [r3, #8]
    5664:	4770      	bx	lr
    5666:	bf00      	nop
    5668:	200009e8 	.word	0x200009e8

0000566c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    566c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5670:	4604      	mov	r4, r0
    5672:	f04f 0320 	mov.w	r3, #32
    5676:	f3ef 8611 	mrs	r6, BASEPRI
    567a:	f383 8812 	msr	BASEPRI_MAX, r3
    567e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    5682:	7b43      	ldrb	r3, [r0, #13]
    5684:	071a      	lsls	r2, r3, #28
    5686:	d505      	bpl.n	5694 <z_thread_abort+0x28>
	__asm__ volatile(
    5688:	f386 8811 	msr	BASEPRI, r6
    568c:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    5690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5694:	f023 0220 	bic.w	r2, r3, #32
    5698:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    569c:	09d2      	lsrs	r2, r2, #7
    569e:	d120      	bne.n	56e2 <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    56a0:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    56a2:	68a3      	ldr	r3, [r4, #8]
    56a4:	b113      	cbz	r3, 56ac <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    56a6:	4620      	mov	r0, r4
    56a8:	f001 f9ac 	bl	6a04 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    56ac:	f104 0018 	add.w	r0, r4, #24
    56b0:	f001 fa42 	bl	6b38 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    56b4:	f104 0758 	add.w	r7, r4, #88	; 0x58
    56b8:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    56bc:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    56be:	42bd      	cmp	r5, r7
    56c0:	d000      	beq.n	56c4 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    56c2:	b9b5      	cbnz	r5, 56f2 <z_thread_abort+0x86>
		update_cache(1);
    56c4:	2001      	movs	r0, #1
    56c6:	f7ff fd45 	bl	5154 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    56ca:	4b10      	ldr	r3, [pc, #64]	; (570c <z_thread_abort+0xa0>)
    56cc:	689b      	ldr	r3, [r3, #8]
    56ce:	42a3      	cmp	r3, r4
    56d0:	d1da      	bne.n	5688 <z_thread_abort+0x1c>
    56d2:	f3ef 8305 	mrs	r3, IPSR
    56d6:	2b00      	cmp	r3, #0
    56d8:	d1d6      	bne.n	5688 <z_thread_abort+0x1c>
    56da:	4630      	mov	r0, r6
    56dc:	f7fc fcb8 	bl	2050 <arch_swap>
	return ret;
    56e0:	e7d2      	b.n	5688 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    56e2:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    56e6:	f043 0308 	orr.w	r3, r3, #8
    56ea:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    56ec:	f001 f982 	bl	69f4 <sys_dlist_remove>
}
    56f0:	e7d7      	b.n	56a2 <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    56f2:	4628      	mov	r0, r5
    56f4:	f001 f986 	bl	6a04 <unpend_thread_no_timeout>
    56f8:	f105 0018 	add.w	r0, r5, #24
    56fc:	f001 fa1c 	bl	6b38 <z_abort_timeout>
    5700:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    5704:	4628      	mov	r0, r5
    5706:	f7ff fdc1 	bl	528c <ready_thread>
    570a:	e7d7      	b.n	56bc <z_thread_abort+0x50>
    570c:	200009e8 	.word	0x200009e8

00005710 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    5710:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    5712:	4806      	ldr	r0, [pc, #24]	; (572c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    5714:	4a06      	ldr	r2, [pc, #24]	; (5730 <z_data_copy+0x20>)
    5716:	4907      	ldr	r1, [pc, #28]	; (5734 <z_data_copy+0x24>)
    5718:	1a12      	subs	r2, r2, r0
    571a:	f001 f907 	bl	692c <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    571e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    5722:	4a05      	ldr	r2, [pc, #20]	; (5738 <z_data_copy+0x28>)
    5724:	4905      	ldr	r1, [pc, #20]	; (573c <z_data_copy+0x2c>)
    5726:	4806      	ldr	r0, [pc, #24]	; (5740 <z_data_copy+0x30>)
    5728:	f001 b900 	b.w	692c <z_early_memcpy>
    572c:	20000000 	.word	0x20000000
    5730:	200001b0 	.word	0x200001b0
    5734:	00007b18 	.word	0x00007b18
    5738:	00000000 	.word	0x00000000
    573c:	00007b18 	.word	0x00007b18
    5740:	20000000 	.word	0x20000000

00005744 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    5744:	4b03      	ldr	r3, [pc, #12]	; (5754 <elapsed+0x10>)
    5746:	681b      	ldr	r3, [r3, #0]
    5748:	b90b      	cbnz	r3, 574e <elapsed+0xa>
    574a:	f7fe ba0b 	b.w	3b64 <sys_clock_elapsed>
}
    574e:	2000      	movs	r0, #0
    5750:	4770      	bx	lr
    5752:	bf00      	nop
    5754:	20000a1c 	.word	0x20000a1c

00005758 <next_timeout>:
	return list->head == list;
    5758:	4b10      	ldr	r3, [pc, #64]	; (579c <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    575a:	b510      	push	{r4, lr}
    575c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    575e:	429c      	cmp	r4, r3
    5760:	bf08      	it	eq
    5762:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    5764:	f7ff ffee 	bl	5744 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    5768:	b1a4      	cbz	r4, 5794 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    576a:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    576e:	1a1b      	subs	r3, r3, r0
    5770:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    5774:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    5778:	f170 0200 	sbcs.w	r2, r0, #0
    577c:	da0a      	bge.n	5794 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    577e:	2800      	cmp	r0, #0
    5780:	bfac      	ite	ge
    5782:	4618      	movge	r0, r3
    5784:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    5786:	4b06      	ldr	r3, [pc, #24]	; (57a0 <next_timeout+0x48>)
    5788:	691b      	ldr	r3, [r3, #16]
    578a:	b113      	cbz	r3, 5792 <next_timeout+0x3a>
    578c:	4298      	cmp	r0, r3
    578e:	bfa8      	it	ge
    5790:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    5792:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    5794:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    5798:	e7f5      	b.n	5786 <next_timeout+0x2e>
    579a:	bf00      	nop
    579c:	200000e0 	.word	0x200000e0
    57a0:	200009e8 	.word	0x200009e8

000057a4 <remove_timeout>:
{
    57a4:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    57a6:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    57a8:	b168      	cbz	r0, 57c6 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    57aa:	4a0a      	ldr	r2, [pc, #40]	; (57d4 <remove_timeout+0x30>)
    57ac:	6852      	ldr	r2, [r2, #4]
    57ae:	4290      	cmp	r0, r2
    57b0:	d009      	beq.n	57c6 <remove_timeout+0x22>
	if (next(t) != NULL) {
    57b2:	b143      	cbz	r3, 57c6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    57b4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    57b8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    57bc:	1912      	adds	r2, r2, r4
    57be:	eb41 0105 	adc.w	r1, r1, r5
    57c2:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    57c6:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    57c8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    57ca:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    57cc:	2300      	movs	r3, #0
	node->prev = NULL;
    57ce:	e9c0 3300 	strd	r3, r3, [r0]
}
    57d2:	bd30      	pop	{r4, r5, pc}
    57d4:	200000e0 	.word	0x200000e0

000057d8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    57d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    57dc:	bf08      	it	eq
    57de:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    57e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57e4:	4604      	mov	r4, r0
    57e6:	461f      	mov	r7, r3
    57e8:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    57ea:	d067      	beq.n	58bc <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    57ec:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    57ee:	f04f 0320 	mov.w	r3, #32
    57f2:	f3ef 8611 	mrs	r6, BASEPRI
    57f6:	f383 8812 	msr	BASEPRI_MAX, r3
    57fa:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    57fe:	f06f 0201 	mvn.w	r2, #1
    5802:	1b53      	subs	r3, r2, r5
    5804:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    5808:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    580c:	2b00      	cmp	r3, #0
    580e:	db1b      	blt.n	5848 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    5810:	4b2b      	ldr	r3, [pc, #172]	; (58c0 <z_add_timeout+0xe8>)
    5812:	e9d3 1300 	ldrd	r1, r3, [r3]
    5816:	1a52      	subs	r2, r2, r1
    5818:	eb6c 0303 	sbc.w	r3, ip, r3
    581c:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    581e:	eb63 0307 	sbc.w	r3, r3, r7
    5822:	2d01      	cmp	r5, #1
    5824:	f173 0200 	sbcs.w	r2, r3, #0
    5828:	bfbc      	itt	lt
    582a:	2501      	movlt	r5, #1
    582c:	2300      	movlt	r3, #0
    582e:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    5832:	4824      	ldr	r0, [pc, #144]	; (58c4 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    5834:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5838:	4283      	cmp	r3, r0
    583a:	d118      	bne.n	586e <z_add_timeout+0x96>
	node->prev = tail;
    583c:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    5840:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    5844:	6044      	str	r4, [r0, #4]
}
    5846:	e026      	b.n	5896 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    5848:	f7ff ff7c 	bl	5744 <elapsed>
    584c:	3501      	adds	r5, #1
    584e:	f147 0700 	adc.w	r7, r7, #0
    5852:	182d      	adds	r5, r5, r0
    5854:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    5858:	e9c4 5704 	strd	r5, r7, [r4, #16]
    585c:	e7e9      	b.n	5832 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    585e:	1a52      	subs	r2, r2, r1
    5860:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    5864:	459c      	cmp	ip, r3
    5866:	e9c4 2504 	strd	r2, r5, [r4, #16]
    586a:	d0e7      	beq.n	583c <z_add_timeout+0x64>
    586c:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    586e:	2b00      	cmp	r3, #0
    5870:	d0e4      	beq.n	583c <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    5872:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    5876:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    587a:	428a      	cmp	r2, r1
    587c:	eb75 0e07 	sbcs.w	lr, r5, r7
    5880:	daed      	bge.n	585e <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    5882:	1a8a      	subs	r2, r1, r2
    5884:	eb67 0505 	sbc.w	r5, r7, r5
    5888:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    588c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    588e:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5892:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5894:	605c      	str	r4, [r3, #4]
	return list->head == list;
    5896:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5898:	4283      	cmp	r3, r0
    589a:	d00b      	beq.n	58b4 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    589c:	429c      	cmp	r4, r3
    589e:	d109      	bne.n	58b4 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    58a0:	f7ff ff5a 	bl	5758 <next_timeout>

			if (next_time == 0 ||
    58a4:	b118      	cbz	r0, 58ae <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    58a6:	4b08      	ldr	r3, [pc, #32]	; (58c8 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    58a8:	691b      	ldr	r3, [r3, #16]
    58aa:	4283      	cmp	r3, r0
    58ac:	d002      	beq.n	58b4 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    58ae:	2100      	movs	r1, #0
    58b0:	f7fe f926 	bl	3b00 <sys_clock_set_timeout>
	__asm__ volatile(
    58b4:	f386 8811 	msr	BASEPRI, r6
    58b8:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    58bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    58be:	bf00      	nop
    58c0:	200002d0 	.word	0x200002d0
    58c4:	200000e0 	.word	0x200000e0
    58c8:	200009e8 	.word	0x200009e8

000058cc <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    58cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    58d0:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    58d2:	f7ff fc99 	bl	5208 <z_time_slice>
	__asm__ volatile(
    58d6:	f04f 0320 	mov.w	r3, #32
    58da:	f3ef 8411 	mrs	r4, BASEPRI
    58de:	f383 8812 	msr	BASEPRI_MAX, r3
    58e2:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    58e6:	4e24      	ldr	r6, [pc, #144]	; (5978 <sys_clock_announce+0xac>)
	return list->head == list;
    58e8:	f8df 8090 	ldr.w	r8, [pc, #144]	; 597c <sys_clock_announce+0xb0>
    58ec:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    58ee:	4d24      	ldr	r5, [pc, #144]	; (5980 <sys_clock_announce+0xb4>)
    58f0:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    58f4:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    58f6:	4540      	cmp	r0, r8
		curr_tick += dt;
    58f8:	e9d5 1e00 	ldrd	r1, lr, [r5]
    58fc:	ea4f 77e2 	mov.w	r7, r2, asr #31
    5900:	d00b      	beq.n	591a <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    5902:	b150      	cbz	r0, 591a <sys_clock_announce+0x4e>
    5904:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    5908:	429a      	cmp	r2, r3
    590a:	eb77 090c 	sbcs.w	r9, r7, ip
    590e:	da16      	bge.n	593e <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    5910:	1a9b      	subs	r3, r3, r2
    5912:	eb6c 0c07 	sbc.w	ip, ip, r7
    5916:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    591a:	1852      	adds	r2, r2, r1
    591c:	eb4e 0707 	adc.w	r7, lr, r7
    5920:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    5924:	2500      	movs	r5, #0
    5926:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    5928:	f7ff ff16 	bl	5758 <next_timeout>
    592c:	4629      	mov	r1, r5
    592e:	f7fe f8e7 	bl	3b00 <sys_clock_set_timeout>
	__asm__ volatile(
    5932:	f384 8811 	msr	BASEPRI, r4
    5936:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    593a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    593e:	1859      	adds	r1, r3, r1
    5940:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    5944:	1ad3      	subs	r3, r2, r3
    5946:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    5948:	2200      	movs	r2, #0
    594a:	2300      	movs	r3, #0
    594c:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    5950:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    5954:	f7ff ff26 	bl	57a4 <remove_timeout>
    5958:	f384 8811 	msr	BASEPRI, r4
    595c:	f3bf 8f6f 	isb	sy
		t->fn(t);
    5960:	6883      	ldr	r3, [r0, #8]
    5962:	4798      	blx	r3
	__asm__ volatile(
    5964:	f04f 0320 	mov.w	r3, #32
    5968:	f3ef 8411 	mrs	r4, BASEPRI
    596c:	f383 8812 	msr	BASEPRI_MAX, r3
    5970:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    5974:	e7bc      	b.n	58f0 <sys_clock_announce+0x24>
    5976:	bf00      	nop
    5978:	20000a1c 	.word	0x20000a1c
    597c:	200000e0 	.word	0x200000e0
    5980:	200002d0 	.word	0x200002d0

00005984 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5984:	b510      	push	{r4, lr}
    5986:	f04f 0320 	mov.w	r3, #32
    598a:	f3ef 8411 	mrs	r4, BASEPRI
    598e:	f383 8812 	msr	BASEPRI_MAX, r3
    5992:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    5996:	f7fe f8e5 	bl	3b64 <sys_clock_elapsed>
    599a:	4a05      	ldr	r2, [pc, #20]	; (59b0 <sys_clock_tick_get+0x2c>)
    599c:	e9d2 3100 	ldrd	r3, r1, [r2]
    59a0:	18c0      	adds	r0, r0, r3
    59a2:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    59a6:	f384 8811 	msr	BASEPRI, r4
    59aa:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    59ae:	bd10      	pop	{r4, pc}
    59b0:	200002d0 	.word	0x200002d0

000059b4 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    59b4:	4a02      	ldr	r2, [pc, #8]	; (59c0 <boot_banner+0xc>)
    59b6:	4903      	ldr	r1, [pc, #12]	; (59c4 <boot_banner+0x10>)
    59b8:	4803      	ldr	r0, [pc, #12]	; (59c8 <boot_banner+0x14>)
    59ba:	f000 ba4a 	b.w	5e52 <printk>
    59be:	bf00      	nop
    59c0:	000073b7 	.word	0x000073b7
    59c4:	00007ae2 	.word	0x00007ae2
    59c8:	00007aef 	.word	0x00007aef

000059cc <nrf_cc3xx_platform_init_no_rng>:
    59cc:	b510      	push	{r4, lr}
    59ce:	4c0a      	ldr	r4, [pc, #40]	; (59f8 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    59d0:	6823      	ldr	r3, [r4, #0]
    59d2:	b11b      	cbz	r3, 59dc <nrf_cc3xx_platform_init_no_rng+0x10>
    59d4:	2301      	movs	r3, #1
    59d6:	6023      	str	r3, [r4, #0]
    59d8:	2000      	movs	r0, #0
    59da:	bd10      	pop	{r4, pc}
    59dc:	f000 f8ce 	bl	5b7c <CC_LibInitNoRng>
    59e0:	2800      	cmp	r0, #0
    59e2:	d0f7      	beq.n	59d4 <nrf_cc3xx_platform_init_no_rng+0x8>
    59e4:	3801      	subs	r0, #1
    59e6:	2806      	cmp	r0, #6
    59e8:	d803      	bhi.n	59f2 <nrf_cc3xx_platform_init_no_rng+0x26>
    59ea:	4b04      	ldr	r3, [pc, #16]	; (59fc <nrf_cc3xx_platform_init_no_rng+0x30>)
    59ec:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    59f0:	bd10      	pop	{r4, pc}
    59f2:	4803      	ldr	r0, [pc, #12]	; (5a00 <nrf_cc3xx_platform_init_no_rng+0x34>)
    59f4:	bd10      	pop	{r4, pc}
    59f6:	bf00      	nop
    59f8:	20000a20 	.word	0x20000a20
    59fc:	00007160 	.word	0x00007160
    5a00:	ffff8ffe 	.word	0xffff8ffe

00005a04 <nrf_cc3xx_platform_abort>:
    5a04:	f3bf 8f4f 	dsb	sy
    5a08:	4905      	ldr	r1, [pc, #20]	; (5a20 <nrf_cc3xx_platform_abort+0x1c>)
    5a0a:	4b06      	ldr	r3, [pc, #24]	; (5a24 <nrf_cc3xx_platform_abort+0x20>)
    5a0c:	68ca      	ldr	r2, [r1, #12]
    5a0e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5a12:	4313      	orrs	r3, r2
    5a14:	60cb      	str	r3, [r1, #12]
    5a16:	f3bf 8f4f 	dsb	sy
    5a1a:	bf00      	nop
    5a1c:	e7fd      	b.n	5a1a <nrf_cc3xx_platform_abort+0x16>
    5a1e:	bf00      	nop
    5a20:	e000ed00 	.word	0xe000ed00
    5a24:	05fa0004 	.word	0x05fa0004

00005a28 <CC_PalAbort>:
    5a28:	b410      	push	{r4}
    5a2a:	4b09      	ldr	r3, [pc, #36]	; (5a50 <CC_PalAbort+0x28>)
    5a2c:	4909      	ldr	r1, [pc, #36]	; (5a54 <CC_PalAbort+0x2c>)
    5a2e:	4c0a      	ldr	r4, [pc, #40]	; (5a58 <CC_PalAbort+0x30>)
    5a30:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    5a34:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    5a38:	6849      	ldr	r1, [r1, #4]
    5a3a:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    5a3e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    5a42:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    5a46:	2300      	movs	r3, #0
    5a48:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    5a4c:	bc10      	pop	{r4}
    5a4e:	4708      	bx	r1
    5a50:	5002b000 	.word	0x5002b000
    5a54:	200000e8 	.word	0x200000e8
    5a58:	5002a000 	.word	0x5002a000

00005a5c <nrf_cc3xx_platform_set_abort>:
    5a5c:	e9d0 1200 	ldrd	r1, r2, [r0]
    5a60:	4b01      	ldr	r3, [pc, #4]	; (5a68 <nrf_cc3xx_platform_set_abort+0xc>)
    5a62:	e9c3 1200 	strd	r1, r2, [r3]
    5a66:	4770      	bx	lr
    5a68:	200000e8 	.word	0x200000e8

00005a6c <mutex_free>:
    5a6c:	b510      	push	{r4, lr}
    5a6e:	4604      	mov	r4, r0
    5a70:	b130      	cbz	r0, 5a80 <mutex_free+0x14>
    5a72:	6863      	ldr	r3, [r4, #4]
    5a74:	06db      	lsls	r3, r3, #27
    5a76:	d502      	bpl.n	5a7e <mutex_free+0x12>
    5a78:	2300      	movs	r3, #0
    5a7a:	6023      	str	r3, [r4, #0]
    5a7c:	6063      	str	r3, [r4, #4]
    5a7e:	bd10      	pop	{r4, pc}
    5a80:	4b02      	ldr	r3, [pc, #8]	; (5a8c <mutex_free+0x20>)
    5a82:	4803      	ldr	r0, [pc, #12]	; (5a90 <mutex_free+0x24>)
    5a84:	685b      	ldr	r3, [r3, #4]
    5a86:	4798      	blx	r3
    5a88:	e7f3      	b.n	5a72 <mutex_free+0x6>
    5a8a:	bf00      	nop
    5a8c:	200000e8 	.word	0x200000e8
    5a90:	0000717c 	.word	0x0000717c

00005a94 <mutex_lock>:
    5a94:	b1b0      	cbz	r0, 5ac4 <mutex_lock+0x30>
    5a96:	6843      	ldr	r3, [r0, #4]
    5a98:	b193      	cbz	r3, 5ac0 <mutex_lock+0x2c>
    5a9a:	06db      	lsls	r3, r3, #27
    5a9c:	d50e      	bpl.n	5abc <mutex_lock+0x28>
    5a9e:	2301      	movs	r3, #1
    5aa0:	e850 2f00 	ldrex	r2, [r0]
    5aa4:	4619      	mov	r1, r3
    5aa6:	e840 1c00 	strex	ip, r1, [r0]
    5aaa:	f09c 0f00 	teq	ip, #0
    5aae:	d1f7      	bne.n	5aa0 <mutex_lock+0xc>
    5ab0:	2a01      	cmp	r2, #1
    5ab2:	d0f5      	beq.n	5aa0 <mutex_lock+0xc>
    5ab4:	f3bf 8f5f 	dmb	sy
    5ab8:	2000      	movs	r0, #0
    5aba:	4770      	bx	lr
    5abc:	4803      	ldr	r0, [pc, #12]	; (5acc <mutex_lock+0x38>)
    5abe:	4770      	bx	lr
    5ac0:	4803      	ldr	r0, [pc, #12]	; (5ad0 <mutex_lock+0x3c>)
    5ac2:	4770      	bx	lr
    5ac4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5ac8:	4770      	bx	lr
    5aca:	bf00      	nop
    5acc:	ffff8fe9 	.word	0xffff8fe9
    5ad0:	ffff8fea 	.word	0xffff8fea

00005ad4 <mutex_unlock>:
    5ad4:	b168      	cbz	r0, 5af2 <mutex_unlock+0x1e>
    5ad6:	6843      	ldr	r3, [r0, #4]
    5ad8:	b13b      	cbz	r3, 5aea <mutex_unlock+0x16>
    5ada:	06db      	lsls	r3, r3, #27
    5adc:	d507      	bpl.n	5aee <mutex_unlock+0x1a>
    5ade:	f3bf 8f5f 	dmb	sy
    5ae2:	2300      	movs	r3, #0
    5ae4:	6003      	str	r3, [r0, #0]
    5ae6:	4618      	mov	r0, r3
    5ae8:	4770      	bx	lr
    5aea:	4803      	ldr	r0, [pc, #12]	; (5af8 <mutex_unlock+0x24>)
    5aec:	4770      	bx	lr
    5aee:	4803      	ldr	r0, [pc, #12]	; (5afc <mutex_unlock+0x28>)
    5af0:	4770      	bx	lr
    5af2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5af6:	4770      	bx	lr
    5af8:	ffff8fea 	.word	0xffff8fea
    5afc:	ffff8fe9 	.word	0xffff8fe9

00005b00 <mutex_init>:
    5b00:	b510      	push	{r4, lr}
    5b02:	4604      	mov	r4, r0
    5b04:	b120      	cbz	r0, 5b10 <mutex_init+0x10>
    5b06:	2200      	movs	r2, #0
    5b08:	2311      	movs	r3, #17
    5b0a:	6022      	str	r2, [r4, #0]
    5b0c:	6063      	str	r3, [r4, #4]
    5b0e:	bd10      	pop	{r4, pc}
    5b10:	4801      	ldr	r0, [pc, #4]	; (5b18 <mutex_init+0x18>)
    5b12:	f7ff ff89 	bl	5a28 <CC_PalAbort>
    5b16:	e7f6      	b.n	5b06 <mutex_init+0x6>
    5b18:	000071a4 	.word	0x000071a4

00005b1c <nrf_cc3xx_platform_set_mutexes>:
    5b1c:	b570      	push	{r4, r5, r6, lr}
    5b1e:	e9d0 2300 	ldrd	r2, r3, [r0]
    5b22:	4c13      	ldr	r4, [pc, #76]	; (5b70 <nrf_cc3xx_platform_set_mutexes+0x54>)
    5b24:	4d13      	ldr	r5, [pc, #76]	; (5b74 <nrf_cc3xx_platform_set_mutexes+0x58>)
    5b26:	6063      	str	r3, [r4, #4]
    5b28:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    5b2c:	e9c4 3002 	strd	r3, r0, [r4, #8]
    5b30:	6022      	str	r2, [r4, #0]
    5b32:	4b11      	ldr	r3, [pc, #68]	; (5b78 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    5b34:	6808      	ldr	r0, [r1, #0]
    5b36:	6018      	str	r0, [r3, #0]
    5b38:	6848      	ldr	r0, [r1, #4]
    5b3a:	6058      	str	r0, [r3, #4]
    5b3c:	6888      	ldr	r0, [r1, #8]
    5b3e:	6098      	str	r0, [r3, #8]
    5b40:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    5b44:	60d8      	str	r0, [r3, #12]
    5b46:	6119      	str	r1, [r3, #16]
    5b48:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    5b4c:	06db      	lsls	r3, r3, #27
    5b4e:	d50d      	bpl.n	5b6c <nrf_cc3xx_platform_set_mutexes+0x50>
    5b50:	2300      	movs	r3, #0
    5b52:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    5b56:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    5b5a:	f505 708a 	add.w	r0, r5, #276	; 0x114
    5b5e:	4790      	blx	r2
    5b60:	6823      	ldr	r3, [r4, #0]
    5b62:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    5b66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5b6a:	4718      	bx	r3
    5b6c:	bd70      	pop	{r4, r5, r6, pc}
    5b6e:	bf00      	nop
    5b70:	200000f8 	.word	0x200000f8
    5b74:	20000a38 	.word	0x20000a38
    5b78:	20000108 	.word	0x20000108

00005b7c <CC_LibInitNoRng>:
    5b7c:	b538      	push	{r3, r4, r5, lr}
    5b7e:	f000 f82f 	bl	5be0 <CC_HalInit>
    5b82:	b120      	cbz	r0, 5b8e <CC_LibInitNoRng+0x12>
    5b84:	2403      	movs	r4, #3
    5b86:	f000 f863 	bl	5c50 <CC_PalTerminate>
    5b8a:	4620      	mov	r0, r4
    5b8c:	bd38      	pop	{r3, r4, r5, pc}
    5b8e:	f000 f831 	bl	5bf4 <CC_PalInit>
    5b92:	b998      	cbnz	r0, 5bbc <CC_LibInitNoRng+0x40>
    5b94:	f000 f8ac 	bl	5cf0 <CC_PalPowerSaveModeSelect>
    5b98:	b998      	cbnz	r0, 5bc2 <CC_LibInitNoRng+0x46>
    5b9a:	4d0f      	ldr	r5, [pc, #60]	; (5bd8 <CC_LibInitNoRng+0x5c>)
    5b9c:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    5ba0:	0e1b      	lsrs	r3, r3, #24
    5ba2:	2bf0      	cmp	r3, #240	; 0xf0
    5ba4:	d108      	bne.n	5bb8 <CC_LibInitNoRng+0x3c>
    5ba6:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    5baa:	4b0c      	ldr	r3, [pc, #48]	; (5bdc <CC_LibInitNoRng+0x60>)
    5bac:	429a      	cmp	r2, r3
    5bae:	d00a      	beq.n	5bc6 <CC_LibInitNoRng+0x4a>
    5bb0:	2407      	movs	r4, #7
    5bb2:	f000 f817 	bl	5be4 <CC_HalTerminate>
    5bb6:	e7e6      	b.n	5b86 <CC_LibInitNoRng+0xa>
    5bb8:	2406      	movs	r4, #6
    5bba:	e7fa      	b.n	5bb2 <CC_LibInitNoRng+0x36>
    5bbc:	2404      	movs	r4, #4
    5bbe:	4620      	mov	r0, r4
    5bc0:	bd38      	pop	{r3, r4, r5, pc}
    5bc2:	2400      	movs	r4, #0
    5bc4:	e7f5      	b.n	5bb2 <CC_LibInitNoRng+0x36>
    5bc6:	2001      	movs	r0, #1
    5bc8:	f000 f892 	bl	5cf0 <CC_PalPowerSaveModeSelect>
    5bcc:	4604      	mov	r4, r0
    5bce:	2800      	cmp	r0, #0
    5bd0:	d1f7      	bne.n	5bc2 <CC_LibInitNoRng+0x46>
    5bd2:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    5bd6:	e7d8      	b.n	5b8a <CC_LibInitNoRng+0xe>
    5bd8:	5002b000 	.word	0x5002b000
    5bdc:	20e00000 	.word	0x20e00000

00005be0 <CC_HalInit>:
    5be0:	2000      	movs	r0, #0
    5be2:	4770      	bx	lr

00005be4 <CC_HalTerminate>:
    5be4:	2000      	movs	r0, #0
    5be6:	4770      	bx	lr

00005be8 <CC_HalMaskInterrupt>:
    5be8:	4b01      	ldr	r3, [pc, #4]	; (5bf0 <CC_HalMaskInterrupt+0x8>)
    5bea:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    5bee:	4770      	bx	lr
    5bf0:	5002b000 	.word	0x5002b000

00005bf4 <CC_PalInit>:
    5bf4:	b510      	push	{r4, lr}
    5bf6:	4811      	ldr	r0, [pc, #68]	; (5c3c <CC_PalInit+0x48>)
    5bf8:	f000 f848 	bl	5c8c <CC_PalMutexCreate>
    5bfc:	b100      	cbz	r0, 5c00 <CC_PalInit+0xc>
    5bfe:	bd10      	pop	{r4, pc}
    5c00:	480f      	ldr	r0, [pc, #60]	; (5c40 <CC_PalInit+0x4c>)
    5c02:	f000 f843 	bl	5c8c <CC_PalMutexCreate>
    5c06:	2800      	cmp	r0, #0
    5c08:	d1f9      	bne.n	5bfe <CC_PalInit+0xa>
    5c0a:	4c0e      	ldr	r4, [pc, #56]	; (5c44 <CC_PalInit+0x50>)
    5c0c:	4620      	mov	r0, r4
    5c0e:	f000 f83d 	bl	5c8c <CC_PalMutexCreate>
    5c12:	2800      	cmp	r0, #0
    5c14:	d1f3      	bne.n	5bfe <CC_PalInit+0xa>
    5c16:	4b0c      	ldr	r3, [pc, #48]	; (5c48 <CC_PalInit+0x54>)
    5c18:	480c      	ldr	r0, [pc, #48]	; (5c4c <CC_PalInit+0x58>)
    5c1a:	601c      	str	r4, [r3, #0]
    5c1c:	f000 f836 	bl	5c8c <CC_PalMutexCreate>
    5c20:	4601      	mov	r1, r0
    5c22:	2800      	cmp	r0, #0
    5c24:	d1eb      	bne.n	5bfe <CC_PalInit+0xa>
    5c26:	f000 f82d 	bl	5c84 <CC_PalDmaInit>
    5c2a:	4604      	mov	r4, r0
    5c2c:	b108      	cbz	r0, 5c32 <CC_PalInit+0x3e>
    5c2e:	4620      	mov	r0, r4
    5c30:	bd10      	pop	{r4, pc}
    5c32:	f000 f83f 	bl	5cb4 <CC_PalPowerSaveModeInit>
    5c36:	4620      	mov	r0, r4
    5c38:	e7fa      	b.n	5c30 <CC_PalInit+0x3c>
    5c3a:	bf00      	nop
    5c3c:	20000140 	.word	0x20000140
    5c40:	20000134 	.word	0x20000134
    5c44:	2000013c 	.word	0x2000013c
    5c48:	20000144 	.word	0x20000144
    5c4c:	20000138 	.word	0x20000138

00005c50 <CC_PalTerminate>:
    5c50:	b508      	push	{r3, lr}
    5c52:	4808      	ldr	r0, [pc, #32]	; (5c74 <CC_PalTerminate+0x24>)
    5c54:	f000 f824 	bl	5ca0 <CC_PalMutexDestroy>
    5c58:	4807      	ldr	r0, [pc, #28]	; (5c78 <CC_PalTerminate+0x28>)
    5c5a:	f000 f821 	bl	5ca0 <CC_PalMutexDestroy>
    5c5e:	4807      	ldr	r0, [pc, #28]	; (5c7c <CC_PalTerminate+0x2c>)
    5c60:	f000 f81e 	bl	5ca0 <CC_PalMutexDestroy>
    5c64:	4806      	ldr	r0, [pc, #24]	; (5c80 <CC_PalTerminate+0x30>)
    5c66:	f000 f81b 	bl	5ca0 <CC_PalMutexDestroy>
    5c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5c6e:	f000 b80b 	b.w	5c88 <CC_PalDmaTerminate>
    5c72:	bf00      	nop
    5c74:	20000140 	.word	0x20000140
    5c78:	20000134 	.word	0x20000134
    5c7c:	2000013c 	.word	0x2000013c
    5c80:	20000138 	.word	0x20000138

00005c84 <CC_PalDmaInit>:
    5c84:	2000      	movs	r0, #0
    5c86:	4770      	bx	lr

00005c88 <CC_PalDmaTerminate>:
    5c88:	4770      	bx	lr
    5c8a:	bf00      	nop

00005c8c <CC_PalMutexCreate>:
    5c8c:	b508      	push	{r3, lr}
    5c8e:	4b03      	ldr	r3, [pc, #12]	; (5c9c <CC_PalMutexCreate+0x10>)
    5c90:	6802      	ldr	r2, [r0, #0]
    5c92:	681b      	ldr	r3, [r3, #0]
    5c94:	6810      	ldr	r0, [r2, #0]
    5c96:	4798      	blx	r3
    5c98:	2000      	movs	r0, #0
    5c9a:	bd08      	pop	{r3, pc}
    5c9c:	200000f8 	.word	0x200000f8

00005ca0 <CC_PalMutexDestroy>:
    5ca0:	b508      	push	{r3, lr}
    5ca2:	4b03      	ldr	r3, [pc, #12]	; (5cb0 <CC_PalMutexDestroy+0x10>)
    5ca4:	6802      	ldr	r2, [r0, #0]
    5ca6:	685b      	ldr	r3, [r3, #4]
    5ca8:	6810      	ldr	r0, [r2, #0]
    5caa:	4798      	blx	r3
    5cac:	2000      	movs	r0, #0
    5cae:	bd08      	pop	{r3, pc}
    5cb0:	200000f8 	.word	0x200000f8

00005cb4 <CC_PalPowerSaveModeInit>:
    5cb4:	b570      	push	{r4, r5, r6, lr}
    5cb6:	4c09      	ldr	r4, [pc, #36]	; (5cdc <CC_PalPowerSaveModeInit+0x28>)
    5cb8:	4d09      	ldr	r5, [pc, #36]	; (5ce0 <CC_PalPowerSaveModeInit+0x2c>)
    5cba:	6920      	ldr	r0, [r4, #16]
    5cbc:	68ab      	ldr	r3, [r5, #8]
    5cbe:	4798      	blx	r3
    5cc0:	b118      	cbz	r0, 5cca <CC_PalPowerSaveModeInit+0x16>
    5cc2:	4b08      	ldr	r3, [pc, #32]	; (5ce4 <CC_PalPowerSaveModeInit+0x30>)
    5cc4:	4808      	ldr	r0, [pc, #32]	; (5ce8 <CC_PalPowerSaveModeInit+0x34>)
    5cc6:	685b      	ldr	r3, [r3, #4]
    5cc8:	4798      	blx	r3
    5cca:	4a08      	ldr	r2, [pc, #32]	; (5cec <CC_PalPowerSaveModeInit+0x38>)
    5ccc:	68eb      	ldr	r3, [r5, #12]
    5cce:	6920      	ldr	r0, [r4, #16]
    5cd0:	2100      	movs	r1, #0
    5cd2:	6011      	str	r1, [r2, #0]
    5cd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5cd8:	4718      	bx	r3
    5cda:	bf00      	nop
    5cdc:	20000108 	.word	0x20000108
    5ce0:	200000f8 	.word	0x200000f8
    5ce4:	200000e8 	.word	0x200000e8
    5ce8:	000071c8 	.word	0x000071c8
    5cec:	20000a34 	.word	0x20000a34

00005cf0 <CC_PalPowerSaveModeSelect>:
    5cf0:	b570      	push	{r4, r5, r6, lr}
    5cf2:	4d1b      	ldr	r5, [pc, #108]	; (5d60 <CC_PalPowerSaveModeSelect+0x70>)
    5cf4:	4e1b      	ldr	r6, [pc, #108]	; (5d64 <CC_PalPowerSaveModeSelect+0x74>)
    5cf6:	4604      	mov	r4, r0
    5cf8:	68b2      	ldr	r2, [r6, #8]
    5cfa:	6928      	ldr	r0, [r5, #16]
    5cfc:	4790      	blx	r2
    5cfe:	b9f8      	cbnz	r0, 5d40 <CC_PalPowerSaveModeSelect+0x50>
    5d00:	b15c      	cbz	r4, 5d1a <CC_PalPowerSaveModeSelect+0x2a>
    5d02:	4c19      	ldr	r4, [pc, #100]	; (5d68 <CC_PalPowerSaveModeSelect+0x78>)
    5d04:	6823      	ldr	r3, [r4, #0]
    5d06:	b1b3      	cbz	r3, 5d36 <CC_PalPowerSaveModeSelect+0x46>
    5d08:	2b01      	cmp	r3, #1
    5d0a:	d01b      	beq.n	5d44 <CC_PalPowerSaveModeSelect+0x54>
    5d0c:	3b01      	subs	r3, #1
    5d0e:	6023      	str	r3, [r4, #0]
    5d10:	6928      	ldr	r0, [r5, #16]
    5d12:	68f3      	ldr	r3, [r6, #12]
    5d14:	4798      	blx	r3
    5d16:	2000      	movs	r0, #0
    5d18:	bd70      	pop	{r4, r5, r6, pc}
    5d1a:	4c13      	ldr	r4, [pc, #76]	; (5d68 <CC_PalPowerSaveModeSelect+0x78>)
    5d1c:	6821      	ldr	r1, [r4, #0]
    5d1e:	b941      	cbnz	r1, 5d32 <CC_PalPowerSaveModeSelect+0x42>
    5d20:	4b12      	ldr	r3, [pc, #72]	; (5d6c <CC_PalPowerSaveModeSelect+0x7c>)
    5d22:	2201      	movs	r2, #1
    5d24:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    5d28:	4a11      	ldr	r2, [pc, #68]	; (5d70 <CC_PalPowerSaveModeSelect+0x80>)
    5d2a:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    5d2e:	2b00      	cmp	r3, #0
    5d30:	d1fb      	bne.n	5d2a <CC_PalPowerSaveModeSelect+0x3a>
    5d32:	3101      	adds	r1, #1
    5d34:	6021      	str	r1, [r4, #0]
    5d36:	68f3      	ldr	r3, [r6, #12]
    5d38:	6928      	ldr	r0, [r5, #16]
    5d3a:	4798      	blx	r3
    5d3c:	2000      	movs	r0, #0
    5d3e:	bd70      	pop	{r4, r5, r6, pc}
    5d40:	480c      	ldr	r0, [pc, #48]	; (5d74 <CC_PalPowerSaveModeSelect+0x84>)
    5d42:	bd70      	pop	{r4, r5, r6, pc}
    5d44:	4a0a      	ldr	r2, [pc, #40]	; (5d70 <CC_PalPowerSaveModeSelect+0x80>)
    5d46:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    5d4a:	2b00      	cmp	r3, #0
    5d4c:	d1fb      	bne.n	5d46 <CC_PalPowerSaveModeSelect+0x56>
    5d4e:	4a07      	ldr	r2, [pc, #28]	; (5d6c <CC_PalPowerSaveModeSelect+0x7c>)
    5d50:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    5d54:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    5d58:	f7ff ff46 	bl	5be8 <CC_HalMaskInterrupt>
    5d5c:	6823      	ldr	r3, [r4, #0]
    5d5e:	e7d5      	b.n	5d0c <CC_PalPowerSaveModeSelect+0x1c>
    5d60:	20000108 	.word	0x20000108
    5d64:	200000f8 	.word	0x200000f8
    5d68:	20000a34 	.word	0x20000a34
    5d6c:	5002a000 	.word	0x5002a000
    5d70:	5002b000 	.word	0x5002b000
    5d74:	ffff8fe9 	.word	0xffff8fe9

00005d78 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    5d78:	4770      	bx	lr

00005d7a <gpio_pin_configure_dt>:
{
    5d7a:	b4f0      	push	{r4, r5, r6, r7}
    5d7c:	4602      	mov	r2, r0
	return gpio_pin_configure(spec->port,
    5d7e:	6800      	ldr	r0, [r0, #0]
				  spec->dt_flags | extra_flags);
    5d80:	88d3      	ldrh	r3, [r2, #6]
	return gpio_pin_configure(spec->port,
    5d82:	7916      	ldrb	r6, [r2, #4]
    5d84:	430b      	orrs	r3, r1
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    5d86:	02dc      	lsls	r4, r3, #11
	const struct gpio_driver_api *api =
    5d88:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
    5d8a:	6901      	ldr	r1, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    5d8c:	d506      	bpl.n	5d9c <gpio_pin_configure_dt+0x22>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    5d8e:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
    5d92:	d003      	beq.n	5d9c <gpio_pin_configure_dt+0x22>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    5d94:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    5d96:	bf48      	it	mi
    5d98:	f483 2340 	eormi.w	r3, r3, #786432	; 0xc0000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5d9c:	680c      	ldr	r4, [r1, #0]
    5d9e:	2501      	movs	r5, #1
    5da0:	40b5      	lsls	r5, r6
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    5da2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    5da6:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5da8:	bf4c      	ite	mi
    5daa:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    5dac:	43ac      	bicpl	r4, r5
    5dae:	600c      	str	r4, [r1, #0]
	return api->pin_configure(port, pin, flags);
    5db0:	683b      	ldr	r3, [r7, #0]
    5db2:	4631      	mov	r1, r6
}
    5db4:	bcf0      	pop	{r4, r5, r6, r7}
	return api->pin_configure(port, pin, flags);
    5db6:	4718      	bx	r3

00005db8 <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_exteral_formatter_func formatter,
		       void *ctx, void *packaged)
{
    5db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5dbc:	4607      	mov	r7, r0
    5dbe:	460e      	mov	r6, r1
    5dc0:	4690      	mov	r8, r2
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
    5dc2:	461d      	mov	r5, r3
    5dc4:	b30b      	cbz	r3, 5e0a <cbpprintf_external+0x52>
	s_nbr     = buf[1];
	ros_nbr   = buf[2];
	rws_nbr   = buf[3];

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    5dc6:	7818      	ldrb	r0, [r3, #0]
	ros_nbr   = buf[2];
    5dc8:	789c      	ldrb	r4, [r3, #2]
	s_nbr     = buf[1];
    5dca:	f893 a001 	ldrb.w	sl, [r3, #1]
	rws_nbr   = buf[3];
    5dce:	78db      	ldrb	r3, [r3, #3]
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    5dd0:	441c      	add	r4, r3
    5dd2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
    5dd6:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
    5dd8:	f04f 0900 	mov.w	r9, #0
    5ddc:	45d1      	cmp	r9, sl
    5dde:	d308      	bcc.n	5df2 <cbpprintf_external+0x3a>
	return formatter(out, ctx, fmt, u.ap);
    5de0:	686a      	ldr	r2, [r5, #4]
    5de2:	f105 0308 	add.w	r3, r5, #8
    5de6:	4641      	mov	r1, r8
    5de8:	4638      	mov	r0, r7
    5dea:	46b4      	mov	ip, r6
	/* skip past format string pointer */
	buf += sizeof(char *) * 2;

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
}
    5dec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    5df0:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    5df2:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    5df6:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		s += strlen(s) + 1;
    5dfa:	4620      	mov	r0, r4
    5dfc:	f000 f9fe 	bl	61fc <strlen>
    5e00:	3001      	adds	r0, #1
    5e02:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    5e04:	f109 0901 	add.w	r9, r9, #1
    5e08:	e7e8      	b.n	5ddc <cbpprintf_external+0x24>
}
    5e0a:	f06f 0015 	mvn.w	r0, #21
    5e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00005e12 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    5e12:	4603      	mov	r3, r0
    5e14:	b158      	cbz	r0, 5e2e <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5e16:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    5e18:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    5e1c:	2a01      	cmp	r2, #1
    5e1e:	d003      	beq.n	5e28 <sys_notify_validate+0x16>
    5e20:	2a03      	cmp	r2, #3
    5e22:	d104      	bne.n	5e2e <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    5e24:	6802      	ldr	r2, [r0, #0]
    5e26:	b112      	cbz	r2, 5e2e <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    5e28:	2000      	movs	r0, #0
    5e2a:	6098      	str	r0, [r3, #8]
    5e2c:	4770      	bx	lr
		return -EINVAL;
    5e2e:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    5e32:	4770      	bx	lr

00005e34 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5e34:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    5e36:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    5e38:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    5e3c:	2a03      	cmp	r2, #3
    5e3e:	f04f 0200 	mov.w	r2, #0
{
    5e42:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    5e44:	bf0c      	ite	eq
    5e46:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    5e48:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    5e4a:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    5e4c:	4770      	bx	lr

00005e4e <arch_printk_char_out>:
}
    5e4e:	2000      	movs	r0, #0
    5e50:	4770      	bx	lr

00005e52 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    5e52:	b40f      	push	{r0, r1, r2, r3}
    5e54:	b507      	push	{r0, r1, r2, lr}
    5e56:	a904      	add	r1, sp, #16
    5e58:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    5e5c:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    5e5e:	f000 f91b 	bl	6098 <z_log_vprintk>

	vprintk(fmt, ap);

	va_end(ap);
}
    5e62:	b003      	add	sp, #12
    5e64:	f85d eb04 	ldr.w	lr, [sp], #4
    5e68:	b004      	add	sp, #16
    5e6a:	4770      	bx	lr

00005e6c <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5e6c:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    5e6e:	f013 0307 	ands.w	r3, r3, #7
    5e72:	d105      	bne.n	5e80 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    5e74:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    5e76:	2b00      	cmp	r3, #0
    5e78:	bf0c      	ite	eq
    5e7a:	2000      	moveq	r0, #0
    5e7c:	2003      	movne	r0, #3
    5e7e:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    5e80:	2b02      	cmp	r3, #2
    5e82:	d105      	bne.n	5e90 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    5e84:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    5e86:	2b00      	cmp	r3, #0
    5e88:	bf14      	ite	ne
    5e8a:	2000      	movne	r0, #0
    5e8c:	2004      	moveq	r0, #4
    5e8e:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    5e90:	2b01      	cmp	r3, #1
    5e92:	d105      	bne.n	5ea0 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    5e94:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    5e96:	2b00      	cmp	r3, #0
    5e98:	bf0c      	ite	eq
    5e9a:	2000      	moveq	r0, #0
    5e9c:	2005      	movne	r0, #5
    5e9e:	4770      	bx	lr
	int evt = EVT_NOP;
    5ea0:	2000      	movs	r0, #0
}
    5ea2:	4770      	bx	lr

00005ea4 <notify_one>:
{
    5ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5ea8:	460d      	mov	r5, r1
    5eaa:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5eac:	4619      	mov	r1, r3
    5eae:	1d28      	adds	r0, r5, #4
{
    5eb0:	4690      	mov	r8, r2
    5eb2:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5eb4:	f7ff ffbe 	bl	5e34 <sys_notify_finalize>
	if (cb) {
    5eb8:	4604      	mov	r4, r0
    5eba:	b138      	cbz	r0, 5ecc <notify_one+0x28>
		cb(mgr, cli, state, res);
    5ebc:	4633      	mov	r3, r6
    5ebe:	4642      	mov	r2, r8
    5ec0:	4629      	mov	r1, r5
    5ec2:	4638      	mov	r0, r7
    5ec4:	46a4      	mov	ip, r4
}
    5ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    5eca:	4760      	bx	ip
}
    5ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005ed0 <transition_complete>:
{
    5ed0:	b410      	push	{r4}
	__asm__ volatile(
    5ed2:	f04f 0420 	mov.w	r4, #32
    5ed6:	f3ef 8211 	mrs	r2, BASEPRI
    5eda:	f384 8812 	msr	BASEPRI_MAX, r4
    5ede:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    5ee2:	6141      	str	r1, [r0, #20]
}
    5ee4:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    5ee6:	2101      	movs	r1, #1
    5ee8:	f7fa bda2 	b.w	a30 <process_event>

00005eec <validate_args>:
{
    5eec:	b510      	push	{r4, lr}
    5eee:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    5ef0:	b140      	cbz	r0, 5f04 <validate_args+0x18>
    5ef2:	b139      	cbz	r1, 5f04 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    5ef4:	1d08      	adds	r0, r1, #4
    5ef6:	f7ff ff8c 	bl	5e12 <sys_notify_validate>
	if ((rv == 0)
    5efa:	b928      	cbnz	r0, 5f08 <validate_args+0x1c>
	    && ((cli->notify.flags
    5efc:	68a3      	ldr	r3, [r4, #8]
    5efe:	f033 0303 	bics.w	r3, r3, #3
    5f02:	d001      	beq.n	5f08 <validate_args+0x1c>
		rv = -EINVAL;
    5f04:	f06f 0015 	mvn.w	r0, #21
}
    5f08:	bd10      	pop	{r4, pc}

00005f0a <onoff_manager_init>:
{
    5f0a:	b538      	push	{r3, r4, r5, lr}
    5f0c:	460c      	mov	r4, r1
	if ((mgr == NULL)
    5f0e:	4605      	mov	r5, r0
    5f10:	b158      	cbz	r0, 5f2a <onoff_manager_init+0x20>
	    || (transitions == NULL)
    5f12:	b151      	cbz	r1, 5f2a <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    5f14:	680b      	ldr	r3, [r1, #0]
    5f16:	b143      	cbz	r3, 5f2a <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    5f18:	684b      	ldr	r3, [r1, #4]
    5f1a:	b133      	cbz	r3, 5f2a <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    5f1c:	221c      	movs	r2, #28
    5f1e:	2100      	movs	r1, #0
    5f20:	f000 f987 	bl	6232 <memset>
    5f24:	612c      	str	r4, [r5, #16]
	return 0;
    5f26:	2000      	movs	r0, #0
}
    5f28:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    5f2a:	f06f 0015 	mvn.w	r0, #21
    5f2e:	e7fb      	b.n	5f28 <onoff_manager_init+0x1e>

00005f30 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    5f30:	b570      	push	{r4, r5, r6, lr}
    5f32:	4604      	mov	r4, r0
    5f34:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    5f36:	f7ff ffd9 	bl	5eec <validate_args>

	if (rv < 0) {
    5f3a:	1e05      	subs	r5, r0, #0
    5f3c:	db31      	blt.n	5fa2 <onoff_request+0x72>
    5f3e:	f04f 0320 	mov.w	r3, #32
    5f42:	f3ef 8111 	mrs	r1, BASEPRI
    5f46:	f383 8812 	msr	BASEPRI_MAX, r3
    5f4a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    5f4e:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5f50:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    5f52:	f64f 75ff 	movw	r5, #65535	; 0xffff
    5f56:	42ab      	cmp	r3, r5
    5f58:	f000 0207 	and.w	r2, r0, #7
    5f5c:	d02e      	beq.n	5fbc <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    5f5e:	2a02      	cmp	r2, #2
    5f60:	d10e      	bne.n	5f80 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    5f62:	3301      	adds	r3, #1
    5f64:	8363      	strh	r3, [r4, #26]
	rv = state;
    5f66:	4615      	mov	r5, r2
		notify = true;
    5f68:	2301      	movs	r3, #1
	__asm__ volatile(
    5f6a:	f381 8811 	msr	BASEPRI, r1
    5f6e:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    5f72:	b1b3      	cbz	r3, 5fa2 <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    5f74:	2300      	movs	r3, #0
    5f76:	4631      	mov	r1, r6
    5f78:	4620      	mov	r0, r4
    5f7a:	f7ff ff93 	bl	5ea4 <notify_one>
    5f7e:	e010      	b.n	5fa2 <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    5f80:	0783      	lsls	r3, r0, #30
    5f82:	d001      	beq.n	5f88 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    5f84:	2a06      	cmp	r2, #6
    5f86:	d10e      	bne.n	5fa6 <onoff_request+0x76>
	parent->next = child;
    5f88:	2300      	movs	r3, #0
    5f8a:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    5f8c:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    5f8e:	b993      	cbnz	r3, 5fb6 <onoff_request+0x86>
	list->head = node;
    5f90:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    5f94:	4615      	mov	r5, r2
    5f96:	b962      	cbnz	r2, 5fb2 <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    5f98:	460a      	mov	r2, r1
    5f9a:	4620      	mov	r0, r4
    5f9c:	2102      	movs	r1, #2
    5f9e:	f7fa fd47 	bl	a30 <process_event>
		}
	}

	return rv;
}
    5fa2:	4628      	mov	r0, r5
    5fa4:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    5fa6:	2a05      	cmp	r2, #5
    5fa8:	bf0c      	ite	eq
    5faa:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    5fae:	f06f 0504 	mvnne.w	r5, #4
    5fb2:	2300      	movs	r3, #0
    5fb4:	e7d9      	b.n	5f6a <onoff_request+0x3a>
	parent->next = child;
    5fb6:	601e      	str	r6, [r3, #0]
	list->tail = node;
    5fb8:	6066      	str	r6, [r4, #4]
}
    5fba:	e7eb      	b.n	5f94 <onoff_request+0x64>
		rv = -EAGAIN;
    5fbc:	f06f 050a 	mvn.w	r5, #10
    5fc0:	e7f7      	b.n	5fb2 <onoff_request+0x82>

00005fc2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    5fc2:	4604      	mov	r4, r0
    5fc4:	b508      	push	{r3, lr}
    5fc6:	4608      	mov	r0, r1
    5fc8:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    5fca:	461a      	mov	r2, r3
    5fcc:	47a0      	blx	r4
	return z_impl_z_current_get();
    5fce:	f7ff fb47 	bl	5660 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    5fd2:	f7fc fc3d 	bl	2850 <z_impl_k_thread_abort>

00005fd6 <encode_uint>:
{
    5fd6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5fda:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    5fdc:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    5fde:	2b6f      	cmp	r3, #111	; 0x6f
{
    5fe0:	4680      	mov	r8, r0
    5fe2:	460f      	mov	r7, r1
    5fe4:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    5fe6:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    5fea:	d029      	beq.n	6040 <encode_uint+0x6a>
    5fec:	d824      	bhi.n	6038 <encode_uint+0x62>
		return 16;
    5fee:	2b58      	cmp	r3, #88	; 0x58
    5ff0:	bf14      	ite	ne
    5ff2:	260a      	movne	r6, #10
    5ff4:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    5ff6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    5ffa:	4632      	mov	r2, r6
    5ffc:	2300      	movs	r3, #0
    5ffe:	4640      	mov	r0, r8
    6000:	4639      	mov	r1, r7
    6002:	f7fa f87d 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6006:	2a09      	cmp	r2, #9
    6008:	b2d4      	uxtb	r4, r2
    600a:	d81e      	bhi.n	604a <encode_uint+0x74>
    600c:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    600e:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6010:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    6012:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6016:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    601a:	d301      	bcc.n	6020 <encode_uint+0x4a>
    601c:	45d1      	cmp	r9, sl
    601e:	d811      	bhi.n	6044 <encode_uint+0x6e>
	if (conv->flag_hash) {
    6020:	782b      	ldrb	r3, [r5, #0]
    6022:	069b      	lsls	r3, r3, #26
    6024:	d505      	bpl.n	6032 <encode_uint+0x5c>
		if (radix == 8) {
    6026:	2e08      	cmp	r6, #8
    6028:	d115      	bne.n	6056 <encode_uint+0x80>
			conv->altform_0 = true;
    602a:	78ab      	ldrb	r3, [r5, #2]
    602c:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    6030:	70ab      	strb	r3, [r5, #2]
}
    6032:	4648      	mov	r0, r9
    6034:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    6038:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    603c:	2b70      	cmp	r3, #112	; 0x70
    603e:	e7d7      	b.n	5ff0 <encode_uint+0x1a>
	switch (specifier) {
    6040:	2608      	movs	r6, #8
    6042:	e7d8      	b.n	5ff6 <encode_uint+0x20>
		value /= radix;
    6044:	4680      	mov	r8, r0
    6046:	460f      	mov	r7, r1
    6048:	e7d7      	b.n	5ffa <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    604a:	f1bb 0f19 	cmp.w	fp, #25
    604e:	bf94      	ite	ls
    6050:	3437      	addls	r4, #55	; 0x37
    6052:	3457      	addhi	r4, #87	; 0x57
    6054:	e7db      	b.n	600e <encode_uint+0x38>
		} else if (radix == 16) {
    6056:	2e10      	cmp	r6, #16
    6058:	d1eb      	bne.n	6032 <encode_uint+0x5c>
			conv->altform_0c = true;
    605a:	78ab      	ldrb	r3, [r5, #2]
    605c:	f043 0310 	orr.w	r3, r3, #16
    6060:	e7e6      	b.n	6030 <encode_uint+0x5a>

00006062 <outs>:
{
    6062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6066:	4607      	mov	r7, r0
    6068:	4688      	mov	r8, r1
    606a:	4615      	mov	r5, r2
    606c:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    606e:	4614      	mov	r4, r2
    6070:	42b4      	cmp	r4, r6
    6072:	eba4 0005 	sub.w	r0, r4, r5
    6076:	d302      	bcc.n	607e <outs+0x1c>
    6078:	b93e      	cbnz	r6, 608a <outs+0x28>
    607a:	7823      	ldrb	r3, [r4, #0]
    607c:	b12b      	cbz	r3, 608a <outs+0x28>
		int rc = out((int)*sp++, ctx);
    607e:	f814 0b01 	ldrb.w	r0, [r4], #1
    6082:	4641      	mov	r1, r8
    6084:	47b8      	blx	r7
		if (rc < 0) {
    6086:	2800      	cmp	r0, #0
    6088:	daf2      	bge.n	6070 <outs+0xe>
}
    608a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000608e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    608e:	4770      	bx	lr

00006090 <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    6090:	f000 ba76 	b.w	6580 <sys_clock_cycle_get_32>

00006094 <dummy_timestamp>:
    6094:	2000      	movs	r0, #0
    6096:	4770      	bx	lr

00006098 <z_log_vprintk>:
{
    6098:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    609a:	2300      	movs	r3, #0
    609c:	e9cd 0102 	strd	r0, r1, [sp, #8]
    60a0:	e9cd 3300 	strd	r3, r3, [sp]
    60a4:	461a      	mov	r2, r3
    60a6:	4619      	mov	r1, r3
    60a8:	4618      	mov	r0, r3
    60aa:	f7fb fc03 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    60ae:	b005      	add	sp, #20
    60b0:	f85d fb04 	ldr.w	pc, [sp], #4

000060b4 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    60b4:	b508      	push	{r3, lr}
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    60b6:	f7fb f9a5 	bl	1404 <log_init>
	}

	return 0;
}
    60ba:	2000      	movs	r0, #0
    60bc:	bd08      	pop	{r3, pc}

000060be <z_log_get_tag>:
}
    60be:	2000      	movs	r0, #0
    60c0:	4770      	bx	lr

000060c2 <out_func>:
{
    60c2:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    60c4:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
    60c8:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    60cc:	6852      	ldr	r2, [r2, #4]
    60ce:	2101      	movs	r1, #1
    60d0:	f10d 0007 	add.w	r0, sp, #7
    60d4:	4798      	blx	r3
}
    60d6:	2000      	movs	r0, #0
    60d8:	b003      	add	sp, #12
    60da:	f85d fb04 	ldr.w	pc, [sp], #4

000060de <cr_out_func>:
{
    60de:	b538      	push	{r3, r4, r5, lr}
    60e0:	4605      	mov	r5, r0
    60e2:	460c      	mov	r4, r1
	out_func(c, ctx);
    60e4:	f7ff ffed 	bl	60c2 <out_func>
	if (c == '\n') {
    60e8:	2d0a      	cmp	r5, #10
    60ea:	d103      	bne.n	60f4 <cr_out_func+0x16>
		out_func((int)'\r', ctx);
    60ec:	4621      	mov	r1, r4
    60ee:	200d      	movs	r0, #13
    60f0:	f7ff ffe7 	bl	60c2 <out_func>
}
    60f4:	2000      	movs	r0, #0
    60f6:	bd38      	pop	{r3, r4, r5, pc}

000060f8 <buffer_write>:
{
    60f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60fa:	4606      	mov	r6, r0
    60fc:	460d      	mov	r5, r1
    60fe:	4614      	mov	r4, r2
    6100:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    6102:	4621      	mov	r1, r4
    6104:	4628      	mov	r0, r5
    6106:	463a      	mov	r2, r7
    6108:	47b0      	blx	r6
	} while (len != 0);
    610a:	1a24      	subs	r4, r4, r0
		buf += processed;
    610c:	4405      	add	r5, r0
	} while (len != 0);
    610e:	d1f8      	bne.n	6102 <buffer_write+0xa>
}
    6110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006112 <log_output_flush>:
		     output->control_block->offset,
    6112:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    6114:	6881      	ldr	r1, [r0, #8]
{
    6116:	b510      	push	{r4, lr}
    6118:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    611a:	e9d2 2300 	ldrd	r2, r3, [r2]
    611e:	6800      	ldr	r0, [r0, #0]
    6120:	f7ff ffea 	bl	60f8 <buffer_write>
	output->control_block->offset = 0;
    6124:	6863      	ldr	r3, [r4, #4]
    6126:	2200      	movs	r2, #0
    6128:	601a      	str	r2, [r3, #0]
}
    612a:	bd10      	pop	{r4, pc}

0000612c <z_log_msg2_finalize>:
{
    612c:	b570      	push	{r4, r5, r6, lr}
    612e:	460e      	mov	r6, r1
    6130:	4615      	mov	r5, r2
    6132:	4619      	mov	r1, r3
	if (!msg) {
    6134:	4604      	mov	r4, r0
    6136:	b918      	cbnz	r0, 6140 <z_log_msg2_finalize+0x14>
}
    6138:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    613c:	f7fb b9b4 	b.w	14a8 <z_log_dropped>
	if (data) {
    6140:	b143      	cbz	r3, 6154 <z_log_msg2_finalize+0x28>
		uint8_t *d = msg->data + desc.package_len;
    6142:	f100 0310 	add.w	r3, r0, #16
    6146:	f3c2 2049 	ubfx	r0, r2, #9, #10
		memcpy(d, data, desc.data_len);
    614a:	4418      	add	r0, r3
    614c:	f3c2 42cb 	ubfx	r2, r2, #19, #12
    6150:	f000 f864 	bl	621c <memcpy>
	msg->hdr.source = source;
    6154:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg2_commit(msg);
    6158:	4620      	mov	r0, r4
}
    615a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg2_commit(msg);
    615e:	f7fb b9c1 	b.w	14e4 <z_log_msg2_commit>

00006162 <abort_function>:
{
    6162:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    6164:	2000      	movs	r0, #0
    6166:	f7fb f905 	bl	1374 <sys_reboot>

0000616a <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    616a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    616c:	ab0b      	add	r3, sp, #44	; 0x2c
    616e:	9305      	str	r3, [sp, #20]
    6170:	9303      	str	r3, [sp, #12]
    6172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6174:	9302      	str	r3, [sp, #8]
    6176:	2300      	movs	r3, #0
    6178:	e9cd 3300 	strd	r3, r3, [sp]
    617c:	2201      	movs	r2, #1
    617e:	4618      	mov	r0, r3
    6180:	f7fb fb98 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    6184:	b007      	add	sp, #28
    6186:	f85d fb04 	ldr.w	pc, [sp], #4

0000618a <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    618a:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    618c:	6800      	ldr	r0, [r0, #0]
    618e:	f7fb beb9 	b.w	1f04 <z_arm_fatal_error>

00006192 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    6192:	2100      	movs	r1, #0
    6194:	2001      	movs	r0, #1
    6196:	f7fb beb5 	b.w	1f04 <z_arm_fatal_error>

0000619a <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    619a:	b508      	push	{r3, lr}
	handler();
    619c:	f7fb ff38 	bl	2010 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    61a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    61a4:	f7fc b810 	b.w	21c8 <z_arm_exc_exit>

000061a8 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    61a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    61aa:	ab0b      	add	r3, sp, #44	; 0x2c
    61ac:	9305      	str	r3, [sp, #20]
    61ae:	9303      	str	r3, [sp, #12]
    61b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    61b2:	9302      	str	r3, [sp, #8]
    61b4:	2300      	movs	r3, #0
    61b6:	e9cd 3300 	strd	r3, r3, [sp]
    61ba:	2201      	movs	r2, #1
    61bc:	4618      	mov	r0, r3
    61be:	f7fb fb79 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    61c2:	b007      	add	sp, #28
    61c4:	f85d fb04 	ldr.w	pc, [sp], #4

000061c8 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    61c8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    61ca:	ab0b      	add	r3, sp, #44	; 0x2c
    61cc:	9305      	str	r3, [sp, #20]
    61ce:	9303      	str	r3, [sp, #12]
    61d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    61d2:	9302      	str	r3, [sp, #8]
    61d4:	2300      	movs	r3, #0
    61d6:	e9cd 3300 	strd	r3, r3, [sp]
    61da:	2201      	movs	r2, #1
    61dc:	4618      	mov	r0, r3
    61de:	f7fb fb69 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    61e2:	b007      	add	sp, #28
    61e4:	f85d fb04 	ldr.w	pc, [sp], #4

000061e8 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    61e8:	3901      	subs	r1, #1
    61ea:	4603      	mov	r3, r0
    61ec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    61f0:	b90a      	cbnz	r2, 61f6 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    61f2:	701a      	strb	r2, [r3, #0]

	return dest;
}
    61f4:	4770      	bx	lr
		*d = *s;
    61f6:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    61fa:	e7f7      	b.n	61ec <strcpy+0x4>

000061fc <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    61fc:	4603      	mov	r3, r0
	size_t n = 0;
    61fe:	2000      	movs	r0, #0

	while (*s != '\0') {
    6200:	5c1a      	ldrb	r2, [r3, r0]
    6202:	b902      	cbnz	r2, 6206 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    6204:	4770      	bx	lr
		n++;
    6206:	3001      	adds	r0, #1
    6208:	e7fa      	b.n	6200 <strlen+0x4>

0000620a <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    620a:	4603      	mov	r3, r0
	size_t n = 0;
    620c:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    620e:	5c1a      	ldrb	r2, [r3, r0]
    6210:	b10a      	cbz	r2, 6216 <strnlen+0xc>
    6212:	4288      	cmp	r0, r1
    6214:	d100      	bne.n	6218 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    6216:	4770      	bx	lr
		n++;
    6218:	3001      	adds	r0, #1
    621a:	e7f8      	b.n	620e <strnlen+0x4>

0000621c <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    621c:	b510      	push	{r4, lr}
    621e:	1e43      	subs	r3, r0, #1
    6220:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    6222:	4291      	cmp	r1, r2
    6224:	d100      	bne.n	6228 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    6226:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    6228:	f811 4b01 	ldrb.w	r4, [r1], #1
    622c:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    6230:	e7f7      	b.n	6222 <memcpy+0x6>

00006232 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    6232:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    6234:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    6236:	4603      	mov	r3, r0
	while (n > 0) {
    6238:	4293      	cmp	r3, r2
    623a:	d100      	bne.n	623e <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    623c:	4770      	bx	lr
		*(d_byte++) = c_byte;
    623e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    6242:	e7f9      	b.n	6238 <memset+0x6>

00006244 <_stdout_hook_default>:
}
    6244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6248:	4770      	bx	lr

0000624a <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    624a:	2806      	cmp	r0, #6
    624c:	d108      	bne.n	6260 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    624e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6252:	2201      	movs	r2, #1
    6254:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    6258:	f3bf 8f4f 	dsb	sy
        __WFE();
    625c:	bf20      	wfe
    while (true)
    625e:	e7fd      	b.n	625c <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    6260:	4770      	bx	lr

00006262 <pm_state_exit_post_ops>:
    6262:	2300      	movs	r3, #0
    6264:	f383 8811 	msr	BASEPRI, r3
    6268:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    626c:	4770      	bx	lr

0000626e <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    626e:	6903      	ldr	r3, [r0, #16]
    6270:	b2c9      	uxtb	r1, r1
    6272:	220c      	movs	r2, #12
    6274:	fb01 3302 	mla	r3, r1, r2, r3
    6278:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    627a:	f000 0007 	and.w	r0, r0, #7
    627e:	4770      	bx	lr

00006280 <set_on_state>:
	__asm__ volatile(
    6280:	f04f 0320 	mov.w	r3, #32
    6284:	f3ef 8211 	mrs	r2, BASEPRI
    6288:	f383 8812 	msr	BASEPRI_MAX, r3
    628c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    6290:	6803      	ldr	r3, [r0, #0]
    6292:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    6296:	f043 0302 	orr.w	r3, r3, #2
    629a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    629c:	f382 8811 	msr	BASEPRI, r2
    62a0:	f3bf 8f6f 	isb	sy
}
    62a4:	4770      	bx	lr

000062a6 <stop>:
{
    62a6:	4603      	mov	r3, r0
    62a8:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    62aa:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    62ac:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    62ae:	f04f 0420 	mov.w	r4, #32
    62b2:	f3ef 8611 	mrs	r6, BASEPRI
    62b6:	f384 8812 	msr	BASEPRI_MAX, r4
    62ba:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    62be:	250c      	movs	r5, #12
    62c0:	fb05 0401 	mla	r4, r5, r1, r0
    62c4:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    62c6:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    62ca:	d001      	beq.n	62d0 <stop+0x2a>
    62cc:	42a2      	cmp	r2, r4
    62ce:	d111      	bne.n	62f4 <stop+0x4e>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    62d0:	fb05 0001 	mla	r0, r5, r1, r0
    62d4:	2201      	movs	r2, #1
    62d6:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    62d8:	2000      	movs	r0, #0
	__asm__ volatile(
    62da:	f386 8811 	msr	BASEPRI, r6
    62de:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    62e2:	b930      	cbnz	r0, 62f2 <stop+0x4c>
	get_sub_config(dev, type)->stop();
    62e4:	685b      	ldr	r3, [r3, #4]
    62e6:	220c      	movs	r2, #12
    62e8:	fb02 3101 	mla	r1, r2, r1, r3
    62ec:	684b      	ldr	r3, [r1, #4]
    62ee:	4798      	blx	r3
	return 0;
    62f0:	2000      	movs	r0, #0
}
    62f2:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    62f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    62f8:	e7ef      	b.n	62da <stop+0x34>

000062fa <api_stop>:
	return stop(dev, subsys, CTX_API);
    62fa:	2280      	movs	r2, #128	; 0x80
    62fc:	f7ff bfd3 	b.w	62a6 <stop>

00006300 <async_start>:
{
    6300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6302:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    6304:	6904      	ldr	r4, [r0, #16]
{
    6306:	4605      	mov	r5, r0
    6308:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    630a:	f04f 0020 	mov.w	r0, #32
    630e:	f3ef 8c11 	mrs	ip, BASEPRI
    6312:	f380 8812 	msr	BASEPRI_MAX, r0
    6316:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    631a:	260c      	movs	r6, #12
    631c:	fb06 4601 	mla	r6, r6, r1, r4
    6320:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    6322:	f000 0e07 	and.w	lr, r0, #7
    6326:	f1be 0f01 	cmp.w	lr, #1
    632a:	d110      	bne.n	634e <async_start+0x4e>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    632c:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    632e:	2600      	movs	r6, #0
	__asm__ volatile(
    6330:	f38c 8811 	msr	BASEPRI, ip
    6334:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    6338:	b93e      	cbnz	r6, 634a <async_start+0x4a>
	subdata->cb = cb;
    633a:	200c      	movs	r0, #12
    633c:	4341      	muls	r1, r0
    633e:	440c      	add	r4, r1
	subdata->user_data = user_data;
    6340:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    6344:	686b      	ldr	r3, [r5, #4]
    6346:	585b      	ldr	r3, [r3, r1]
    6348:	4798      	blx	r3
}
    634a:	4630      	mov	r0, r6
    634c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    634e:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    6352:	4287      	cmp	r7, r0
    6354:	bf14      	ite	ne
    6356:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    635a:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    635e:	e7e7      	b.n	6330 <async_start+0x30>

00006360 <api_start>:
{
    6360:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    6362:	2480      	movs	r4, #128	; 0x80
    6364:	9400      	str	r4, [sp, #0]
    6366:	f7ff ffcb 	bl	6300 <async_start>
}
    636a:	b002      	add	sp, #8
    636c:	bd10      	pop	{r4, pc}

0000636e <onoff_started_callback>:
	return &data->mgr[type];
    636e:	6900      	ldr	r0, [r0, #16]
{
    6370:	b410      	push	{r4}
	return &data->mgr[type];
    6372:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    6374:	241c      	movs	r4, #28
    6376:	fb03 0004 	mla	r0, r3, r4, r0
    637a:	2100      	movs	r1, #0
}
    637c:	bc10      	pop	{r4}
	notify(mgr, 0);
    637e:	4710      	bx	r2

00006380 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    6380:	2000      	movs	r0, #0
    6382:	f000 b9e1 	b.w	6748 <nrfx_clock_start>

00006386 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6386:	2000      	movs	r0, #0
    6388:	f000 ba1b 	b.w	67c2 <nrfx_clock_stop>

0000638c <blocking_start_callback>:
{
    638c:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    638e:	f7fe be2d 	b.w	4fec <z_impl_k_sem_give>

00006392 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6392:	6843      	ldr	r3, [r0, #4]
    6394:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    6396:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    639a:	600b      	str	r3, [r1, #0]
}
    639c:	2000      	movs	r0, #0
    639e:	4770      	bx	lr

000063a0 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    63a0:	6843      	ldr	r3, [r0, #4]
    63a2:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    63a4:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    63a8:	4042      	eors	r2, r0
    63aa:	400a      	ands	r2, r1
    63ac:	4042      	eors	r2, r0
    p_reg->OUT = value;
    63ae:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    63b2:	2000      	movs	r0, #0
    63b4:	4770      	bx	lr

000063b6 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    63b6:	6843      	ldr	r3, [r0, #4]
    63b8:	685b      	ldr	r3, [r3, #4]
}
    63ba:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    63bc:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    63c0:	4770      	bx	lr

000063c2 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    63c2:	6843      	ldr	r3, [r0, #4]
    63c4:	685b      	ldr	r3, [r3, #4]
}
    63c6:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    63c8:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    63cc:	4770      	bx	lr

000063ce <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    63ce:	6843      	ldr	r3, [r0, #4]
    63d0:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    63d2:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    63d6:	404b      	eors	r3, r1
    p_reg->OUT = value;
    63d8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    63dc:	2000      	movs	r0, #0
    63de:	4770      	bx	lr

000063e0 <gpio_nrfx_manage_callback>:
	return port->data;
    63e0:	6903      	ldr	r3, [r0, #16]
	return list->head;
    63e2:	6858      	ldr	r0, [r3, #4]
{
    63e4:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    63e6:	b158      	cbz	r0, 6400 <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    63e8:	2400      	movs	r4, #0
    63ea:	4281      	cmp	r1, r0
    63ec:	d112      	bne.n	6414 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    63ee:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    63f0:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    63f2:	b954      	cbnz	r4, 640a <gpio_nrfx_manage_callback+0x2a>
    63f4:	428d      	cmp	r5, r1
	list->head = node;
    63f6:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    63f8:	d100      	bne.n	63fc <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    63fa:	6098      	str	r0, [r3, #8]
	parent->next = child;
    63fc:	2000      	movs	r0, #0
    63fe:	6008      	str	r0, [r1, #0]
	if (set) {
    6400:	b96a      	cbnz	r2, 641e <gpio_nrfx_manage_callback+0x3e>
	return 0;
    6402:	2000      	movs	r0, #0
}
    6404:	bd30      	pop	{r4, r5, pc}
    6406:	4628      	mov	r0, r5
    6408:	e7ef      	b.n	63ea <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    640a:	428d      	cmp	r5, r1
	parent->next = child;
    640c:	6020      	str	r0, [r4, #0]
	list->tail = node;
    640e:	bf08      	it	eq
    6410:	609c      	streq	r4, [r3, #8]
}
    6412:	e7f3      	b.n	63fc <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    6414:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6416:	4604      	mov	r4, r0
    6418:	2d00      	cmp	r5, #0
    641a:	d1f4      	bne.n	6406 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    641c:	b13a      	cbz	r2, 642e <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    641e:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    6420:	685a      	ldr	r2, [r3, #4]
    6422:	600a      	str	r2, [r1, #0]
	list->head = node;
    6424:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    6426:	2800      	cmp	r0, #0
    6428:	d1eb      	bne.n	6402 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    642a:	6099      	str	r1, [r3, #8]
}
    642c:	e7ea      	b.n	6404 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    642e:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    6432:	e7e7      	b.n	6404 <gpio_nrfx_manage_callback+0x24>

00006434 <pwm_channel_is_active>:
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    6434:	eb01 0040 	add.w	r0, r1, r0, lsl #1
	uint16_t pulse_cycle =
    6438:	8880      	ldrh	r0, [r0, #4]
    643a:	f3c0 000e 	ubfx	r0, r0, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    643e:	b120      	cbz	r0, 644a <pwm_channel_is_active+0x16>
    6440:	898b      	ldrh	r3, [r1, #12]
    6442:	4283      	cmp	r3, r0
    6444:	bf94      	ite	ls
    6446:	2000      	movls	r0, #0
    6448:	2001      	movhi	r0, #1
}
    644a:	4770      	bx	lr

0000644c <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    644c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    644e:	ab0b      	add	r3, sp, #44	; 0x2c
    6450:	9305      	str	r3, [sp, #20]
    6452:	9303      	str	r3, [sp, #12]
    6454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6456:	9302      	str	r3, [sp, #8]
    6458:	9b09      	ldr	r3, [sp, #36]	; 0x24
    645a:	9301      	str	r3, [sp, #4]
    645c:	2300      	movs	r3, #0
    645e:	9300      	str	r3, [sp, #0]
    6460:	4618      	mov	r0, r3
    6462:	f7fb fa27 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    6466:	b007      	add	sp, #28
    6468:	f85d fb04 	ldr.w	pc, [sp], #4

0000646c <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    646c:	6902      	ldr	r2, [r0, #16]
{
    646e:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    6470:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    6474:	e883 0003 	stmia.w	r3, {r0, r1}
}
    6478:	2000      	movs	r0, #0
    647a:	4770      	bx	lr

0000647c <uarte_nrfx_err_check>:
	return config->uarte_regs;
    647c:	6843      	ldr	r3, [r0, #4]
    647e:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    6480:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    6484:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    6488:	4770      	bx	lr

0000648a <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    648a:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    648c:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    648e:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6490:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    6494:	b148      	cbz	r0, 64aa <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    6496:	7c52      	ldrb	r2, [r2, #17]
    6498:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    649a:	2000      	movs	r0, #0
    649c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    64a0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    64a4:	2201      	movs	r2, #1
    64a6:	601a      	str	r2, [r3, #0]
	return 0;
    64a8:	4770      	bx	lr
		return -1;
    64aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    64ae:	4770      	bx	lr

000064b0 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    64b0:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    64b2:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    64b4:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    64b8:	b940      	cbnz	r0, 64cc <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    64ba:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    64bc:	079b      	lsls	r3, r3, #30
    64be:	d406      	bmi.n	64ce <is_tx_ready.isra.0+0x1e>
    64c0:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    64c4:	3800      	subs	r0, #0
    64c6:	bf18      	it	ne
    64c8:	2001      	movne	r0, #1
    64ca:	4770      	bx	lr
    64cc:	2001      	movs	r0, #1
}
    64ce:	4770      	bx	lr

000064d0 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    64d0:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    64d2:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    64d4:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    64d8:	05c9      	lsls	r1, r1, #23
    64da:	d518      	bpl.n	650e <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    64dc:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    64e0:	b1a9      	cbz	r1, 650e <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    64e2:	f04f 0020 	mov.w	r0, #32
    64e6:	f3ef 8111 	mrs	r1, BASEPRI
    64ea:	f380 8812 	msr	BASEPRI_MAX, r0
    64ee:	f3bf 8f6f 	isb	sy
    64f2:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    64f6:	b130      	cbz	r0, 6506 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    64f8:	2000      	movs	r0, #0
    64fa:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    64fe:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6502:	2001      	movs	r0, #1
    6504:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    6506:	f381 8811 	msr	BASEPRI, r1
    650a:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    650e:	6852      	ldr	r2, [r2, #4]
    6510:	06d2      	lsls	r2, r2, #27
    6512:	d515      	bpl.n	6540 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    6514:	f04f 0120 	mov.w	r1, #32
    6518:	f3ef 8211 	mrs	r2, BASEPRI
    651c:	f381 8812 	msr	BASEPRI_MAX, r1
    6520:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6524:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    6528:	b111      	cbz	r1, 6530 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    652a:	2100      	movs	r1, #0
    652c:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    6530:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    6534:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    6538:	f382 8811 	msr	BASEPRI, r2
    653c:	f3bf 8f6f 	isb	sy
}
    6540:	4770      	bx	lr

00006542 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    6542:	b510      	push	{r4, lr}
    6544:	2200      	movs	r2, #0
    6546:	4604      	mov	r4, r0
    6548:	2101      	movs	r1, #1
    654a:	2028      	movs	r0, #40	; 0x28
    654c:	f7fb fd48 	bl	1fe0 <z_arm_irq_priority_set>
    6550:	2028      	movs	r0, #40	; 0x28
    6552:	f7fb fd27 	bl	1fa4 <arch_irq_enable>
    6556:	4620      	mov	r0, r4
    6558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    655c:	f7fc bfdc 	b.w	3518 <uarte_instance_init.constprop.0>

00006560 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    6560:	b510      	push	{r4, lr}
    6562:	2200      	movs	r2, #0
    6564:	4604      	mov	r4, r0
    6566:	2101      	movs	r1, #1
    6568:	2002      	movs	r0, #2
    656a:	f7fb fd39 	bl	1fe0 <z_arm_irq_priority_set>
    656e:	2002      	movs	r0, #2
    6570:	f7fb fd18 	bl	1fa4 <arch_irq_enable>
    6574:	4620      	mov	r0, r4
    6576:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    657a:	f7fc bfcd 	b.w	3518 <uarte_instance_init.constprop.0>

0000657e <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    657e:	4770      	bx	lr

00006580 <sys_clock_cycle_get_32>:
{
    6580:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    6582:	f7fd f941 	bl	3808 <z_nrf_rtc_timer_read>
}
    6586:	bd08      	pop	{r3, pc}

00006588 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    6588:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    658a:	6843      	ldr	r3, [r0, #4]
    658c:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    658e:	7a03      	ldrb	r3, [r0, #8]
    6590:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    6594:	3b01      	subs	r3, #1
    6596:	00db      	lsls	r3, r3, #3
    6598:	6845      	ldr	r5, [r0, #4]
    659a:	6814      	ldr	r4, [r2, #0]
    659c:	441d      	add	r5, r3
    659e:	42ac      	cmp	r4, r5
    65a0:	d902      	bls.n	65a8 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    65a2:	f06f 0001 	mvn.w	r0, #1
}
    65a6:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    65a8:	7965      	ldrb	r5, [r4, #5]
    65aa:	428d      	cmp	r5, r1
    65ac:	d002      	beq.n	65b4 <pinctrl_lookup_state+0x2c>
		(*state)++;
    65ae:	3408      	adds	r4, #8
    65b0:	6014      	str	r4, [r2, #0]
    65b2:	e7f1      	b.n	6598 <pinctrl_lookup_state+0x10>
			return 0;
    65b4:	2000      	movs	r0, #0
    65b6:	e7f6      	b.n	65a6 <pinctrl_lookup_state+0x1e>

000065b8 <nrf_gpio_pin_write>:
    if (value == 0)
    65b8:	b909      	cbnz	r1, 65be <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    65ba:	f7fd badd 	b.w	3b78 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    65be:	f7fd bb0d 	b.w	3bdc <nrf_gpio_pin_set>

000065c2 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    65c2:	b570      	push	{r4, r5, r6, lr}
    65c4:	4615      	mov	r5, r2
    65c6:	4604      	mov	r4, r0
    65c8:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    65cc:	42a6      	cmp	r6, r4
    65ce:	d101      	bne.n	65d4 <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    65d0:	2000      	movs	r0, #0
}
    65d2:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    65d4:	6823      	ldr	r3, [r4, #0]
    65d6:	0c1a      	lsrs	r2, r3, #16
    65d8:	2a22      	cmp	r2, #34	; 0x22
    65da:	f200 808e 	bhi.w	66fa <pinctrl_configure_pins+0x138>
    65de:	e8df f002 	tbb	[pc, r2]
    65e2:	1d12      	.short	0x1d12
    65e4:	39294324 	.word	0x39294324
    65e8:	8c8c8c43 	.word	0x8c8c8c43
    65ec:	8c4d488c 	.word	0x8c4d488c
    65f0:	8c8c8c8c 	.word	0x8c8c8c8c
    65f4:	8c8c8c8c 	.word	0x8c8c8c8c
    65f8:	68635e52 	.word	0x68635e52
    65fc:	6d8c8c8c 	.word	0x6d8c8c8c
    6600:	827d7873 	.word	0x827d7873
    6604:	87          	.byte	0x87
    6605:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    6606:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    660a:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    660e:	6820      	ldr	r0, [r4, #0]
    6610:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6614:	f7fd fae2 	bl	3bdc <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6618:	2201      	movs	r2, #1
    661a:	e015      	b.n	6648 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    661c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6620:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6624:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6626:	2100      	movs	r1, #0
    6628:	e00f      	b.n	664a <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    662a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    662e:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    6632:	e7ec      	b.n	660e <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    6634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6638:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    663c:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    663e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6642:	f7fd fa99 	bl	3b78 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6646:	2200      	movs	r2, #0
    6648:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    664a:	6820      	ldr	r0, [r4, #0]
    664c:	f7fd faa4 	bl	3b98 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    6650:	3404      	adds	r4, #4
    6652:	e7bb      	b.n	65cc <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    6654:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6658:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    665c:	6820      	ldr	r0, [r4, #0]
    665e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6662:	f7fd fa89 	bl	3b78 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6666:	e7d7      	b.n	6618 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    6668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    666c:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6670:	e7d8      	b.n	6624 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    6672:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6676:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    667a:	e7d3      	b.n	6624 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    667c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6680:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    6684:	e7ce      	b.n	6624 <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    6686:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    668a:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    668e:	6820      	ldr	r0, [r4, #0]
    6690:	f3c0 3140 	ubfx	r1, r0, #13, #1
    6694:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6698:	f7ff ff8e 	bl	65b8 <nrf_gpio_pin_write>
    669c:	e7bc      	b.n	6618 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    669e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66a2:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    66a6:	e7f2      	b.n	668e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    66a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66ac:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    66b0:	e7ed      	b.n	668e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    66b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66b6:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    66ba:	e7e8      	b.n	668e <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    66bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66c0:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    66c4:	2201      	movs	r2, #1
    66c6:	e7ae      	b.n	6626 <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    66c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66cc:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    66d0:	e7f8      	b.n	66c4 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    66d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66d6:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    66da:	e7f3      	b.n	66c4 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    66dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66e0:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    66e4:	e7ee      	b.n	66c4 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    66e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66ea:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    66ee:	e7e9      	b.n	66c4 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    66f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    66f4:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    66f8:	e7e4      	b.n	66c4 <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    66fa:	f06f 0085 	mvn.w	r0, #133	; 0x85
    66fe:	e768      	b.n	65d2 <pinctrl_configure_pins+0x10>

00006700 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    6700:	f7ff b964 	b.w	59cc <nrf_cc3xx_platform_init_no_rng>

00006704 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    6704:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    6706:	f7fb fb15 	bl	1d34 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    670a:	f7fb fbc7 	bl	1e9c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    670e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    6712:	f7ff b95b 	b.w	59cc <nrf_cc3xx_platform_init_no_rng>

00006716 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6716:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    671a:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    671e:	f1a0 0308 	sub.w	r3, r0, #8
    6722:	4258      	negs	r0, r3
    6724:	4158      	adcs	r0, r3
    6726:	4770      	bx	lr

00006728 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    6728:	4700      	bx	r0

0000672a <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    672a:	f000 ba49 	b.w	6bc0 <z_impl_k_busy_wait>

0000672e <nrfx_clock_enable>:
{
    672e:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6730:	2000      	movs	r0, #0
    6732:	f7fb fc47 	bl	1fc4 <arch_irq_is_enabled>
    6736:	b908      	cbnz	r0, 673c <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6738:	f7fb fc34 	bl	1fa4 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    673c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6740:	2200      	movs	r2, #0
    6742:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    6746:	bd08      	pop	{r3, pc}

00006748 <nrfx_clock_start>:
{
    6748:	b508      	push	{r3, lr}
    switch (domain)
    674a:	b110      	cbz	r0, 6752 <nrfx_clock_start+0xa>
    674c:	2801      	cmp	r0, #1
    674e:	d02d      	beq.n	67ac <nrfx_clock_start+0x64>
}
    6750:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6752:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6756:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    675a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    675e:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
    6762:	d10b      	bne.n	677c <nrfx_clock_start+0x34>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    6764:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    6768:	07c9      	lsls	r1, r1, #31
    676a:	d510      	bpl.n	678e <nrfx_clock_start+0x46>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    676c:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    if (!is_correct_clk)
    6770:	079b      	lsls	r3, r3, #30
    6772:	d408      	bmi.n	6786 <nrfx_clock_start+0x3e>
    p_reg->INTENSET = mask;
    6774:	2302      	movs	r3, #2
    6776:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    677a:	e7e9      	b.n	6750 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    677c:	f001 0303 	and.w	r3, r1, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6780:	2b01      	cmp	r3, #1
    6782:	d004      	beq.n	678e <nrfx_clock_start+0x46>
    if (!is_correct_clk)
    6784:	b11b      	cbz	r3, 678e <nrfx_clock_start+0x46>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6786:	2000      	movs	r0, #0
    6788:	f7fd fbac 	bl	3ee4 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    678c:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    678e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6792:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6796:	2300      	movs	r3, #0
    6798:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    679c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    67a0:	2302      	movs	r3, #2
    67a2:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    67a6:	2301      	movs	r3, #1
    67a8:	6093      	str	r3, [r2, #8]
}
    67aa:	e7d1      	b.n	6750 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    67ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    67b0:	2200      	movs	r2, #0
    67b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    67b6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    67ba:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    67be:	6018      	str	r0, [r3, #0]
}
    67c0:	e7c6      	b.n	6750 <nrfx_clock_start+0x8>

000067c2 <nrfx_clock_stop>:
    clock_stop(domain);
    67c2:	f7fd bb8f 	b.w	3ee4 <clock_stop>

000067c6 <nrf_gpio_reconfigure>:
{
    67c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    67c8:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    67ca:	a801      	add	r0, sp, #4
{
    67cc:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    67d0:	4617      	mov	r7, r2
    67d2:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    67d4:	f7fd fc1e 	bl	4014 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    67d8:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    67da:	2f00      	cmp	r7, #0
    67dc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    67e0:	bf14      	ite	ne
    67e2:	2302      	movne	r3, #2
    67e4:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    67e6:	2900      	cmp	r1, #0
    67e8:	bf18      	it	ne
    67ea:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    67ee:	2d00      	cmp	r5, #0
    67f0:	bf14      	ite	ne
    67f2:	f04f 0c0c 	movne.w	ip, #12
    67f6:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    67fa:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    67fc:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    6800:	bf14      	ite	ne
    6802:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    6806:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    680a:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    680c:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6810:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    6814:	bf14      	ite	ne
    6816:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    681a:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    681e:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    6822:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6826:	b101      	cbz	r1, 682a <nrf_gpio_reconfigure+0x64>
    6828:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    682a:	b10f      	cbz	r7, 6830 <nrf_gpio_reconfigure+0x6a>
    682c:	783f      	ldrb	r7, [r7, #0]
    682e:	007f      	lsls	r7, r7, #1
    6830:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    6832:	b10d      	cbz	r5, 6838 <nrf_gpio_reconfigure+0x72>
    6834:	782d      	ldrb	r5, [r5, #0]
    6836:	00ad      	lsls	r5, r5, #2
    6838:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    683a:	b10c      	cbz	r4, 6840 <nrf_gpio_reconfigure+0x7a>
    683c:	7822      	ldrb	r2, [r4, #0]
    683e:	0214      	lsls	r4, r2, #8
    6840:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    6842:	b10e      	cbz	r6, 6848 <nrf_gpio_reconfigure+0x82>
    6844:	7836      	ldrb	r6, [r6, #0]
    6846:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6848:	432c      	orrs	r4, r5
    684a:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    684c:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    6850:	b003      	add	sp, #12
    6852:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006854 <nrf_gpio_cfg_sense_set>:
{
    6854:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6856:	f10d 030f 	add.w	r3, sp, #15
    685a:	9301      	str	r3, [sp, #4]
    685c:	2300      	movs	r3, #0
{
    685e:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6862:	9300      	str	r3, [sp, #0]
    6864:	461a      	mov	r2, r3
    6866:	4619      	mov	r1, r3
    6868:	f7ff ffad 	bl	67c6 <nrf_gpio_reconfigure>
}
    686c:	b005      	add	sp, #20
    686e:	f85d fb04 	ldr.w	pc, [sp], #4

00006872 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    6872:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    6874:	2402      	movs	r4, #2
    6876:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    6878:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    687a:	6809      	ldr	r1, [r1, #0]
    687c:	b171      	cbz	r1, 689c <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    687e:	f012 0f04 	tst.w	r2, #4
    6882:	bf0c      	ite	eq
    6884:	2182      	moveq	r1, #130	; 0x82
    6886:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    6888:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    688a:	bf48      	it	mi
    688c:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    6890:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    6892:	bf48      	it	mi
    6894:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    6898:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    689c:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    689e:	f04f 0100 	mov.w	r1, #0
    68a2:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    68a6:	bf58      	it	pl
    68a8:	2201      	movpl	r2, #1
    68aa:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    68ae:	bf56      	itet	pl
    68b0:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    68b2:	18c0      	addmi	r0, r0, r3
    return 0;
    68b4:	4608      	movpl	r0, r1
}
    68b6:	bd10      	pop	{r4, pc}

000068b8 <nrfx_pwm_stop>:
{
    68b8:	b538      	push	{r3, r4, r5, lr}
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    68ba:	6803      	ldr	r3, [r0, #0]
    p_reg->SHORTS = mask;
    68bc:	2200      	movs	r2, #0
    68be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    68c2:	2201      	movs	r2, #1
    68c4:	605a      	str	r2, [r3, #4]
{
    68c6:	4605      	mov	r5, r0
    68c8:	460c      	mov	r4, r1
    if (nrfx_pwm_is_stopped(p_instance))
    68ca:	f7fd fff3 	bl	48b4 <nrfx_pwm_is_stopped>
    68ce:	b938      	cbnz	r0, 68e0 <nrfx_pwm_stop+0x28>
            if (nrfx_pwm_is_stopped(p_instance))
    68d0:	4628      	mov	r0, r5
    68d2:	f7fd ffef 	bl	48b4 <nrfx_pwm_is_stopped>
    68d6:	b918      	cbnz	r0, 68e0 <nrfx_pwm_stop+0x28>
        } while (wait_until_stopped);
    68d8:	2c00      	cmp	r4, #0
    68da:	d1f9      	bne.n	68d0 <nrfx_pwm_stop+0x18>
}
    68dc:	4620      	mov	r0, r4
    68de:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    68e0:	2401      	movs	r4, #1
    68e2:	e7fb      	b.n	68dc <nrfx_pwm_stop+0x24>

000068e4 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    68e4:	f7fd bffa 	b.w	48dc <_DoInit>

000068e8 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    68e8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    68ea:	f7ff fffb 	bl	68e4 <SEGGER_RTT_Init>

	return 0;
}
    68ee:	2000      	movs	r0, #0
    68f0:	bd08      	pop	{r3, pc}

000068f2 <z_device_state_init>:
}
    68f2:	4770      	bx	lr

000068f4 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    68f4:	b138      	cbz	r0, 6906 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    68f6:	68c3      	ldr	r3, [r0, #12]
    68f8:	8818      	ldrh	r0, [r3, #0]
    68fa:	f3c0 0008 	ubfx	r0, r0, #0, #9
    68fe:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    6902:	4258      	negs	r0, r3
    6904:	4158      	adcs	r0, r3
}
    6906:	4770      	bx	lr

00006908 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    6908:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    690a:	ab0b      	add	r3, sp, #44	; 0x2c
    690c:	9305      	str	r3, [sp, #20]
    690e:	9303      	str	r3, [sp, #12]
    6910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6912:	9302      	str	r3, [sp, #8]
    6914:	2300      	movs	r3, #0
    6916:	e9cd 3300 	strd	r3, r3, [sp]
    691a:	2201      	movs	r2, #1
    691c:	4618      	mov	r0, r3
    691e:	f7fa ffc9 	bl	18b4 <z_impl_z_log_msg2_runtime_vcreate>
}
    6922:	b007      	add	sp, #28
    6924:	f85d fb04 	ldr.w	pc, [sp], #4

00006928 <z_early_memset>:
	(void) memset(dst, c, n);
    6928:	f7ff bc83 	b.w	6232 <memset>

0000692c <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    692c:	f7ff bc76 	b.w	621c <memcpy>

00006930 <k_mem_slab_init>:
{
    6930:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    6932:	2400      	movs	r4, #0
    6934:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6936:	ea41 0402 	orr.w	r4, r1, r2
    693a:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    693e:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    6942:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6944:	d10c      	bne.n	6960 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    6946:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    6948:	42a3      	cmp	r3, r4
    694a:	d103      	bne.n	6954 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    694c:	e9c0 0000 	strd	r0, r0, [r0]
}
    6950:	2000      	movs	r0, #0
}
    6952:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    6954:	6945      	ldr	r5, [r0, #20]
    6956:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    6958:	3401      	adds	r4, #1
		slab->free_list = p;
    695a:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    695c:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    695e:	e7f3      	b.n	6948 <k_mem_slab_init+0x18>
		return -EINVAL;
    6960:	f06f 0015 	mvn.w	r0, #21
	return rc;
    6964:	e7f5      	b.n	6952 <k_mem_slab_init+0x22>

00006966 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6966:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6968:	4604      	mov	r4, r0
    696a:	460d      	mov	r5, r1
	__asm__ volatile(
    696c:	f04f 0320 	mov.w	r3, #32
    6970:	f3ef 8611 	mrs	r6, BASEPRI
    6974:	f383 8812 	msr	BASEPRI_MAX, r3
    6978:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    697c:	6947      	ldr	r7, [r0, #20]
    697e:	b977      	cbnz	r7, 699e <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6980:	f000 f8c2 	bl	6b08 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    6984:	b158      	cbz	r0, 699e <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6986:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6988:	6142      	str	r2, [r0, #20]
    698a:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    698c:	f000 f860 	bl	6a50 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6990:	4631      	mov	r1, r6
    6992:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6996:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    699a:	f7fe bbb5 	b.w	5108 <z_reschedule>
	**(char ***) mem = slab->free_list;
    699e:	682b      	ldr	r3, [r5, #0]
    69a0:	6962      	ldr	r2, [r4, #20]
    69a2:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    69a4:	682b      	ldr	r3, [r5, #0]
    69a6:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    69a8:	69a3      	ldr	r3, [r4, #24]
    69aa:	3b01      	subs	r3, #1
    69ac:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    69ae:	f386 8811 	msr	BASEPRI, r6
    69b2:	f3bf 8f6f 	isb	sy
}
    69b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000069b8 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    69b8:	f3ef 8005 	mrs	r0, IPSR
}
    69bc:	3800      	subs	r0, #0
    69be:	bf18      	it	ne
    69c0:	2001      	movne	r0, #1
    69c2:	4770      	bx	lr

000069c4 <k_thread_name_get>:
}
    69c4:	2000      	movs	r0, #0
    69c6:	4770      	bx	lr

000069c8 <z_pm_save_idle_exit>:
{
    69c8:	b508      	push	{r3, lr}
	pm_system_resume();
    69ca:	f7fb f89b 	bl	1b04 <pm_system_resume>
}
    69ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    69d2:	f7ff bdd4 	b.w	657e <sys_clock_idle_exit>

000069d6 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    69d6:	f990 300e 	ldrsb.w	r3, [r0, #14]
    69da:	428b      	cmp	r3, r1
    69dc:	d001      	beq.n	69e2 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    69de:	f7fe bcfb 	b.w	53d8 <z_set_prio>
}
    69e2:	2000      	movs	r0, #0
    69e4:	4770      	bx	lr

000069e6 <z_impl_k_mutex_init>:
{
    69e6:	4603      	mov	r3, r0
	mutex->owner = NULL;
    69e8:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    69ea:	e9c3 0002 	strd	r0, r0, [r3, #8]
    69ee:	e9c3 3300 	strd	r3, r3, [r3]
}
    69f2:	4770      	bx	lr

000069f4 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    69f4:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    69f8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    69fa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    69fc:	2300      	movs	r3, #0
	node->prev = NULL;
    69fe:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    6a02:	4770      	bx	lr

00006a04 <unpend_thread_no_timeout>:
{
    6a04:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    6a06:	f7ff fff5 	bl	69f4 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6a0a:	7b43      	ldrb	r3, [r0, #13]
    6a0c:	f023 0302 	bic.w	r3, r3, #2
    6a10:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    6a12:	2300      	movs	r3, #0
    6a14:	6083      	str	r3, [r0, #8]
}
    6a16:	bd08      	pop	{r3, pc}

00006a18 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6a18:	4603      	mov	r3, r0
    6a1a:	b920      	cbnz	r0, 6a26 <z_reschedule_irqlock+0xe>
    6a1c:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    6a20:	b90a      	cbnz	r2, 6a26 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    6a22:	f7fb bb15 	b.w	2050 <arch_swap>
    6a26:	f383 8811 	msr	BASEPRI, r3
    6a2a:	f3bf 8f6f 	isb	sy
}
    6a2e:	4770      	bx	lr

00006a30 <z_reschedule_unlocked>:
	__asm__ volatile(
    6a30:	f04f 0320 	mov.w	r3, #32
    6a34:	f3ef 8011 	mrs	r0, BASEPRI
    6a38:	f383 8812 	msr	BASEPRI_MAX, r3
    6a3c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    6a40:	f7ff bfea 	b.w	6a18 <z_reschedule_irqlock>

00006a44 <z_priq_dumb_best>:
{
    6a44:	4603      	mov	r3, r0
	return list->head == list;
    6a46:	6800      	ldr	r0, [r0, #0]
}
    6a48:	4283      	cmp	r3, r0
    6a4a:	bf08      	it	eq
    6a4c:	2000      	moveq	r0, #0
    6a4e:	4770      	bx	lr

00006a50 <z_ready_thread>:
{
    6a50:	b510      	push	{r4, lr}
    6a52:	f04f 0320 	mov.w	r3, #32
    6a56:	f3ef 8411 	mrs	r4, BASEPRI
    6a5a:	f383 8812 	msr	BASEPRI_MAX, r3
    6a5e:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    6a62:	f7fe fc13 	bl	528c <ready_thread>
	__asm__ volatile(
    6a66:	f384 8811 	msr	BASEPRI, r4
    6a6a:	f3bf 8f6f 	isb	sy
}
    6a6e:	bd10      	pop	{r4, pc}

00006a70 <z_thread_timeout>:
{
    6a70:	b510      	push	{r4, lr}
    6a72:	4601      	mov	r1, r0
	__asm__ volatile(
    6a74:	f04f 0320 	mov.w	r3, #32
    6a78:	f3ef 8411 	mrs	r4, BASEPRI
    6a7c:	f383 8812 	msr	BASEPRI_MAX, r3
    6a80:	f3bf 8f6f 	isb	sy
		if (!killed) {
    6a84:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    6a88:	f013 0f28 	tst.w	r3, #40	; 0x28
    6a8c:	d10d      	bne.n	6aaa <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    6a8e:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6a92:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    6a94:	b10b      	cbz	r3, 6a9a <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    6a96:	f7ff ffb5 	bl	6a04 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6a9a:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    6a9e:	f023 0314 	bic.w	r3, r3, #20
    6aa2:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    6aa6:	f7fe fbf1 	bl	528c <ready_thread>
	__asm__ volatile(
    6aaa:	f384 8811 	msr	BASEPRI, r4
    6aae:	f3bf 8f6f 	isb	sy
}
    6ab2:	bd10      	pop	{r4, pc}

00006ab4 <add_to_waitq_locked>:
{
    6ab4:	b538      	push	{r3, r4, r5, lr}
    6ab6:	4604      	mov	r4, r0
    6ab8:	460d      	mov	r5, r1
	unready_thread(thread);
    6aba:	f7fe fc3b 	bl	5334 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6abe:	7b63      	ldrb	r3, [r4, #13]
    6ac0:	f043 0302 	orr.w	r3, r3, #2
    6ac4:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6ac6:	b195      	cbz	r5, 6aee <add_to_waitq_locked+0x3a>
    6ac8:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    6aca:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6acc:	429d      	cmp	r5, r3
    6ace:	d015      	beq.n	6afc <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6ad0:	b1a3      	cbz	r3, 6afc <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    6ad2:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6ad6:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6ada:	4291      	cmp	r1, r2
    6adc:	d008      	beq.n	6af0 <add_to_waitq_locked+0x3c>
		return b2 - b1;
    6ade:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6ae0:	2a00      	cmp	r2, #0
    6ae2:	dd05      	ble.n	6af0 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    6ae4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6ae6:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6aea:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6aec:	605c      	str	r4, [r3, #4]
}
    6aee:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6af0:	686a      	ldr	r2, [r5, #4]
    6af2:	4293      	cmp	r3, r2
    6af4:	d002      	beq.n	6afc <add_to_waitq_locked+0x48>
    6af6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6af8:	2b00      	cmp	r3, #0
    6afa:	d1ec      	bne.n	6ad6 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    6afc:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6afe:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6b02:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6b04:	606c      	str	r4, [r5, #4]
}
    6b06:	e7f2      	b.n	6aee <add_to_waitq_locked+0x3a>

00006b08 <z_unpend_first_thread>:
{
    6b08:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6b0a:	f04f 0320 	mov.w	r3, #32
    6b0e:	f3ef 8511 	mrs	r5, BASEPRI
    6b12:	f383 8812 	msr	BASEPRI_MAX, r3
    6b16:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    6b1a:	f7ff ff93 	bl	6a44 <z_priq_dumb_best>
		if (thread != NULL) {
    6b1e:	4604      	mov	r4, r0
    6b20:	b120      	cbz	r0, 6b2c <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    6b22:	f7ff ff6f 	bl	6a04 <unpend_thread_no_timeout>
    6b26:	3018      	adds	r0, #24
    6b28:	f000 f806 	bl	6b38 <z_abort_timeout>
	__asm__ volatile(
    6b2c:	f385 8811 	msr	BASEPRI, r5
    6b30:	f3bf 8f6f 	isb	sy
}
    6b34:	4620      	mov	r0, r4
    6b36:	bd38      	pop	{r3, r4, r5, pc}

00006b38 <z_abort_timeout>:
{
    6b38:	b510      	push	{r4, lr}
	__asm__ volatile(
    6b3a:	f04f 0220 	mov.w	r2, #32
    6b3e:	f3ef 8411 	mrs	r4, BASEPRI
    6b42:	f382 8812 	msr	BASEPRI_MAX, r2
    6b46:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    6b4a:	6803      	ldr	r3, [r0, #0]
    6b4c:	b13b      	cbz	r3, 6b5e <z_abort_timeout+0x26>
			remove_timeout(to);
    6b4e:	f7fe fe29 	bl	57a4 <remove_timeout>
			ret = 0;
    6b52:	2000      	movs	r0, #0
	__asm__ volatile(
    6b54:	f384 8811 	msr	BASEPRI, r4
    6b58:	f3bf 8f6f 	isb	sy
}
    6b5c:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    6b5e:	f06f 0015 	mvn.w	r0, #21
    6b62:	e7f7      	b.n	6b54 <z_abort_timeout+0x1c>

00006b64 <z_get_next_timeout_expiry>:
{
    6b64:	b510      	push	{r4, lr}
	__asm__ volatile(
    6b66:	f04f 0320 	mov.w	r3, #32
    6b6a:	f3ef 8411 	mrs	r4, BASEPRI
    6b6e:	f383 8812 	msr	BASEPRI_MAX, r3
    6b72:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    6b76:	f7fe fdef 	bl	5758 <next_timeout>
	__asm__ volatile(
    6b7a:	f384 8811 	msr	BASEPRI, r4
    6b7e:	f3bf 8f6f 	isb	sy
}
    6b82:	bd10      	pop	{r4, pc}

00006b84 <z_set_timeout_expiry>:
{
    6b84:	b570      	push	{r4, r5, r6, lr}
    6b86:	4604      	mov	r4, r0
    6b88:	460d      	mov	r5, r1
	__asm__ volatile(
    6b8a:	f04f 0320 	mov.w	r3, #32
    6b8e:	f3ef 8611 	mrs	r6, BASEPRI
    6b92:	f383 8812 	msr	BASEPRI_MAX, r3
    6b96:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    6b9a:	f7fe fddd 	bl	5758 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6b9e:	2801      	cmp	r0, #1
    6ba0:	dd05      	ble.n	6bae <z_set_timeout_expiry+0x2a>
    6ba2:	42a0      	cmp	r0, r4
    6ba4:	db03      	blt.n	6bae <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6ba6:	4629      	mov	r1, r5
    6ba8:	4620      	mov	r0, r4
    6baa:	f7fc ffa9 	bl	3b00 <sys_clock_set_timeout>
	__asm__ volatile(
    6bae:	f386 8811 	msr	BASEPRI, r6
    6bb2:	f3bf 8f6f 	isb	sy
}
    6bb6:	bd70      	pop	{r4, r5, r6, pc}

00006bb8 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    6bb8:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    6bba:	f7fe fee3 	bl	5984 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    6bbe:	bd08      	pop	{r3, pc}

00006bc0 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    6bc0:	b108      	cbz	r0, 6bc6 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    6bc2:	f7fb bf83 	b.w	2acc <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    6bc6:	4770      	bx	lr

00006bc8 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6bc8:	f7fd b85a 	b.w	3c80 <SystemInit>
