`default_nettype none
module spi_serv_quartus
  #(//Memory parameters
    parameter depth = 256,
    parameter aw    = $clog2(depth),
    parameter RESET_STRATEGY = "",
    parameter memfile = "")
   (input wire 		i_clk,
    input wire [aw-1:0] i_addr,
    input wire [7:0] 	i_wdata,
    input wire 		i_we,
    input wire 		i_re,
    output reg [7:0] 	o_rdata);

   logic [3:0][7:0] 	mem[0:depth/4-1];

   wire [aw-3:0] addr_hi;
   wire [1:0] addr_lo;

   assign addr_hi = i_addr[aw-1:2];
   assign addr_lo = i_addr[1:0];

   always_ff @(posedge i_clk) begin
      if(!i_we) begin
        mem[addr_hi][addr_lo] <= i_wdata;
      end
      o_rdata <= mem[addr_hi][addr_lo];
   end

   initial
     if(|memfile) begin
	$display("Preloading %m from %s", memfile);
	$readmemh(memfile, mem);
     end

endmodule
