// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2022 BAIKAL ELECTRONICS, JSC
 *
 * Baikal Electronics KR/KX4 Marvell 88x2222 SFP+ Mezzanine Card device tree
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/net/mv-phy-88x2222.h>

/*
 * TODO Convert this file to be a subordinate of a nexus node/connector when the
 * kernel gets ready for it:
 * 3:  I2C SCL
 * 5:  I2C SDA
 * 7:  MDI/MDIO
 * 9:  MDO
 * 11: MDC
 * 12: PHY INT
 * 17,18,19,20: TxN3,RxN3,TxP3,RxP3 - Lane 3 10GBASE-X
 * 23,24,25,26: TxN2,RxN2,TxP2,RxP2 - Lane 2 10GBASE-X
 * 29,30,31,32: TxN1,RxN1,TxP1,RxP1 - Lane 1 10GBASE-X
 * 35,36,37,38: TxN0,RxN0,TxP0,RxP0 - Lane 0 10GBASE-X/10GBASE-R
 */

/ {
	aliases {
		mdio-gpio0 = &xgmac_mdio;
	};

	xgmac_mdio: mdio {
		compatible = "virtual,mdio-gpio";
		#address-cells = <1>;
		#size-cells = <0>;

		/* PORT0.9 - MDC, PORT0.10 - MDO, PORT0.11 - MDI/MDIO */
		gpios = <&port0 9 GPIO_ACTIVE_HIGH>, <&port0 11 GPIO_ACTIVE_HIGH>,
			<&port0 10 GPIO_ACTIVE_HIGH>;

		reset-gpios = <&xgmac_gpio 0 GPIO_ACTIVE_HIGH>;
		reset-delay-us = <10000>;
		reset-post-delay-us = <10000>;

		xgmac_phy: ethernet-phy@c {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0x0c>;

			interrupt-parent = <&port0>;
			interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
			interrupt-controller;
			#interrupt-cells = <2>;

			gpio-controller; /* 12 */
			#gpio-cells = <2>;
			gpio-reserved-ranges = <MV_88X2222_LED0 1>,
					       <MV_88X2222_LED1 1>,
					       <MV_88X2222_SDA 1>,
					       <MV_88X2222_SCL 1>;

			sfp = <&xgmac_sfp>;
		};
	};

	xgmac_sfp: sfp {
		compatible = "sff,sfp";

		i2c-bus = <&xgmac_phy>;

		mod-def0-gpios = <&xgmac_phy MV_88X2222_MOD_ABS GPIO_ACTIVE_LOW>;
		tx-fault-gpios = <&xgmac_phy MV_88X2222_TX_FAULT GPIO_ACTIVE_HIGH>;
		los-gpios = <&xgmac_phy MV_88X2222_RX_LOS GPIO_ACTIVE_HIGH>;
		tx-disable-gpios = <&xgmac_phy MV_88X2222_TX_DISABLE GPIO_ACTIVE_HIGH>;
	};
};

&xgmac {
	/* Possible protocols: 10gbase-r, 10gbase-x/xaui */
	phy-mode = "10gbase-r";

	managed = "auto";

	phy-handle = <&xgmac_phy>;
};

&i2c1 {
	/* Marvell PHY Reset-controller (NXP PCA9500 8-bit GPIO) */
	xgmac_gpio: gpio@20 {
		compatible = "nxp,pcf8574";
		reg = <0x20>;

		gpio-controller; /* 8 */
		#gpio-cells = <2>;

		/* nc - not connected */
		gpio-line-names = "RST_PHY", "nc", "nc", "nc",
				  "nc", "nc", "nc", "nc";
	};

	/* Mezzanine card firmware (NXP PCA9500 2-kbit EEPROM) */
	xgmac_fw: eeprom@50 {
		compatible = "atmel,24c02";
		reg = <0x50>;

		pagesize = <4>;
	};
};
