<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sdtemp_reg.h source code [netbsd/sys/dev/i2c/sdtemp_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/i2c/sdtemp_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>i2c</a>/<a href='sdtemp_reg.h.html'>sdtemp_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sdtemp_reg.h,v 1.13 2018/02/22 10:09:12 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2009 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Paul Goyette.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_I2C_SDTEMPREG_H">_DEV_I2C_SDTEMPREG_H</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_DEV_I2C_SDTEMPREG_H" data-ref="_M/_DEV_I2C_SDTEMPREG_H">_DEV_I2C_SDTEMPREG_H</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Following definitions derived from JEDEC Standard 21-C section 4.7</i></td></tr>
<tr><th id="37">37</th><td><i> * available at <a href="http://www.jedec.org/download/search/4_07R15.pdf">http://www.jedec.org/download/search/4_07R15.pdf</a></i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_ADDRMASK" data-ref="_M/SDTEMP_ADDRMASK">SDTEMP_ADDRMASK</dfn>			0x3f8</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_ADDR" data-ref="_M/SDTEMP_ADDR">SDTEMP_ADDR</dfn>			0x18	/* I2C address 001 1xxx */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_CAPABILITY" data-ref="_M/SDTEMP_REG_CAPABILITY">SDTEMP_REG_CAPABILITY</dfn>		0x00</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_CONFIG" data-ref="_M/SDTEMP_REG_CONFIG">SDTEMP_REG_CONFIG</dfn>		0x01</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_UPPER_LIM" data-ref="_M/SDTEMP_REG_UPPER_LIM">SDTEMP_REG_UPPER_LIM</dfn>		0x02</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_LOWER_LIM" data-ref="_M/SDTEMP_REG_LOWER_LIM">SDTEMP_REG_LOWER_LIM</dfn>		0x03</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_CRIT_LIM" data-ref="_M/SDTEMP_REG_CRIT_LIM">SDTEMP_REG_CRIT_LIM</dfn>		0x04</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_AMBIENT_TEMP" data-ref="_M/SDTEMP_REG_AMBIENT_TEMP">SDTEMP_REG_AMBIENT_TEMP</dfn>		0x05</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_MFG_ID" data-ref="_M/SDTEMP_REG_MFG_ID">SDTEMP_REG_MFG_ID</dfn>		0x06</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_DEV_REV" data-ref="_M/SDTEMP_REG_DEV_REV">SDTEMP_REG_DEV_REV</dfn>		0x07</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_HAS_ALARM" data-ref="_M/SDTEMP_CAP_HAS_ALARM">SDTEMP_CAP_HAS_ALARM</dfn>		0x0001</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_ACCURACY_1C" data-ref="_M/SDTEMP_CAP_ACCURACY_1C">SDTEMP_CAP_ACCURACY_1C</dfn>		0x0002</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_WIDER_RANGE" data-ref="_M/SDTEMP_CAP_WIDER_RANGE">SDTEMP_CAP_WIDER_RANGE</dfn>		0x0004</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_RESOLUTION" data-ref="_M/SDTEMP_CAP_RESOLUTION">SDTEMP_CAP_RESOLUTION</dfn>		0x0018</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/SDTEMP_CAP_RESOLUTION_MAX" data-ref="_M/SDTEMP_CAP_RESOLUTION_MAX">SDTEMP_CAP_RESOLUTION_MAX</dfn>	0x0003 /* 0.0625C */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_VHV" data-ref="_M/SDTEMP_CAP_VHV">SDTEMP_CAP_VHV</dfn>			0x0020</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_TMOUT" data-ref="_M/SDTEMP_CAP_TMOUT">SDTEMP_CAP_TMOUT</dfn>		0x0040</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CAP_EVSD" data-ref="_M/SDTEMP_CAP_EVSD">SDTEMP_CAP_EVSD</dfn>			0x0080</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_EVENT_MODE" data-ref="_M/SDTEMP_CONFIG_EVENT_MODE">SDTEMP_CONFIG_EVENT_MODE</dfn>	0x0001</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_EVENT_POL_AH" data-ref="_M/SDTEMP_CONFIG_EVENT_POL_AH">SDTEMP_CONFIG_EVENT_POL_AH</dfn>	0x0002</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_EVENT_CRIT_ONLY" data-ref="_M/SDTEMP_CONFIG_EVENT_CRIT_ONLY">SDTEMP_CONFIG_EVENT_CRIT_ONLY</dfn>	0x0004</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_EVENT_ENABLED" data-ref="_M/SDTEMP_CONFIG_EVENT_ENABLED">SDTEMP_CONFIG_EVENT_ENABLED</dfn>	0x0008</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_EVENT_STATUS" data-ref="_M/SDTEMP_CONFIG_EVENT_STATUS">SDTEMP_CONFIG_EVENT_STATUS</dfn>	0x0010</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_INT_CLEAR" data-ref="_M/SDTEMP_CONFIG_INT_CLEAR">SDTEMP_CONFIG_INT_CLEAR</dfn>		0x0020</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_WINDOW_LOCKED" data-ref="_M/SDTEMP_CONFIG_WINDOW_LOCKED">SDTEMP_CONFIG_WINDOW_LOCKED</dfn>	0x0040</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_CRITICAL_LOCKED" data-ref="_M/SDTEMP_CONFIG_CRITICAL_LOCKED">SDTEMP_CONFIG_CRITICAL_LOCKED</dfn>	0x0080</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_SHUTDOWN_MODE" data-ref="_M/SDTEMP_CONFIG_SHUTDOWN_MODE">SDTEMP_CONFIG_SHUTDOWN_MODE</dfn>	0x0100</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_CONFIG_HYSTERESIS" data-ref="_M/SDTEMP_CONFIG_HYSTERESIS">SDTEMP_CONFIG_HYSTERESIS</dfn>	0x0600</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_HYSTERESIS_NONE" data-ref="_M/SDTEMP_HYSTERESIS_NONE">SDTEMP_HYSTERESIS_NONE</dfn>		0x0000</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_HYSTERESIS_15" data-ref="_M/SDTEMP_HYSTERESIS_15">SDTEMP_HYSTERESIS_15</dfn>		0x0200</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_HYSTERESIS_30" data-ref="_M/SDTEMP_HYSTERESIS_30">SDTEMP_HYSTERESIS_30</dfn>		0x0400</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_HYSTERESIS_60" data-ref="_M/SDTEMP_HYSTERESIS_60">SDTEMP_HYSTERESIS_60</dfn>		0x0600</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * Temperature is a 13-bit value in the range of -256 &lt;= x &lt; +256 degrees.</i></td></tr>
<tr><th id="79">79</th><td><i> * Maximum resolution is 0.0625C (1/16th degree, 4 bits), but some devices</i></td></tr>
<tr><th id="80">80</th><td><i> * may have only 0.2500C or 0.1250C (1 or 2 bits), and some devices may not</i></td></tr>
<tr><th id="81">81</th><td><i> * be able to represent negative values (not that we'd expect them, anyway).</i></td></tr>
<tr><th id="82">82</th><td><i> */</i></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_TEMP_MASK" data-ref="_M/SDTEMP_TEMP_MASK">SDTEMP_TEMP_MASK</dfn>		0x0FFF</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_TEMP_NEGATIVE" data-ref="_M/SDTEMP_TEMP_NEGATIVE">SDTEMP_TEMP_NEGATIVE</dfn>		0x1000</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_TEMP_SIGN_EXT" data-ref="_M/SDTEMP_TEMP_SIGN_EXT">SDTEMP_TEMP_SIGN_EXT</dfn>		0xF000</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/*</i></td></tr>
<tr><th id="88">88</th><td><i> * Status bits set in SDTEMP_REG_AMBIENT_TEMP only</i></td></tr>
<tr><th id="89">89</th><td><i> */</i></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_ABOVE_CRIT" data-ref="_M/SDTEMP_ABOVE_CRIT">SDTEMP_ABOVE_CRIT</dfn>		0x8000</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_ABOVE_UPPER" data-ref="_M/SDTEMP_ABOVE_UPPER">SDTEMP_ABOVE_UPPER</dfn>		0x4000</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_BELOW_LOWER" data-ref="_M/SDTEMP_BELOW_LOWER">SDTEMP_BELOW_LOWER</dfn>		0x2000</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/*</i></td></tr>
<tr><th id="95">95</th><td><i> * Devices known to conform to JEDEC JC42.4</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* TSE2004av definitions (JEDEC Standard No. 21-C Page 4.1.6) */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/TSE2004AV_ID" data-ref="_M/TSE2004AV_ID">TSE2004AV_ID</dfn>			0x2200</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/TSE2004AV_MASK" data-ref="_M/TSE2004AV_MASK">TSE2004AV_MASK</dfn>			0xff00	/* ID is upper 8bits */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/TSE2004AV_REV" data-ref="_M/TSE2004AV_REV">TSE2004AV_REV</dfn>			0x00ff	/* Revision is lower 8bits */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SDTEMP_IS_TSE2004AV" data-ref="_M/SDTEMP_IS_TSE2004AV">SDTEMP_IS_TSE2004AV</dfn>(dev)	(((dev) &amp; TSE2004AV_MASK) == TSE2004AV_ID)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Atmel */</i></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AT_MANUFACTURER_ID" data-ref="_M/AT_MANUFACTURER_ID">AT_MANUFACTURER_ID</dfn>		0x001f</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AT_30TS00_DEVICE_ID" data-ref="_M/AT_30TS00_DEVICE_ID">AT_30TS00_DEVICE_ID</dfn>		0x8201 /* Also matches 002A and 002B */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AT_30TS00_MASK" data-ref="_M/AT_30TS00_MASK">AT_30TS00_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AT2_MANUFACTURER_ID" data-ref="_M/AT2_MANUFACTURER_ID">AT2_MANUFACTURER_ID</dfn>		0x1114</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AT2_30TSE004_DEVICE_ID" data-ref="_M/AT2_30TSE004_DEVICE_ID">AT2_30TSE004_DEVICE_ID</dfn>		0x2200</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AT2_30TSE004_MASK" data-ref="_M/AT2_30TSE004_MASK">AT2_30TSE004_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* Giantec Semiconductor */</i></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/GT_MANUFACTURER_ID" data-ref="_M/GT_MANUFACTURER_ID">GT_MANUFACTURER_ID</dfn>		0x1C68</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/GT_30TS00_DEVICE_ID" data-ref="_M/GT_30TS00_DEVICE_ID">GT_30TS00_DEVICE_ID</dfn>		0x2201</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/GT_30TS00_MASK" data-ref="_M/GT_30TS00_MASK">GT_30TS00_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/GT2_MANUFACTURER_ID" data-ref="_M/GT2_MANUFACTURER_ID">GT2_MANUFACTURER_ID</dfn>		0x132D</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/GT2_34TS02_DEVICE_ID" data-ref="_M/GT2_34TS02_DEVICE_ID">GT2_34TS02_DEVICE_ID</dfn>		0x3300</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/GT2_34TS02_MASK" data-ref="_M/GT2_34TS02_MASK">GT2_34TS02_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* Maxim */</i></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/MAXIM_MANUFACTURER_ID" data-ref="_M/MAXIM_MANUFACTURER_ID">MAXIM_MANUFACTURER_ID</dfn>		0x004D</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/MAX_6604_DEVICE_ID" data-ref="_M/MAX_6604_DEVICE_ID">MAX_6604_DEVICE_ID</dfn>		0x3E00</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/MAX_6604_2_DEVICE_ID" data-ref="_M/MAX_6604_2_DEVICE_ID">MAX_6604_2_DEVICE_ID</dfn>		0x5400</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/MAX_6604_MASK" data-ref="_M/MAX_6604_MASK">MAX_6604_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* Microchip */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/MCP_MANUFACTURER_ID" data-ref="_M/MCP_MANUFACTURER_ID">MCP_MANUFACTURER_ID</dfn>		0x0054</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/MCP_9804_DEVICE_ID" data-ref="_M/MCP_9804_DEVICE_ID">MCP_9804_DEVICE_ID</dfn>		0x0200</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/MCP_9804_MASK" data-ref="_M/MCP_9804_MASK">MCP_9804_MASK</dfn>			0xFFFC</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/MCP_9805_DEVICE_ID" data-ref="_M/MCP_9805_DEVICE_ID">MCP_9805_DEVICE_ID</dfn>		0x0000	/* Also matches MCP9843 */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/MCP_9805_MASK" data-ref="_M/MCP_9805_MASK">MCP_9805_MASK</dfn>			0xFFFE</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/MCP_98242_DEVICE_ID" data-ref="_M/MCP_98242_DEVICE_ID">MCP_98242_DEVICE_ID</dfn>		0x2000</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/MCP_98242_MASK" data-ref="_M/MCP_98242_MASK">MCP_98242_MASK</dfn>			0xFFFC</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/MCP_98243_DEVICE_ID" data-ref="_M/MCP_98243_DEVICE_ID">MCP_98243_DEVICE_ID</dfn>		0x2100</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/MCP_98243_MASK" data-ref="_M/MCP_98243_MASK">MCP_98243_MASK</dfn>			0xFFFC</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MCP_98244_DEVICE_ID" data-ref="_M/MCP_98244_DEVICE_ID">MCP_98244_DEVICE_ID</dfn>		0x2200</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/MCP_98244_MASK" data-ref="_M/MCP_98244_MASK">MCP_98244_MASK</dfn>			0xFFFC</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/MCP2_MANUFACTURER_ID" data-ref="_M/MCP2_MANUFACTURER_ID">MCP2_MANUFACTURER_ID</dfn>		0x1055	/* PCI-SIG manufacturer ID */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/MCP2_EMC1501_DEVICE_ID" data-ref="_M/MCP2_EMC1501_DEVICE_ID">MCP2_EMC1501_DEVICE_ID</dfn>		0x0842</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/MCP2_EMC1501_MASK" data-ref="_M/MCP2_EMC1501_MASK">MCP2_EMC1501_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_MCP_RESOLUTION_9804" data-ref="_M/SDTEMP_REG_MCP_RESOLUTION_9804">SDTEMP_REG_MCP_RESOLUTION_9804</dfn>	0x08 /* 9804, 9824[23] */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_MCP_RESOLUTION_98244" data-ref="_M/SDTEMP_REG_MCP_RESOLUTION_98244">SDTEMP_REG_MCP_RESOLUTION_98244</dfn>	0x09 /* 98244 */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* NXP Semiconductors */</i></td></tr>
<tr><th id="148">148</th><td><i>/* According to datasheets, SE97 and SE98 have same ID */</i></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/NXP_MANUFACTURER_ID" data-ref="_M/NXP_MANUFACTURER_ID">NXP_MANUFACTURER_ID</dfn>		0x1131</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/NXP_SE98_DEVICE_ID" data-ref="_M/NXP_SE98_DEVICE_ID">NXP_SE98_DEVICE_ID</dfn>		0xA100</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/NXP_SE98_MASK" data-ref="_M/NXP_SE98_MASK">NXP_SE98_MASK</dfn>			0xFFFC</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/NXP_SE97_DEVICE_ID" data-ref="_M/NXP_SE97_DEVICE_ID">NXP_SE97_DEVICE_ID</dfn>		0xA200</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/NXP_SE97_MASK" data-ref="_M/NXP_SE97_MASK">NXP_SE97_MASK</dfn>			0xFFFC</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* Analog Devices */</i></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/ADT_MANUFACTURER_ID" data-ref="_M/ADT_MANUFACTURER_ID">ADT_MANUFACTURER_ID</dfn>		0x11D4</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/ADT_7408_DEVICE_ID" data-ref="_M/ADT_7408_DEVICE_ID">ADT_7408_DEVICE_ID</dfn>		0x0800	/* e.g. 0x0801 */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/ADT_7408_MASK" data-ref="_M/ADT_7408_MASK">ADT_7408_MASK</dfn>			0xFFF0</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/* IDT */</i></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/IDT_MANUFACTURER_ID" data-ref="_M/IDT_MANUFACTURER_ID">IDT_MANUFACTURER_ID</dfn>		0x00B3</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3000B3_DEVICE_ID" data-ref="_M/IDT_TS3000B3_DEVICE_ID">IDT_TS3000B3_DEVICE_ID</dfn>		0x2903	/* Also matches TSE2002B3 */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3000B3_MASK" data-ref="_M/IDT_TS3000B3_MASK">IDT_TS3000B3_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3000GB0_DEVICE_ID" data-ref="_M/IDT_TS3000GB0_DEVICE_ID">IDT_TS3000GB0_DEVICE_ID</dfn>		0x2913</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3000GB0_MASK" data-ref="_M/IDT_TS3000GB0_MASK">IDT_TS3000GB0_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3000GB2_DEVICE_ID" data-ref="_M/IDT_TS3000GB2_DEVICE_ID">IDT_TS3000GB2_DEVICE_ID</dfn>		0x2912	/* Also matched TSE2002GB2 */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3000GB2_MASK" data-ref="_M/IDT_TS3000GB2_MASK">IDT_TS3000GB2_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3001GB2_DEVICE_ID" data-ref="_M/IDT_TS3001GB2_DEVICE_ID">IDT_TS3001GB2_DEVICE_ID</dfn>		0x3001</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/IDT_TS3001GB2_MASK" data-ref="_M/IDT_TS3001GB2_MASK">IDT_TS3001GB2_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/IDT_TSE2004GB2_DEVICE_ID" data-ref="_M/IDT_TSE2004GB2_DEVICE_ID">IDT_TSE2004GB2_DEVICE_ID</dfn>	0x2214</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/IDT_TSE2004GB2_MASK" data-ref="_M/IDT_TSE2004GB2_MASK">IDT_TSE2004GB2_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/SDTEMP_REG_IDT_RESOLUTION" data-ref="_M/SDTEMP_REG_IDT_RESOLUTION">SDTEMP_REG_IDT_RESOLUTION</dfn>	0x08 /* 2002 */</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/* STmicroelectronics */</i></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/STTS_MANUFACTURER_ID" data-ref="_M/STTS_MANUFACTURER_ID">STTS_MANUFACTURER_ID</dfn>		0x104A</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/STTS_424_DEVICE_ID" data-ref="_M/STTS_424_DEVICE_ID">STTS_424_DEVICE_ID</dfn>		0x0101</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/STTS_424_MASK" data-ref="_M/STTS_424_MASK">STTS_424_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/STTS_424E_DEVICE_ID" data-ref="_M/STTS_424E_DEVICE_ID">STTS_424E_DEVICE_ID</dfn>		0x0000</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/STTS_424E_MASK" data-ref="_M/STTS_424E_MASK">STTS_424E_MASK</dfn>			0xFFFE</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/STTS_3000_DEVICE_ID" data-ref="_M/STTS_3000_DEVICE_ID">STTS_3000_DEVICE_ID</dfn>		0x0200</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/STTS_3000_MASK" data-ref="_M/STTS_3000_MASK">STTS_3000_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/STTS_2002_DEVICE_ID" data-ref="_M/STTS_2002_DEVICE_ID">STTS_2002_DEVICE_ID</dfn>		0x0300</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/STTS_2002_MASK" data-ref="_M/STTS_2002_MASK">STTS_2002_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/STTS_2004_DEVICE_ID" data-ref="_M/STTS_2004_DEVICE_ID">STTS_2004_DEVICE_ID</dfn>		0x2201</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/STTS_2004_MASK" data-ref="_M/STTS_2004_MASK">STTS_2004_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* On Semiconductor (Catalyst) */</i></td></tr>
<tr><th id="189">189</th><td><i>/* According to datasheets, both the CAT6095 and CAT34TS02 have the same ID */</i></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/CAT_MANUFACTURER_ID" data-ref="_M/CAT_MANUFACTURER_ID">CAT_MANUFACTURER_ID</dfn>		0x1B09</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/CAT_34TS02_DEVICE_ID" data-ref="_M/CAT_34TS02_DEVICE_ID">CAT_34TS02_DEVICE_ID</dfn>		0x0800</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/CAT_34TS02_MASK" data-ref="_M/CAT_34TS02_MASK">CAT_34TS02_MASK</dfn>			0xFFE0</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/CAT_34TS02C_DEVICE_ID" data-ref="_M/CAT_34TS02C_DEVICE_ID">CAT_34TS02C_DEVICE_ID</dfn>		0x0a00</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/CAT_34TS02C_MASK" data-ref="_M/CAT_34TS02C_MASK">CAT_34TS02C_MASK</dfn>		0xFFFE</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/CAT_34TS04_DEVICE_ID" data-ref="_M/CAT_34TS04_DEVICE_ID">CAT_34TS04_DEVICE_ID</dfn>		0x2200</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/CAT_34TS04_MASK" data-ref="_M/CAT_34TS04_MASK">CAT_34TS04_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#<span data-ppcond="32">endif</span>	/* _DEV_I2C_SDTEMPREG_H */</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='sdtemp.c.html'>netbsd/sys/dev/i2c/sdtemp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
