define MON $8000
define zero_literal $ff
define A_literal $fe
LDA #$30
STA zero_literal
LDA #$41
STA A_literal

define fib_a $fa
define fib_b $fb
define fib_c $fc
LDY #0
LDX #0

LDA #$00
STA fib_a
STA fib_c
LDA #$01
STA fib_b
CLC
loop:
BCS end
JSR printA
LDA fib_a
STA fib_c
LDA fib_b
STA fib_a
CLC
ADC fib_c
STA fib_b
JMP loop
end:
BRK


printA: ; modifies Y (vram ptr) and X
PHA
LSR A
LSR A
LSR A
LSR A
CMP #10
CLC
BMI printA_zero1
ADC A_literal
SEC
SBC #10
JMP printA_continue1
printA_zero1:
ADC zero_literal
printA_continue1:
STA MON,Y
INY

TSX
INX
LDA $100, X
AND #$0f
CMP #10
CLC
BMI printA_zero2
ADC A_literal
SEC
SBC #10
JMP printA_continue2
printA_zero2:
ADC zero_literal
printA_continue2:
STA MON,Y
INY

LDA #$20
STA MON,Y
INY

PLA
RTS