{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 10:14:53 2020 " "Info: Processing started: Sun Jul 05 10:14:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Info: Found entity 1: mux4" {  } { { "mux4.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/mux4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file max.v" { { "Info" "ISGN_ENTITY_NAME" "1 max " "Info: Found entity 1: max" {  } { { "max.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/max.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file min.v" { { "Info" "ISGN_ENTITY_NAME" "1 min " "Info: Found entity 1: min" {  } { { "min.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/min.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_subtractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_subtractor " "Info: Found entity 1: full_adder_subtractor" {  } { { "full_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/full_adder_subtractor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Info: Found entity 1: all" {  } { { "all.bdf" "" { Schematic "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/all.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/full_adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_adder_subtractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file BCD_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder_subtractor " "Info: Found entity 1: BCD_adder_subtractor" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bcd_behav.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_bcd_behav.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_bcd_behav " "Info: Found entity 1: add_bcd_behav" {  } { { "add_bcd_behav.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/add_bcd_behav.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V BCD_adder_subtractor.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at BCD_adder_subtractor.v(12): created implicit net for \"V\"" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_adder_subtractor.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCD_adder_subtractor.v(12): instance has no name" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_adder_subtractor.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCD_adder_subtractor.v(22): instance has no name" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_adder_subtractor " "Info: Elaborating entity \"BCD_adder_subtractor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 BCD_adder_subtractor.v(18) " "Warning (10739): Verilog HDL warning at BCD_adder_subtractor.v(18): actual bit length 2 differs from formal bit length 1" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 BCD_adder_subtractor.v(19) " "Warning (10739): Verilog HDL warning at BCD_adder_subtractor.v(19): actual bit length 2 differs from formal bit length 1" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S2\[3\] 0 BCD_adder_subtractor.v(7) " "Warning (10030): Net \"S2\[3\]\" at BCD_adder_subtractor.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BCD_adder_subtractor.v" "" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_subtractor full_adder_subtractor:comb_4 " "Info: Elaborating entity \"full_adder_subtractor\" for hierarchy \"full_adder_subtractor:comb_4\"" {  } { { "BCD_adder_subtractor.v" "comb_4" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/BCD_adder_subtractor.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder_subtractor:comb_4\|full_adder:fa0 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder_subtractor:comb_4\|full_adder:fa0\"" {  } { { "full_adder_subtractor.v" "fa0" { Text "H:/Mohammad/BZU/1st year/صيفي دورة أولى/ENCS234 (ديجيتال)/pp/full_adder_subtractor.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 10:14:54 2020 " "Info: Processing ended: Sun Jul 05 10:14:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
