Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_state_buffer_kernel_top glbl -Oenable_linking_all_libraries -prj state_buffer_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s state_buffer_kernel 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_state_buffer_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.state_buffer_kernel_list_nodes_n...
Compiling module xil_defaultlib.state_buffer_kernel_list_nodes_s...
Compiling module xil_defaultlib.state_buffer_kernel_list_nodes_s...
Compiling module xil_defaultlib.state_buffer_kernel_list_lp_head...
Compiling module xil_defaultlib.state_buffer_kernel_list_lp_size...
Compiling module xil_defaultlib.state_buffer_kernel_flow_control...
Compiling module xil_defaultlib.state_buffer_kernel_state_buffer...
Compiling module xil_defaultlib.state_buffer_kernel_state_buffer...
Compiling module xil_defaultlib.state_buffer_kernel
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_state_buffer_kernel_top
Compiling module work.glbl
Built simulation snapshot state_buffer_kernel
