
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `final_synth.ys' --

1. Executing Verilog-2005 frontend: src/clocking/clock_distributor_flat.sv
Parsing SystemVerilog input from `src/clocking/clock_distributor_flat.sv' to AST representation.
Generating RTLIL representation for module `\clock_distributor'.
Warning: Replacing memory \clk_gated with list of registers. See src/clocking/clock_distributor_flat.sv:78
Warning: Replacing memory \div_counter with list of registers. See src/clocking/clock_distributor_flat.sv:62
Warning: Replacing memory \clk_buffered with list of registers. See src/clocking/clock_distributor_flat.sv:54
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/clocking/qca_qck_gating_flat.sv
Parsing SystemVerilog input from `src/clocking/qca_qck_gating_flat.sv' to AST representation.
Generating RTLIL representation for module `\qca_qck_gating'.
Warning: Replacing memory \delay_chain_qca with list of registers. See src/clocking/qca_qck_gating_flat.sv:180
Warning: Replacing memory \delay_chain_qck with list of registers. See src/clocking/qca_qck_gating_flat.sv:173
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Finding top of design hierarchy..
root of   0 design levels: qca_qck_gating      
root of   0 design levels: clock_distributor   
Automatically selected qca_qck_gating as design top module.

3.2. Analyzing design hierarchy..
Top module:  \qca_qck_gating

3.3. Analyzing design hierarchy..
Top module:  \qca_qck_gating
Removing unused module `\clock_distributor'.
Removed 1 unused modules.
ERROR: No such command: procs (type 'help' for a command overview)
