<stg><name>GEMM_3D_float</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h4_0 = phi i5 [ 0, %0 ], [ %h4, %l_S_i_0_i5_end ]

]]></Node>
<StgValue><ssdm name="h4_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln345 = icmp eq i5 %h4_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %h4 = add i5 %h4_0, 1

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln345, label %4, label %l_S_i_0_i5_begin

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_i_0_i5_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln345"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_i_0_i5_begin:1  %tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h4_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="12">
<![CDATA[
l_S_i_0_i5_begin:2  %zext_ln350 = zext i12 %tmp_50 to i13

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_i_0_i5_begin:3  %tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h4_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="10">
<![CDATA[
l_S_i_0_i5_begin:4  %zext_ln350_1 = zext i10 %tmp_51 to i13

]]></Node>
<StgValue><ssdm name="zext_ln350_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
l_S_i_0_i5_begin:5  %sub_ln350 = sub i13 %zext_ln350, %zext_ln350_1

]]></Node>
<StgValue><ssdm name="sub_ln350"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="13">
<![CDATA[
l_S_i_0_i5_begin:6  %sext_ln350 = sext i13 %sub_ln350 to i14

]]></Node>
<StgValue><ssdm name="sext_ln350"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_i_0_i5_begin:7  %tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h4_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_i_0_i5_begin:8  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h4_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="6">
<![CDATA[
l_S_i_0_i5_begin:9  %zext_ln352 = zext i6 %tmp_53 to i8

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_i_0_i5_begin:10  %sub_ln352 = sub i8 %tmp_52, %zext_ln352

]]></Node>
<StgValue><ssdm name="sub_ln352"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_0_i5_begin:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i5_begin:12  br label %2

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln359"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j4_0_0 = phi i3 [ 0, %l_S_i_0_i5_begin ], [ %add_ln347, %l_S_j_0_j4_end ]

]]></Node>
<StgValue><ssdm name="j4_0_0"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln347 = icmp eq i3 %j4_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln347"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_644 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln347 = add i3 %j4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln347, label %l_S_i_0_i5_end, label %l_S_j_0_j4_begin

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j4_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln347"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j4_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="3">
<![CDATA[
l_S_j_0_j4_begin:2  %zext_ln352_1 = zext i3 %j4_0_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln352_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="3">
<![CDATA[
l_S_j_0_j4_begin:3  %zext_ln352_2 = zext i3 %j4_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln352_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_0_j4_begin:4  %add_ln352 = add i8 %sub_ln352, %zext_ln352_2

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
l_S_j_0_j4_begin:5  %sext_ln352 = sext i8 %add_ln352 to i64

]]></Node>
<StgValue><ssdm name="sext_ln352"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_0_j4_begin:6  %v204_0_V_addr = getelementptr [96 x i32]* %v204_0_V, i64 0, i64 %sext_ln352

]]></Node>
<StgValue><ssdm name="v204_0_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j4_begin:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_0_i5_end:0  %empty_643 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i5_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %k3_0_0 = phi i7 [ 0, %l_S_j_0_j4_begin ], [ %add_ln348, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]

]]></Node>
<StgValue><ssdm name="k3_0_0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln348 = icmp eq i7 %k3_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_646 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln348 = add i7 %k3_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln348, label %l_S_j_0_j4_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %zext_ln350_2 = zext i7 %k3_0_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln350_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %add_ln350 = add i14 %zext_ln350_2, %sext_ln350

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %trunc_ln350 = trunc i14 %add_ln350 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %trunc_ln350, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:6  %p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %add_ln350, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:7  %sub_ln350_1 = sub i15 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln350_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %add_ln350_1 = add i15 %zext_ln352_1, %sub_ln350_1

]]></Node>
<StgValue><ssdm name="add_ln350_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j4_end:0  %empty_645 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str33, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j4_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %sext_ln350_1 = sext i14 %add_ln350 to i64

]]></Node>
<StgValue><ssdm name="sext_ln350_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:9  %zext_ln350_3 = zext i15 %add_ln350_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln350_3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:10  %k_proj_transposed_V_s = getelementptr [9216 x i32]* @k_proj_transposed_V, i64 0, i64 %zext_ln350_3

]]></Node>
<StgValue><ssdm name="k_proj_transposed_V_s"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:11  %v202_0_V_addr = getelementptr [1536 x i32]* %v202_0_V, i64 0, i64 %sext_ln350_1

]]></Node>
<StgValue><ssdm name="v202_0_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:12  %v202_0_V_load = load i32* %v202_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v202_0_V_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:13  %k_proj_transposed_V_1 = load i32* %k_proj_transposed_V_s, align 4

]]></Node>
<StgValue><ssdm name="k_proj_transposed_V_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:12  %v202_0_V_load = load i32* %v202_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v202_0_V_load"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:13  %k_proj_transposed_V_1 = load i32* %k_proj_transposed_V_s, align 4

]]></Node>
<StgValue><ssdm name="k_proj_transposed_V_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:18  %v204_0_V_load = load i32* %v204_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v204_0_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:14  %sext_ln1118 = sext i32 %v202_0_V_load to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:15  %sext_ln1118_10 = sext i32 %k_proj_transposed_V_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:16  %mul_ln1118 = mul i44 %sext_ln1118, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:17  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:18  %v204_0_V_load = load i32* %v204_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v204_0_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln348"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:19  %add_ln703 = add i32 %v204_0_V_load, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:20  store i32 %add_ln703, i32* %v204_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:21  br label %3

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
