#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024fca95ea10 .scope module, "cpu_tb" "cpu_tb" 2 16;
 .timescale 0 0;
v0000024fca9e75e0_0 .var "CLK", 0 0;
v0000024fca9e7860_0 .var "INSTRUCTION_t", 31 0;
v0000024fca9e7cc0_0 .net "PC_t", 31 0, v0000024fca9e2b50_0;  1 drivers
v0000024fca9e7220_0 .var "RESET", 0 0;
v0000024fca9e6960_0 .net "address_from_cache_t", 5 0, v0000024fca94a030_0;  1 drivers
v0000024fca9e7ea0_0 .net "aluResult_t", 7 0, v0000024fca9e1250_0;  1 drivers
v0000024fca9e7360_0 .net "busywait_cache_t", 0 0, v0000024fca94b390_0;  1 drivers
v0000024fca9e66e0_0 .net "busywait_instruction_cache_t", 0 0, v0000024fca9e5350_0;  1 drivers
v0000024fca9e6be0_0 .net "busywait_instruction_mem_t", 0 0, v0000024fca9e68c0_0;  1 drivers
v0000024fca9e6640_0 .net "busywait_mem_t", 0 0, v0000024fca9e5670_0;  1 drivers
v0000024fca9e6820_0 .net "cacheReadOutput_t", 7 0, v0000024fca94a350_0;  1 drivers
v0000024fca9e7400_0 .net "instruction_from_cache", 31 0, v0000024fca9e4630_0;  1 drivers
v0000024fca9e7720_0 .net "instruction_mem_read", 0 0, v0000024fca9e5030_0;  1 drivers
v0000024fca9e77c0_0 .net "instruction_memread_address", 5 0, v0000024fca9e5170_0;  1 drivers
v0000024fca9e6aa0_0 .net "instruction_memread_data", 127 0, v0000024fca9e79a0_0;  1 drivers
v0000024fca9e6b40_0 .var/i "j", 31 0;
v0000024fca9e8290_0 .net "read_data_from_mem_t", 31 0, v0000024fca9e5cb0_0;  1 drivers
v0000024fca9e9af0_0 .net "readcache_t", 0 0, v0000024fca9e11b0_0;  1 drivers
v0000024fca9e8dd0_0 .net "readmem_t", 0 0, v0000024fca94a0d0_0;  1 drivers
v0000024fca9e94b0_0 .net "reg1output_t", 7 0, v0000024fca9e5210_0;  1 drivers
v0000024fca9e8830_0 .var "total_busywait", 0 0;
v0000024fca9e8b50_0 .net "writecache_t", 0 0, v0000024fca9e2010_0;  1 drivers
v0000024fca9e8510_0 .net "writedata_to_mem_t", 31 0, v0000024fca94ae90_0;  1 drivers
v0000024fca9e9d70_0 .net "writemem_t", 0 0, v0000024fca94ab70_0;  1 drivers
E_0000024fca957180 .event anyedge, v0000024fca9e4630_0;
E_0000024fca957540 .event anyedge, v0000024fca94b390_0, v0000024fca9e5350_0;
S_0000024fca95ed30 .scope module, "mycache" "cache" 2 56, 3 1 0, S_0000024fca95ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 6 "mem_address";
    .port_info 11 /OUTPUT 32 "mem_writedata";
    .port_info 12 /INPUT 32 "mem_readdata";
    .port_info 13 /INPUT 1 "mem_busywait";
P_0000024fca95eec0 .param/l "IDLE_STATE" 0 3 147, C4<000>;
P_0000024fca95eef8 .param/l "MEM_READ_STATE" 0 3 147, C4<001>;
P_0000024fca95ef30 .param/l "MEM_WRITE_STATE" 0 3 147, C4<010>;
P_0000024fca95ef68 .param/l "WRITE_TO_CACHE_ON_MISS" 0 3 148, C4<011>;
v0000024fca94b4d0_0 .net "address", 7 0, v0000024fca9e1250_0;  alias, 1 drivers
v0000024fca94b390_0 .var "busywait", 0 0;
v0000024fca94a670_0 .net "clock", 0 0, v0000024fca9e75e0_0;  1 drivers
v0000024fca94adf0 .array "data_block", 0 7, 31 0;
v0000024fca94a210_0 .var "dirty", 7 0;
v0000024fca94b070_0 .var/i "i", 31 0;
v0000024fca949f90_0 .var "index", 2 0;
v0000024fca94a030_0 .var "mem_address", 5 0;
v0000024fca94a7b0_0 .net "mem_busywait", 0 0, v0000024fca9e5670_0;  alias, 1 drivers
v0000024fca94a0d0_0 .var "mem_read", 0 0;
v0000024fca94b570_0 .net "mem_readdata", 31 0, v0000024fca9e5cb0_0;  alias, 1 drivers
v0000024fca94ab70_0 .var "mem_write", 0 0;
v0000024fca94ae90_0 .var "mem_writedata", 31 0;
v0000024fca94a2b0_0 .var "next_state", 2 0;
v0000024fca94b1b0_0 .var "offset", 1 0;
v0000024fca94b6b0_0 .net "read", 0 0, v0000024fca9e11b0_0;  alias, 1 drivers
v0000024fca94b750_0 .var "readaccess", 0 0;
v0000024fca94a350_0 .var "readdata", 7 0;
v0000024fca94a490_0 .var "readhit", 0 0;
v0000024fca94b7f0_0 .net "reset", 0 0, v0000024fca9e7220_0;  1 drivers
v0000024fca9499f0_0 .var "state", 2 0;
v0000024fca94acb0_0 .var "tag", 2 0;
v0000024fca94af30 .array "tag_array", 0 7, 2 0;
v0000024fca949b30_0 .var "valid", 7 0;
v0000024fca94a710_0 .net "write", 0 0, v0000024fca9e2010_0;  alias, 1 drivers
v0000024fca949c70_0 .var "writeaccess", 0 0;
v0000024fca93c530_0 .net "writedata", 7 0, v0000024fca9e5210_0;  alias, 1 drivers
v0000024fca93cf30_0 .var "writehit", 0 0;
E_0000024fca956e40 .event posedge, v0000024fca94b7f0_0;
E_0000024fca957000/0 .event anyedge, v0000024fca94b7f0_0;
E_0000024fca957000/1 .event posedge, v0000024fca94a670_0;
E_0000024fca957000 .event/or E_0000024fca957000/0, E_0000024fca957000/1;
v0000024fca94af30_0 .array/port v0000024fca94af30, 0;
E_0000024fca957a80/0 .event anyedge, v0000024fca9499f0_0, v0000024fca94acb0_0, v0000024fca949f90_0, v0000024fca94af30_0;
v0000024fca94af30_1 .array/port v0000024fca94af30, 1;
v0000024fca94af30_2 .array/port v0000024fca94af30, 2;
v0000024fca94af30_3 .array/port v0000024fca94af30, 3;
v0000024fca94af30_4 .array/port v0000024fca94af30, 4;
E_0000024fca957a80/1 .event anyedge, v0000024fca94af30_1, v0000024fca94af30_2, v0000024fca94af30_3, v0000024fca94af30_4;
v0000024fca94af30_5 .array/port v0000024fca94af30, 5;
v0000024fca94af30_6 .array/port v0000024fca94af30, 6;
v0000024fca94af30_7 .array/port v0000024fca94af30, 7;
v0000024fca94adf0_0 .array/port v0000024fca94adf0, 0;
E_0000024fca957a80/2 .event anyedge, v0000024fca94af30_5, v0000024fca94af30_6, v0000024fca94af30_7, v0000024fca94adf0_0;
v0000024fca94adf0_1 .array/port v0000024fca94adf0, 1;
v0000024fca94adf0_2 .array/port v0000024fca94adf0, 2;
v0000024fca94adf0_3 .array/port v0000024fca94adf0, 3;
v0000024fca94adf0_4 .array/port v0000024fca94adf0, 4;
E_0000024fca957a80/3 .event anyedge, v0000024fca94adf0_1, v0000024fca94adf0_2, v0000024fca94adf0_3, v0000024fca94adf0_4;
v0000024fca94adf0_5 .array/port v0000024fca94adf0, 5;
v0000024fca94adf0_6 .array/port v0000024fca94adf0, 6;
v0000024fca94adf0_7 .array/port v0000024fca94adf0, 7;
E_0000024fca957a80/4 .event anyedge, v0000024fca94adf0_5, v0000024fca94adf0_6, v0000024fca94adf0_7, v0000024fca93cf30_0;
E_0000024fca957a80/5 .event anyedge, v0000024fca94b570_0;
E_0000024fca957a80 .event/or E_0000024fca957a80/0, E_0000024fca957a80/1, E_0000024fca957a80/2, E_0000024fca957a80/3, E_0000024fca957a80/4, E_0000024fca957a80/5;
E_0000024fca956fc0/0 .event anyedge, v0000024fca9499f0_0, v0000024fca94b390_0, v0000024fca94b750_0, v0000024fca949c70_0;
E_0000024fca956fc0/1 .event anyedge, v0000024fca949f90_0, v0000024fca949b30_0, v0000024fca94a490_0, v0000024fca94a210_0;
E_0000024fca956fc0/2 .event anyedge, v0000024fca93cf30_0, v0000024fca94af30_0, v0000024fca94af30_1, v0000024fca94af30_2;
E_0000024fca956fc0/3 .event anyedge, v0000024fca94af30_3, v0000024fca94af30_4, v0000024fca94af30_5, v0000024fca94af30_6;
E_0000024fca956fc0/4 .event anyedge, v0000024fca94af30_7, v0000024fca94acb0_0;
E_0000024fca956fc0 .event/or E_0000024fca956fc0/0, E_0000024fca956fc0/1, E_0000024fca956fc0/2, E_0000024fca956fc0/3, E_0000024fca956fc0/4;
E_0000024fca957800 .event posedge, v0000024fca94a670_0;
E_0000024fca957100 .event anyedge, v0000024fca93cf30_0;
E_0000024fca957580 .event anyedge, v0000024fca94b750_0, v0000024fca94a490_0;
E_0000024fca957ac0/0 .event anyedge, v0000024fca949c70_0, v0000024fca949f90_0, v0000024fca949b30_0, v0000024fca94af30_0;
E_0000024fca957ac0/1 .event anyedge, v0000024fca94af30_1, v0000024fca94af30_2, v0000024fca94af30_3, v0000024fca94af30_4;
E_0000024fca957ac0/2 .event anyedge, v0000024fca94af30_5, v0000024fca94af30_6, v0000024fca94af30_7, v0000024fca94acb0_0;
E_0000024fca957ac0 .event/or E_0000024fca957ac0/0, E_0000024fca957ac0/1, E_0000024fca957ac0/2;
E_0000024fca957140/0 .event anyedge, v0000024fca94b750_0, v0000024fca949f90_0, v0000024fca949b30_0, v0000024fca94af30_0;
E_0000024fca957140/1 .event anyedge, v0000024fca94af30_1, v0000024fca94af30_2, v0000024fca94af30_3, v0000024fca94af30_4;
E_0000024fca957140/2 .event anyedge, v0000024fca94af30_5, v0000024fca94af30_6, v0000024fca94af30_7, v0000024fca94acb0_0;
E_0000024fca957140 .event/or E_0000024fca957140/0, E_0000024fca957140/1, E_0000024fca957140/2;
E_0000024fca956f40 .event anyedge, v0000024fca94a710_0, v0000024fca94b6b0_0;
E_0000024fca9573c0 .event anyedge, v0000024fca94b4d0_0;
S_0000024fca929b50 .scope module, "mycpu" "cpu" 2 54, 2 156 0, S_0000024fca95ea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "READMEM";
    .port_info 5 /OUTPUT 1 "WRITEMEM";
    .port_info 6 /INPUT 1 "BUSYWAIT";
    .port_info 7 /OUTPUT 8 "aluResult";
    .port_info 8 /INPUT 8 "memReadOutput";
    .port_info 9 /OUTPUT 8 "reg1output";
v0000024fca9e1cf0_0 .net "BUSYWAIT", 0 0, v0000024fca9e8830_0;  1 drivers
v0000024fca9e2a10_0 .net "CLK", 0 0, v0000024fca9e75e0_0;  alias, 1 drivers
v0000024fca9e2ab0_0 .net "INSTRUCTION", 31 0, v0000024fca9e7860_0;  1 drivers
v0000024fca9e2b50_0 .var "PC", 31 0;
v0000024fca9e11b0_0 .var "READMEM", 0 0;
v0000024fca9e1f70_0 .net "RESET", 0 0, v0000024fca9e7220_0;  alias, 1 drivers
v0000024fca9e2010_0 .var "WRITEMEM", 0 0;
v0000024fca9e1250_0 .var "aluResult", 7 0;
v0000024fca9e12f0_0 .net "aluResult_wire", 7 0, v0000024fca9e1e30_0;  1 drivers
v0000024fca9e1430_0 .var "aluop", 2 0;
v0000024fca9e14d0_0 .var "alusrc1", 7 0;
v0000024fca9e44f0_0 .net "alusrc2", 7 0, v0000024fca9e2c90_0;  1 drivers
v0000024fca9e4e50_0 .net "branchResult", 31 0, v0000024fca9e2bf0_0;  1 drivers
v0000024fca9e4a90_0 .var "destination", 7 0;
v0000024fca9e43b0_0 .var "immediate", 7 0;
v0000024fca9e4090_0 .net "memReadOutput", 7 0, v0000024fca94a350_0;  alias, 1 drivers
v0000024fca9e4130_0 .var "opcode", 7 0;
v0000024fca9e48b0_0 .net "pcUpdaterout", 31 0, v0000024fca9e2510_0;  1 drivers
v0000024fca9e5210_0 .var "reg1output", 7 0;
v0000024fca9e5c10_0 .net "reg1output_wire", 7 0, v0000024fca9e2dd0_0;  1 drivers
v0000024fca9e4950_0 .net "reg2output", 7 0, v0000024fca9e2e70_0;  1 drivers
v0000024fca9e41d0_0 .var "registerIn", 7 0;
v0000024fca9e4d10_0 .net "registerInput", 7 0, v0000024fca9e2290_0;  1 drivers
v0000024fca9e5530_0 .var "source1", 7 0;
v0000024fca9e5850_0 .var "source2", 7 0;
v0000024fca9e50d0_0 .net "twoscomplement", 7 0, v0000024fca9e1890_0;  1 drivers
v0000024fca9e4270_0 .var "write", 0 0;
v0000024fca9e55d0_0 .net "zerooutput", 0 0, v0000024fca9e1110_0;  1 drivers
E_0000024fca957b40 .event anyedge, v0000024fca9e2290_0;
E_0000024fca957640 .event anyedge, v0000024fca9e2dd0_0;
E_0000024fca957b00 .event anyedge, v0000024fca93cfd0_0;
E_0000024fca9577c0 .event anyedge, v0000024fca9e2330_0;
E_0000024fca9572c0 .event anyedge, v0000024fca9e1cf0_0;
L_0000024fca9e8e70 .part v0000024fca9e4a90_0, 0, 3;
L_0000024fca9e9a50 .part v0000024fca9e5530_0, 0, 3;
L_0000024fca9e8f10 .part v0000024fca9e5850_0, 0, 3;
S_0000024fca8b1d50 .scope module, "my_inputForRegisterIn" "inputForRegisterIn" 2 224, 2 281 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 8 "OPCODE";
    .port_info 2 /INPUT 8 "ALURESULT";
    .port_info 3 /INPUT 8 "MEMREADOUTPUT";
    .port_info 4 /OUTPUT 8 "OUTPUTVALUE";
v0000024fca93cfd0_0 .net "ALURESULT", 7 0, v0000024fca9e1e30_0;  alias, 1 drivers
v0000024fca9e2330_0 .net "INSTRUCTION", 31 0, v0000024fca9e7860_0;  alias, 1 drivers
v0000024fca9e1d90_0 .net "MEMREADOUTPUT", 7 0, v0000024fca94a350_0;  alias, 1 drivers
v0000024fca9e20b0_0 .net "OPCODE", 7 0, v0000024fca9e4130_0;  1 drivers
v0000024fca9e2290_0 .var "OUTPUTVALUE", 7 0;
E_0000024fca957bc0 .event anyedge, v0000024fca93cfd0_0, v0000024fca94a350_0, v0000024fca9e2330_0;
S_0000024fca8b1ee0 .scope module, "my_src2mux" "src2mux" 2 219, 2 314 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUOP";
    .port_info 1 /INPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "ALUSRC2";
    .port_info 3 /INPUT 8 "IMMEDIATE";
    .port_info 4 /INPUT 8 "TWOSCOMPLEMENT";
    .port_info 5 /INPUT 8 "REG2OUTPUT";
v0000024fca9e21f0_0 .net "ALUOP", 2 0, v0000024fca9e1430_0;  1 drivers
v0000024fca9e2c90_0 .var "ALUSRC2", 7 0;
v0000024fca9e28d0_0 .net "IMMEDIATE", 7 0, v0000024fca9e43b0_0;  1 drivers
v0000024fca9e2d30_0 .net "OPCODE", 7 0, v0000024fca9e4130_0;  alias, 1 drivers
v0000024fca9e17f0_0 .net "REG2OUTPUT", 7 0, v0000024fca9e2e70_0;  alias, 1 drivers
v0000024fca9e19d0_0 .net "TWOSCOMPLEMENT", 7 0, v0000024fca9e1890_0;  alias, 1 drivers
E_0000024fca957c00/0 .event anyedge, v0000024fca9e21f0_0, v0000024fca9e20b0_0, v0000024fca9e28d0_0, v0000024fca9e17f0_0;
E_0000024fca957c00/1 .event anyedge, v0000024fca9e19d0_0;
E_0000024fca957c00 .event/or E_0000024fca957c00/0, E_0000024fca957c00/1;
S_0000024fca8f1fb0 .scope module, "myalu" "alu" 2 212, 4 7 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000024fca9e23d0_0 .net "DATA1", 7 0, v0000024fca9e14d0_0;  1 drivers
v0000024fca9e1610_0 .net "DATA2", 7 0, v0000024fca9e2c90_0;  alias, 1 drivers
v0000024fca9e1e30_0 .var "RESULT", 7 0;
v0000024fca9e2150_0 .net "SELECT", 2 0, v0000024fca9e1430_0;  alias, 1 drivers
v0000024fca9e1110_0 .var "ZERO", 0 0;
v0000024fca9e1390_0 .var/i "a", 31 0;
v0000024fca9e2470_0 .var/i "i", 31 0;
E_0000024fca957740 .event anyedge, v0000024fca9e21f0_0, v0000024fca9e2c90_0, v0000024fca9e23d0_0;
E_0000024fca9571c0 .event anyedge, v0000024fca9e2c90_0;
S_0000024fca8f2140 .scope module, "mybranchValue" "branchValue" 2 221, 2 301 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 8 "OFFSET";
    .port_info 2 /OUTPUT 32 "OUT";
v0000024fca9e1a70_0 .net "OFFSET", 7 0, v0000024fca9e4a90_0;  1 drivers
v0000024fca9e2bf0_0 .var "OUT", 31 0;
v0000024fca9e2970_0 .net "PC", 31 0, v0000024fca9e2b50_0;  alias, 1 drivers
E_0000024fca957340 .event anyedge, v0000024fca9e1a70_0, v0000024fca9e2970_0;
S_0000024fca922c80 .scope module, "mypcUpdater" "pcUpdater" 2 216, 2 350 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "pcout";
v0000024fca9e1070_0 .net "clk", 0 0, v0000024fca9e75e0_0;  alias, 1 drivers
v0000024fca9e1b10_0 .net "pc", 31 0, v0000024fca9e2b50_0;  alias, 1 drivers
v0000024fca9e2510_0 .var "pcout", 31 0;
v0000024fca9e1ed0_0 .net "reset", 0 0, v0000024fca9e7220_0;  alias, 1 drivers
E_0000024fca957080 .event anyedge, v0000024fca94b7f0_0;
E_0000024fca957840 .event anyedge, v0000024fca9e2970_0;
S_0000024fca922e10 .scope module, "myreg_file" "reg_file" 2 209, 5 6 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0000024fca9e16b0_0 .net "CLK", 0 0, v0000024fca9e75e0_0;  alias, 1 drivers
v0000024fca9e2650_0 .net "IN", 7 0, v0000024fca9e41d0_0;  1 drivers
v0000024fca9e26f0_0 .net "INADDRESS", 2 0, L_0000024fca9e8e70;  1 drivers
v0000024fca9e2dd0_0 .var "OUT1", 7 0;
v0000024fca9e1bb0_0 .net "OUT1ADDRESS", 2 0, L_0000024fca9e9a50;  1 drivers
v0000024fca9e2e70_0 .var "OUT2", 7 0;
v0000024fca9e1930_0 .net "OUT2ADDRESS", 2 0, L_0000024fca9e8f10;  1 drivers
v0000024fca9e1570_0 .net "RESET", 0 0, v0000024fca9e7220_0;  alias, 1 drivers
v0000024fca9e1c50_0 .net "WRITE", 0 0, v0000024fca9e4270_0;  1 drivers
v0000024fca9e2790_0 .var/i "l", 31 0;
v0000024fca9e2830 .array "registers", 7 0, 7 0;
E_0000024fca957a40 .event anyedge, v0000024fca9e1930_0, v0000024fca9e1bb0_0;
v0000024fca9e2830_7 .array/port v0000024fca9e2830, 7;
v0000024fca9e2830_6 .array/port v0000024fca9e2830, 6;
v0000024fca9e2830_5 .array/port v0000024fca9e2830, 5;
v0000024fca9e2830_4 .array/port v0000024fca9e2830, 4;
E_0000024fca957700/0 .event anyedge, v0000024fca9e2830_7, v0000024fca9e2830_6, v0000024fca9e2830_5, v0000024fca9e2830_4;
v0000024fca9e2830_3 .array/port v0000024fca9e2830, 3;
v0000024fca9e2830_2 .array/port v0000024fca9e2830, 2;
v0000024fca9e2830_1 .array/port v0000024fca9e2830, 1;
v0000024fca9e2830_0 .array/port v0000024fca9e2830, 0;
E_0000024fca957700/1 .event anyedge, v0000024fca9e2830_3, v0000024fca9e2830_2, v0000024fca9e2830_1, v0000024fca9e2830_0;
E_0000024fca957700 .event/or E_0000024fca957700/0, E_0000024fca957700/1;
S_0000024fca8b66a0 .scope module, "mytwo" "twosComplement" 2 214, 2 367 0, S_0000024fca929b50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "NUMBER";
    .port_info 1 /OUTPUT 8 "OUT";
v0000024fca9e1750_0 .net "NUMBER", 7 0, v0000024fca9e2e70_0;  alias, 1 drivers
v0000024fca9e1890_0 .var "OUT", 7 0;
v0000024fca9e2f10_0 .var/i "i", 31 0;
E_0000024fca957200 .event anyedge, v0000024fca9e17f0_0;
S_0000024fca8b6830 .scope module, "mydata_memory" "data_memory" 2 74, 6 12 0, S_0000024fca95ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0000024fca9e5990_0 .var *"_ivl_10", 7 0; Local signal
v0000024fca9e49f0_0 .var *"_ivl_3", 7 0; Local signal
v0000024fca9e4310_0 .var *"_ivl_4", 7 0; Local signal
v0000024fca9e4ef0_0 .var *"_ivl_5", 7 0; Local signal
v0000024fca9e5ad0_0 .var *"_ivl_6", 7 0; Local signal
v0000024fca9e58f0_0 .var *"_ivl_7", 7 0; Local signal
v0000024fca9e4b30_0 .var *"_ivl_8", 7 0; Local signal
v0000024fca9e5a30_0 .var *"_ivl_9", 7 0; Local signal
v0000024fca9e4770_0 .net "address", 5 0, v0000024fca94a030_0;  alias, 1 drivers
v0000024fca9e5670_0 .var "busywait", 0 0;
v0000024fca9e46d0_0 .net "clock", 0 0, v0000024fca9e75e0_0;  alias, 1 drivers
v0000024fca9e4450_0 .var/i "i", 31 0;
v0000024fca9e5b70 .array "memory_array", 0 255, 7 0;
v0000024fca9e53f0_0 .net "read", 0 0, v0000024fca94a0d0_0;  alias, 1 drivers
v0000024fca9e52b0_0 .var "readaccess", 0 0;
v0000024fca9e5cb0_0 .var "readdata", 31 0;
v0000024fca9e5490_0 .net "reset", 0 0, v0000024fca9e7220_0;  alias, 1 drivers
v0000024fca9e4db0_0 .net "write", 0 0, v0000024fca94ab70_0;  alias, 1 drivers
v0000024fca9e4810_0 .var "writeaccess", 0 0;
v0000024fca9e5df0_0 .net "writedata", 31 0, v0000024fca94ae90_0;  alias, 1 drivers
E_0000024fca957240 .event anyedge, v0000024fca94ab70_0, v0000024fca94a0d0_0;
S_0000024fca902cc0 .scope module, "myinstruction_cache" "instruction_cache" 2 86, 7 2 0, S_0000024fca95ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "busywait";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /INPUT 1 "mem_busywait";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /INPUT 128 "mem_readdata";
    .port_info 8 /OUTPUT 6 "mem_readaddress";
P_0000024fca8b69c0 .param/l "IDLE_STATE" 0 7 91, C4<00>;
P_0000024fca8b69f8 .param/l "MEM_READ_STATE" 0 7 91, C4<01>;
P_0000024fca8b6a30 .param/l "WRITE_TO_CACHE_ON_MISS" 0 7 92, C4<11>;
v0000024fca9e5350_0 .var "busywait", 0 0;
v0000024fca9e5f30_0 .net "clock", 0 0, v0000024fca9e75e0_0;  alias, 1 drivers
v0000024fca9e4590 .array "data_block", 0 7, 127 0;
v0000024fca9e4bd0_0 .var "data_block_from_cache", 127 0;
v0000024fca9e5710_0 .var "hit", 0 0;
v0000024fca9e4c70_0 .var/i "i", 31 0;
v0000024fca9e57b0_0 .var "index", 2 0;
v0000024fca9e4630_0 .var "instruction", 31 0;
v0000024fca9e4f90_0 .net "mem_busywait", 0 0, v0000024fca9e68c0_0;  alias, 1 drivers
v0000024fca9e5030_0 .var "mem_read", 0 0;
v0000024fca9e5170_0 .var "mem_readaddress", 5 0;
v0000024fca9e6280_0 .net "mem_readdata", 127 0, v0000024fca9e79a0_0;  alias, 1 drivers
v0000024fca9e72c0_0 .var "next_state", 1 0;
v0000024fca9e6c80_0 .var "offset", 1 0;
v0000024fca9e6780_0 .net "pc", 31 0, v0000024fca9e2b50_0;  alias, 1 drivers
v0000024fca9e6140_0 .net "reset", 0 0, v0000024fca9e7220_0;  alias, 1 drivers
v0000024fca9e7c20_0 .var "state", 1 0;
v0000024fca9e7900_0 .var "tag", 24 0;
v0000024fca9e6dc0 .array "tag_array", 0 7, 24 0;
v0000024fca9e7f40_0 .var "tag_from_cache", 24 0;
v0000024fca9e7ae0_0 .var "valid", 7 0;
v0000024fca9e6a00_0 .var "valid_bit_from_cache", 0 0;
E_0000024fca957b80/0 .event anyedge, v0000024fca9e7c20_0, v0000024fca9e7900_0, v0000024fca9e57b0_0, v0000024fca9e5710_0;
E_0000024fca957b80/1 .event anyedge, v0000024fca9e6280_0;
E_0000024fca957b80 .event/or E_0000024fca957b80/0, E_0000024fca957b80/1;
E_0000024fca957280 .event anyedge, v0000024fca9e7c20_0, v0000024fca9e5710_0;
E_0000024fca957880 .event anyedge, v0000024fca9e2970_0, v0000024fca9e7f40_0, v0000024fca9e7900_0, v0000024fca9e6a00_0;
E_0000024fca957380 .event anyedge, v0000024fca9e5710_0, v0000024fca9e6c80_0, v0000024fca9e4bd0_0;
v0000024fca9e6dc0_0 .array/port v0000024fca9e6dc0, 0;
v0000024fca9e6dc0_1 .array/port v0000024fca9e6dc0, 1;
v0000024fca9e6dc0_2 .array/port v0000024fca9e6dc0, 2;
E_0000024fca957900/0 .event anyedge, v0000024fca9e57b0_0, v0000024fca9e6dc0_0, v0000024fca9e6dc0_1, v0000024fca9e6dc0_2;
v0000024fca9e6dc0_3 .array/port v0000024fca9e6dc0, 3;
v0000024fca9e6dc0_4 .array/port v0000024fca9e6dc0, 4;
v0000024fca9e6dc0_5 .array/port v0000024fca9e6dc0, 5;
v0000024fca9e6dc0_6 .array/port v0000024fca9e6dc0, 6;
E_0000024fca957900/1 .event anyedge, v0000024fca9e6dc0_3, v0000024fca9e6dc0_4, v0000024fca9e6dc0_5, v0000024fca9e6dc0_6;
v0000024fca9e6dc0_7 .array/port v0000024fca9e6dc0, 7;
v0000024fca9e4590_0 .array/port v0000024fca9e4590, 0;
v0000024fca9e4590_1 .array/port v0000024fca9e4590, 1;
E_0000024fca957900/2 .event anyedge, v0000024fca9e6dc0_7, v0000024fca9e7ae0_0, v0000024fca9e4590_0, v0000024fca9e4590_1;
v0000024fca9e4590_2 .array/port v0000024fca9e4590, 2;
v0000024fca9e4590_3 .array/port v0000024fca9e4590, 3;
v0000024fca9e4590_4 .array/port v0000024fca9e4590, 4;
v0000024fca9e4590_5 .array/port v0000024fca9e4590, 5;
E_0000024fca957900/3 .event anyedge, v0000024fca9e4590_2, v0000024fca9e4590_3, v0000024fca9e4590_4, v0000024fca9e4590_5;
v0000024fca9e4590_6 .array/port v0000024fca9e4590, 6;
v0000024fca9e4590_7 .array/port v0000024fca9e4590, 7;
E_0000024fca957900/4 .event anyedge, v0000024fca9e4590_6, v0000024fca9e4590_7;
E_0000024fca957900 .event/or E_0000024fca957900/0, E_0000024fca957900/1, E_0000024fca957900/2, E_0000024fca957900/3, E_0000024fca957900/4;
S_0000024fca902e50 .scope module, "myinstruction_memory" "instruction_memory" 2 100, 8 12 0, S_0000024fca95ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "address";
    .port_info 3 /OUTPUT 128 "readdata";
    .port_info 4 /OUTPUT 1 "busywait";
v0000024fca9e74a0_0 .var *"_ivl_10", 7 0; Local signal
v0000024fca9e7040_0 .var *"_ivl_11", 7 0; Local signal
v0000024fca9e61e0_0 .var *"_ivl_12", 7 0; Local signal
v0000024fca9e7540_0 .var *"_ivl_13", 7 0; Local signal
v0000024fca9e6320_0 .var *"_ivl_14", 7 0; Local signal
v0000024fca9e7d60_0 .var *"_ivl_15", 7 0; Local signal
v0000024fca9e70e0_0 .var *"_ivl_16", 7 0; Local signal
v0000024fca9e6d20_0 .var *"_ivl_17", 7 0; Local signal
v0000024fca9e6e60_0 .var *"_ivl_2", 7 0; Local signal
v0000024fca9e6fa0_0 .var *"_ivl_3", 7 0; Local signal
v0000024fca9e60a0_0 .var *"_ivl_4", 7 0; Local signal
v0000024fca9e63c0_0 .var *"_ivl_5", 7 0; Local signal
v0000024fca9e7b80_0 .var *"_ivl_6", 7 0; Local signal
v0000024fca9e6460_0 .var *"_ivl_7", 7 0; Local signal
v0000024fca9e7a40_0 .var *"_ivl_8", 7 0; Local signal
v0000024fca9e7180_0 .var *"_ivl_9", 7 0; Local signal
v0000024fca9e6f00_0 .net "address", 5 0, v0000024fca9e5170_0;  alias, 1 drivers
v0000024fca9e68c0_0 .var "busywait", 0 0;
v0000024fca9e7680_0 .net "clock", 0 0, v0000024fca9e75e0_0;  alias, 1 drivers
v0000024fca9e7e00 .array "memory_array", 0 1023, 7 0;
v0000024fca9e6500_0 .net "read", 0 0, v0000024fca9e5030_0;  alias, 1 drivers
v0000024fca9e65a0_0 .var "readaccess", 0 0;
v0000024fca9e79a0_0 .var "readdata", 127 0;
E_0000024fca957c40 .event anyedge, v0000024fca9e5030_0;
    .scope S_0000024fca922e10;
T_0 ;
    %wait E_0000024fca957700;
    %delay 2, 0;
    %load/vec4 v0000024fca9e1bb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e2830, 4;
    %assign/vec4 v0000024fca9e2dd0_0, 0;
    %load/vec4 v0000024fca9e1930_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e2830, 4;
    %assign/vec4 v0000024fca9e2e70_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024fca922e10;
T_1 ;
    %wait E_0000024fca957a40;
    %load/vec4 v0000024fca9e1570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 2, 0;
    %load/vec4 v0000024fca9e1bb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e2830, 4;
    %assign/vec4 v0000024fca9e2dd0_0, 0;
    %load/vec4 v0000024fca9e1930_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e2830, 4;
    %assign/vec4 v0000024fca9e2e70_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024fca922e10;
T_2 ;
    %wait E_0000024fca957800;
    %delay 1, 0;
    %load/vec4 v0000024fca9e1c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000024fca9e2650_0;
    %load/vec4 v0000024fca9e26f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e2830, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024fca922e10;
T_3 ;
    %wait E_0000024fca957080;
    %load/vec4 v0000024fca9e1570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e2790_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000024fca9e2790_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000024fca9e2790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024fca9e2830, 0, 4;
    %load/vec4 v0000024fca9e2790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e2790_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024fca8f1fb0;
T_4 ;
    %wait E_0000024fca9571c0;
    %load/vec4 v0000024fca9e1610_0;
    %pad/u 32;
    %store/vec4 v0000024fca9e1390_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024fca8f1fb0;
T_5 ;
    %wait E_0000024fca957740;
    %load/vec4 v0000024fca9e2150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.0 ;
    %delay 2, 0;
    %load/vec4 v0000024fca9e23d0_0;
    %load/vec4 v0000024fca9e1610_0;
    %add;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %delay 1, 0;
    %load/vec4 v0000024fca9e1610_0;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %delay 1, 0;
    %load/vec4 v0000024fca9e23d0_0;
    %load/vec4 v0000024fca9e1610_0;
    %and;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %delay 1, 0;
    %load/vec4 v0000024fca9e23d0_0;
    %load/vec4 v0000024fca9e1610_0;
    %or;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %delay 2, 0;
    %load/vec4 v0000024fca9e23d0_0;
    %load/vec4 v0000024fca9e1610_0;
    %add;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 4, 4;
    %or;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0000024fca9e1e30_0;
    %parti/s 1, 7, 4;
    %or;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
T_5.10 ;
    %jmp T_5.8;
T_5.5 ;
    %delay 1, 0;
    %load/vec4 v0000024fca9e1390_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.11, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
T_5.13 ;
    %load/vec4 v0000024fca9e2470_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0000024fca9e1390_0;
    %sub;
    %cmp/s;
    %jmp/0xz T_5.14, 5;
    %load/vec4 v0000024fca9e23d0_0;
    %load/vec4 v0000024fca9e2470_0;
    %part/s 1;
    %load/vec4 v0000024fca9e2470_0;
    %load/vec4 v0000024fca9e1390_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0000024fca9e1e30_0, 4, 1;
    %load/vec4 v0000024fca9e2470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
    %jmp T_5.13;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
T_5.15 ;
    %load/vec4 v0000024fca9e2470_0;
    %load/vec4 v0000024fca9e1390_0;
    %cmp/s;
    %jmp/0xz T_5.16, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000024fca9e2470_0;
    %store/vec4 v0000024fca9e1e30_0, 4, 1;
    %load/vec4 v0000024fca9e2470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
    %jmp T_5.15;
T_5.16 ;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %delay 1, 0;
    %load/vec4 v0000024fca9e1390_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.17, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024fca9e1e30_0, 0, 8;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
T_5.19 ;
    %load/vec4 v0000024fca9e1390_0;
    %load/vec4 v0000024fca9e2470_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_5.20, 5;
    %load/vec4 v0000024fca9e23d0_0;
    %load/vec4 v0000024fca9e2470_0;
    %part/s 1;
    %load/vec4 v0000024fca9e2470_0;
    %load/vec4 v0000024fca9e1390_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0000024fca9e1e30_0, 4, 1;
    %load/vec4 v0000024fca9e2470_0;
    %subi 1, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
    %jmp T_5.19;
T_5.20 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
T_5.21 ;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0000024fca9e1390_0;
    %sub;
    %load/vec4 v0000024fca9e2470_0;
    %cmp/s;
    %jmp/0xz T_5.22, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000024fca9e2470_0;
    %store/vec4 v0000024fca9e1e30_0, 4, 1;
    %load/vec4 v0000024fca9e2470_0;
    %subi 1, 0, 32;
    %store/vec4 v0000024fca9e2470_0, 0, 32;
    %jmp T_5.21;
T_5.22 ;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e1110_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024fca8b66a0;
T_6 ;
    %wait E_0000024fca957200;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e2f10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000024fca9e2f10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000024fca9e1750_0;
    %load/vec4 v0000024fca9e2f10_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %pad/s 1;
    %ix/getv/s 4, v0000024fca9e2f10_0;
    %store/vec4 v0000024fca9e1890_0, 4, 1;
    %load/vec4 v0000024fca9e2f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e2f10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0000024fca9e1890_0;
    %addi 1, 0, 8;
    %store/vec4 v0000024fca9e1890_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024fca922c80;
T_7 ;
    %wait E_0000024fca957840;
    %delay 1, 0;
    %load/vec4 v0000024fca9e1b10_0;
    %addi 4, 0, 32;
    %store/vec4 v0000024fca9e2510_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024fca922c80;
T_8 ;
    %wait E_0000024fca957080;
    %load/vec4 v0000024fca9e1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0000024fca9e2510_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024fca8b1ee0;
T_9 ;
    %wait E_0000024fca957c00;
    %load/vec4 v0000024fca9e21f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000024fca9e2d30_0;
    %parti/s 4, 3, 3;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024fca9e2d30_0;
    %parti/s 4, 3, 3;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
T_9.11;
    %jmp/1 T_9.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024fca9e2d30_0;
    %parti/s 4, 3, 3;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
T_9.10;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0000024fca9e28d0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0000024fca9e17f0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
T_9.9 ;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0000024fca9e2d30_0;
    %parti/s 4, 3, 3;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.12, 8;
    %load/vec4 v0000024fca9e19d0_0;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0000024fca9e17f0_0;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000024fca9e17f0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000024fca9e17f0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000024fca9e19d0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000024fca9e28d0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000024fca9e28d0_0;
    %assign/vec4 v0000024fca9e2c90_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024fca8f2140;
T_10 ;
    %wait E_0000024fca957340;
    %delay 2, 0;
    %load/vec4 v0000024fca9e2970_0;
    %addi 4, 0, 32;
    %load/vec4 v0000024fca9e1a70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000024fca9e1a70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000024fca9e2bf0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024fca8b1d50;
T_11 ;
    %wait E_0000024fca957bc0;
    %load/vec4 v0000024fca9e20b0_0;
    %parti/s 4, 3, 3;
    %cmpi/e 12, 0, 4;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024fca9e20b0_0;
    %parti/s 4, 3, 3;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000024fca9e1d90_0;
    %store/vec4 v0000024fca9e2290_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024fca93cfd0_0;
    %store/vec4 v0000024fca9e2290_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000024fca929b50;
T_12 ;
    %wait E_0000024fca9577c0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000024fca9e4a90_0, 0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000024fca9e5530_0, 0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000024fca9e5850_0, 0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000024fca9e43b0_0, 0;
    %delay 1, 0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000024fca9e4270_0, 0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0000024fca9e4130_0, 0;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0000024fca9e1430_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000024fca929b50;
T_13 ;
    %wait E_0000024fca9572c0;
    %load/vec4 v0000024fca9e1cf0_0;
    %inv;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0000024fca9e4270_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024fca929b50;
T_14 ;
    %wait E_0000024fca9577c0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e11b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e2010_0, 0, 1;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 224, 0, 8;
    %jmp/1 T_14.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 232, 0, 8;
    %flag_or 4, 8;
T_14.2;
    %jmp/0xz  T_14.0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e11b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e2010_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 112, 0, 8;
    %jmp/1 T_14.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024fca9e2ab0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 120, 0, 8;
    %flag_or 4, 8;
T_14.5;
    %jmp/0xz  T_14.3, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e2010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e11b0_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e2010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e11b0_0, 0, 1;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024fca929b50;
T_15 ;
    %wait E_0000024fca957b00;
    %load/vec4 v0000024fca9e12f0_0;
    %assign/vec4 v0000024fca9e1250_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000024fca929b50;
T_16 ;
    %wait E_0000024fca957640;
    %load/vec4 v0000024fca9e5c10_0;
    %assign/vec4 v0000024fca9e14d0_0, 0;
    %load/vec4 v0000024fca9e5c10_0;
    %assign/vec4 v0000024fca9e5210_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000024fca929b50;
T_17 ;
    %wait E_0000024fca957b40;
    %load/vec4 v0000024fca9e4d10_0;
    %assign/vec4 v0000024fca9e41d0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000024fca929b50;
T_18 ;
    %wait E_0000024fca957800;
    %delay 1, 0;
    %load/vec4 v0000024fca9e1f70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000024fca9e1cf0_0;
    %nor/r;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000024fca9e4130_0;
    %cmpi/e 12, 0, 8;
    %jmp/0xz  T_18.3, 4;
    %load/vec4 v0000024fca9e4e50_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0000024fca9e4130_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0000024fca9e55d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0000024fca9e4e50_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0000024fca9e48b0_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
T_18.8 ;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0000024fca9e4130_0;
    %cmpi/e 29, 0, 8;
    %jmp/0xz  T_18.9, 4;
    %load/vec4 v0000024fca9e55d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.11, 4;
    %load/vec4 v0000024fca9e4e50_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
    %jmp T_18.12;
T_18.11 ;
    %load/vec4 v0000024fca9e48b0_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
T_18.12 ;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0000024fca9e48b0_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
T_18.10 ;
T_18.6 ;
T_18.4 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024fca929b50;
T_19 ;
    %wait E_0000024fca957080;
    %load/vec4 v0000024fca9e1f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca9e48b0_0;
    %store/vec4 v0000024fca9e2b50_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000024fca95ed30;
T_20 ;
    %wait E_0000024fca9573c0;
    %load/vec4 v0000024fca94b4d0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0000024fca94acb0_0, 0, 3;
    %load/vec4 v0000024fca94b4d0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0000024fca949f90_0, 0, 3;
    %load/vec4 v0000024fca94b4d0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000024fca94b1b0_0, 0, 2;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000024fca95ed30;
T_21 ;
    %wait E_0000024fca956f40;
    %load/vec4 v0000024fca94b6b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0000024fca94a710_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %pad/s 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
    %load/vec4 v0000024fca94b6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.5, 9;
    %load/vec4 v0000024fca94a710_0;
    %nor/r;
    %and;
T_21.5;
    %flag_set/vec4 8;
    %jmp/0 T_21.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.4, 8;
T_21.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.4, 8;
 ; End of false expr.
    %blend;
T_21.4;
    %pad/s 1;
    %store/vec4 v0000024fca94b750_0, 0, 1;
    %load/vec4 v0000024fca94b6b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.8, 9;
    %load/vec4 v0000024fca94a710_0;
    %and;
T_21.8;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %pad/s 1;
    %store/vec4 v0000024fca949c70_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000024fca95ed30;
T_22 ;
    %wait E_0000024fca957140;
    %load/vec4 v0000024fca94b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca949b30_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94af30, 4;
    %load/vec4 v0000024fca94acb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca94a490_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94a490_0, 0, 1;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94a490_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000024fca95ed30;
T_23 ;
    %wait E_0000024fca957ac0;
    %load/vec4 v0000024fca949c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca949b30_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca93cf30_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94af30, 4;
    %load/vec4 v0000024fca94acb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.6, 4;
    %load/vec4 v0000024fca949b30_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca93cf30_0, 0, 1;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca93cf30_0, 0, 1;
T_23.5 ;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca93cf30_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000024fca95ed30;
T_24 ;
    %wait E_0000024fca957580;
    %delay 1, 0;
    %load/vec4 v0000024fca94b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000024fca94a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000024fca94b1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.4 ;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94adf0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0000024fca94a350_0, 0, 8;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94adf0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0000024fca94a350_0, 0, 8;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94adf0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0000024fca94a350_0, 0, 8;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94adf0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0000024fca94a350_0, 0, 8;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
T_24.2 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000024fca95ed30;
T_25 ;
    %wait E_0000024fca957100;
    %load/vec4 v0000024fca949c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca93cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000024fca949f90_0;
    %store/vec4 v0000024fca949b30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000024fca949f90_0;
    %store/vec4 v0000024fca94a210_0, 4, 1;
    %load/vec4 v0000024fca94acb0_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024fca94af30, 4, 0;
    %load/vec4 v0000024fca94b1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.4 ;
    %load/vec4 v0000024fca93c530_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000024fca94adf0, 4, 5;
    %jmp T_25.8;
T_25.5 ;
    %load/vec4 v0000024fca93c530_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000024fca94adf0, 4, 5;
    %jmp T_25.8;
T_25.6 ;
    %load/vec4 v0000024fca93c530_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000024fca94adf0, 4, 5;
    %jmp T_25.8;
T_25.7 ;
    %load/vec4 v0000024fca93c530_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000024fca94adf0, 4, 5;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
T_25.2 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000024fca95ed30;
T_26 ;
    %wait E_0000024fca957800;
    %load/vec4 v0000024fca94a490_0;
    %flag_set/vec4 9;
    %jmp/1 T_26.3, 9;
    %load/vec4 v0000024fca93cf30_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_26.3;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0000024fca94a7b0_0;
    %nor/r;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000024fca95ed30;
T_27 ;
    %wait E_0000024fca956fc0;
    %load/vec4 v0000024fca9499f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v0000024fca94b390_0;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_27.11, 13;
    %load/vec4 v0000024fca94b750_0;
    %and;
T_27.11;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.10, 12;
    %load/vec4 v0000024fca949c70_0;
    %nor/r;
    %and;
T_27.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.9, 11;
    %load/vec4 v0000024fca949b30_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %and;
T_27.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.8, 10;
    %load/vec4 v0000024fca94a490_0;
    %nor/r;
    %and;
T_27.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.7, 9;
    %load/vec4 v0000024fca94a210_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %nor/r;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000024fca94b390_0;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_27.18, 13;
    %load/vec4 v0000024fca94b750_0;
    %and;
T_27.18;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.17, 12;
    %load/vec4 v0000024fca949c70_0;
    %nor/r;
    %and;
T_27.17;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.16, 11;
    %load/vec4 v0000024fca949b30_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %and;
T_27.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.15, 10;
    %load/vec4 v0000024fca94a490_0;
    %nor/r;
    %and;
T_27.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.14, 9;
    %load/vec4 v0000024fca94a210_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %and;
T_27.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0000024fca94b390_0;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_27.25, 13;
    %load/vec4 v0000024fca949c70_0;
    %and;
T_27.25;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.24, 12;
    %load/vec4 v0000024fca94b750_0;
    %nor/r;
    %and;
T_27.24;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.23, 11;
    %load/vec4 v0000024fca93cf30_0;
    %nor/r;
    %and;
T_27.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.22, 10;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94af30, 4;
    %load/vec4 v0000024fca94acb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.21, 9;
    %load/vec4 v0000024fca94a210_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %nor/r;
    %and;
T_27.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.20;
T_27.19 ;
    %load/vec4 v0000024fca94b390_0;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_27.32, 13;
    %load/vec4 v0000024fca949c70_0;
    %and;
T_27.32;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.31, 12;
    %load/vec4 v0000024fca94b750_0;
    %nor/r;
    %and;
T_27.31;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.30, 11;
    %load/vec4 v0000024fca93cf30_0;
    %nor/r;
    %and;
T_27.30;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.29, 10;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94af30, 4;
    %load/vec4 v0000024fca94acb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.28, 9;
    %load/vec4 v0000024fca94a210_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %and;
T_27.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.26, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.27;
T_27.26 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
T_27.27 ;
T_27.20 ;
T_27.13 ;
T_27.6 ;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v0000024fca94b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.33, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.34;
T_27.33 ;
    %load/vec4 v0000024fca949c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.35, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
T_27.35 ;
T_27.34 ;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0000024fca94b750_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.42, 12;
    %load/vec4 v0000024fca949c70_0;
    %nor/r;
    %and;
T_27.42;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.41, 11;
    %load/vec4 v0000024fca949b30_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %and;
T_27.41;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.40, 10;
    %load/vec4 v0000024fca94a490_0;
    %nor/r;
    %and;
T_27.40;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.39, 9;
    %load/vec4 v0000024fca94a210_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %nor/r;
    %and;
T_27.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.37, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.38;
T_27.37 ;
    %load/vec4 v0000024fca949c70_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.48, 12;
    %load/vec4 v0000024fca94b750_0;
    %nor/r;
    %and;
T_27.48;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.47, 11;
    %load/vec4 v0000024fca93cf30_0;
    %nor/r;
    %and;
T_27.47;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.46, 10;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94af30, 4;
    %load/vec4 v0000024fca94acb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.46;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.45, 9;
    %load/vec4 v0000024fca94a210_0;
    %load/vec4 v0000024fca949f90_0;
    %part/u 1;
    %nor/r;
    %and;
T_27.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.43, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
T_27.43 ;
T_27.38 ;
    %jmp T_27.4;
T_27.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024fca94a2b0_0, 0, 3;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000024fca95ed30;
T_28 ;
    %wait E_0000024fca957a80;
    %load/vec4 v0000024fca9499f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94ab70_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000024fca94a030_0, 0, 6;
    %pushi/vec4 255, 255, 32;
    %store/vec4 v0000024fca94ae90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
    %jmp T_28.4;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca94a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94ab70_0, 0, 1;
    %load/vec4 v0000024fca94acb0_0;
    %load/vec4 v0000024fca949f90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024fca94a030_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024fca94ae90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
    %jmp T_28.4;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94a0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca94ab70_0, 0, 1;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94af30, 4;
    %load/vec4 v0000024fca949f90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024fca94a030_0, 0, 6;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca94adf0, 4;
    %store/vec4 v0000024fca94ae90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0000024fca949f90_0;
    %store/vec4 v0000024fca94a210_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0000024fca93cf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca94b570_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024fca94adf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0000024fca949f90_0;
    %store/vec4 v0000024fca94a210_0, 4, 1;
    %load/vec4 v0000024fca94acb0_0;
    %load/vec4 v0000024fca949f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024fca94af30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
T_28.5 ;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000024fca95ed30;
T_29 ;
    %wait E_0000024fca957000;
    %load/vec4 v0000024fca94b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024fca9499f0_0, 0, 3;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000024fca94a7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000024fca94a2b0_0;
    %store/vec4 v0000024fca9499f0_0, 0, 3;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000024fca95ed30;
T_30 ;
    %wait E_0000024fca956e40;
    %load/vec4 v0000024fca94b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca94b070_0, 0, 32;
T_30.2 ;
    %load/vec4 v0000024fca94b070_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000024fca94b070_0;
    %store/vec4 v0000024fca949b30_0, 4, 1;
    %load/vec4 v0000024fca94b070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca94b070_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca94b390_0, 0, 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000024fca8b6830;
T_31 ;
    %wait E_0000024fca957240;
    %load/vec4 v0000024fca9e53f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_31.2, 8;
    %load/vec4 v0000024fca9e4db0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.2;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %pad/s 1;
    %store/vec4 v0000024fca9e5670_0, 0, 1;
    %load/vec4 v0000024fca9e53f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.5, 9;
    %load/vec4 v0000024fca9e4db0_0;
    %nor/r;
    %and;
T_31.5;
    %flag_set/vec4 8;
    %jmp/0 T_31.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.4, 8;
T_31.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.4, 8;
 ; End of false expr.
    %blend;
T_31.4;
    %pad/s 1;
    %store/vec4 v0000024fca9e52b0_0, 0, 1;
    %load/vec4 v0000024fca9e53f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.8, 9;
    %load/vec4 v0000024fca9e4db0_0;
    %and;
T_31.8;
    %flag_set/vec4 8;
    %jmp/0 T_31.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.7, 8;
T_31.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.7, 8;
 ; End of false expr.
    %blend;
T_31.7;
    %pad/s 1;
    %store/vec4 v0000024fca9e4810_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000024fca8b6830;
T_32 ;
    %wait E_0000024fca957800;
    %load/vec4 v0000024fca9e52b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e5b70, 4;
    %store/vec4 v0000024fca9e49f0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e49f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e5cb0_0, 4, 8;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e5b70, 4;
    %store/vec4 v0000024fca9e4310_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e4310_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e5cb0_0, 4, 8;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e5b70, 4;
    %store/vec4 v0000024fca9e4ef0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e4ef0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e5cb0_0, 4, 8;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e5b70, 4;
    %store/vec4 v0000024fca9e5ad0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e5ad0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e5cb0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e52b0_0, 0, 1;
T_32.0 ;
    %load/vec4 v0000024fca9e4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000024fca9e5df0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000024fca9e58f0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e58f0_0;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e5b70, 4, 0;
    %load/vec4 v0000024fca9e5df0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000024fca9e4b30_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e4b30_0;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e5b70, 4, 0;
    %load/vec4 v0000024fca9e5df0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000024fca9e5a30_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e5a30_0;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e5b70, 4, 0;
    %load/vec4 v0000024fca9e5df0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000024fca9e5990_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e5990_0;
    %load/vec4 v0000024fca9e4770_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e5b70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e4810_0, 0, 1;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000024fca8b6830;
T_33 ;
    %wait E_0000024fca956e40;
    %load/vec4 v0000024fca9e5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e4450_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000024fca9e4450_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024fca9e4450_0;
    %store/vec4a v0000024fca9e5b70, 4, 0;
    %load/vec4 v0000024fca9e4450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e4450_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e4810_0, 0, 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000024fca902cc0;
T_34 ;
    %wait E_0000024fca957840;
    %load/vec4 v0000024fca9e6780_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0000024fca9e7900_0, 0, 25;
    %load/vec4 v0000024fca9e6780_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0000024fca9e57b0_0, 0, 3;
    %load/vec4 v0000024fca9e6780_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000024fca9e6c80_0, 0, 2;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000024fca902cc0;
T_35 ;
    %wait E_0000024fca957900;
    %load/vec4 v0000024fca9e57b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e6dc0, 4;
    %store/vec4 v0000024fca9e7f40_0, 0, 25;
    %load/vec4 v0000024fca9e7ae0_0;
    %load/vec4 v0000024fca9e57b0_0;
    %part/u 1;
    %store/vec4 v0000024fca9e6a00_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0000024fca9e57b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e4590, 4;
    %store/vec4 v0000024fca9e4bd0_0, 0, 128;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000024fca902cc0;
T_36 ;
    %wait E_0000024fca957380;
    %load/vec4 v0000024fca9e5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca9e6c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v0000024fca9e4bd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000024fca9e4630_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0000024fca9e4bd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000024fca9e4630_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v0000024fca9e4bd0_0;
    %parti/s 32, 64, 8;
    %store/vec4 v0000024fca9e4630_0, 0, 32;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0000024fca9e4bd0_0;
    %parti/s 32, 96, 8;
    %store/vec4 v0000024fca9e4630_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024fca9e5710_0, 0, 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000024fca902cc0;
T_37 ;
    %wait E_0000024fca957880;
    %delay 1, 0;
    %load/vec4 v0000024fca9e6780_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_37.0, 5;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024fca9e5710_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000024fca9e7f40_0;
    %load/vec4 v0000024fca9e7900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_37.4, 4;
    %load/vec4 v0000024fca9e6a00_0;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e5710_0, 0, 1;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5710_0, 0, 1;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000024fca902cc0;
T_38 ;
    %wait E_0000024fca957800;
    %load/vec4 v0000024fca9e5710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0000024fca9e4f90_0;
    %nor/r;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5350_0, 0, 1;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000024fca902cc0;
T_39 ;
    %wait E_0000024fca957280;
    %load/vec4 v0000024fca9e7c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v0000024fca9e5710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024fca9e72c0_0, 0, 2;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024fca9e72c0_0, 0, 2;
T_39.5 ;
    %jmp T_39.3;
T_39.1 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024fca9e72c0_0, 0, 2;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024fca9e72c0_0, 0, 2;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000024fca902cc0;
T_40 ;
    %wait E_0000024fca957b80;
    %load/vec4 v0000024fca9e7c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %jmp T_40.3;
T_40.0 ;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000024fca9e5170_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5350_0, 0, 1;
    %jmp T_40.3;
T_40.1 ;
    %load/vec4 v0000024fca9e7900_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000024fca9e57b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024fca9e5170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e5030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e5350_0, 0, 1;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0000024fca9e5710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %delay 1, 0;
    %load/vec4 v0000024fca9e6280_0;
    %load/vec4 v0000024fca9e57b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e4590, 4, 0;
    %load/vec4 v0000024fca9e7900_0;
    %load/vec4 v0000024fca9e57b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024fca9e6dc0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e5350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000024fca9e57b0_0;
    %store/vec4 v0000024fca9e7ae0_0, 4, 1;
T_40.4 ;
    %jmp T_40.3;
T_40.3 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000024fca902cc0;
T_41 ;
    %wait E_0000024fca957000;
    %load/vec4 v0000024fca9e6140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024fca9e7c20_0, 0, 2;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000024fca9e4f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000024fca9e72c0_0;
    %store/vec4 v0000024fca9e7c20_0, 0, 2;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000024fca902cc0;
T_42 ;
    %wait E_0000024fca956e40;
    %load/vec4 v0000024fca9e6140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e4c70_0, 0, 32;
T_42.2 ;
    %load/vec4 v0000024fca9e4c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_42.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000024fca9e4c70_0;
    %store/vec4 v0000024fca9e7ae0_0, 4, 1;
    %load/vec4 v0000024fca9e4c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e4c70_0, 0, 32;
    %jmp T_42.2;
T_42.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e5350_0, 0, 1;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000024fca902e50;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e65a0_0, 0, 1;
    %pushi/vec4 2147549279, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2147614780, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2147680397, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2432958722, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2567241986, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2282094593, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 201457664, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2432958722, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2567241986, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2432696578, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 2013266572, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %pushi/vec4 3892314252, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024fca9e7e00, 4, 0;
    %end;
    .thread T_43;
    .scope S_0000024fca902e50;
T_44 ;
    %wait E_0000024fca957c40;
    %load/vec4 v0000024fca9e6500_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %pad/s 1;
    %store/vec4 v0000024fca9e68c0_0, 0, 1;
    %load/vec4 v0000024fca9e6500_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_44.3, 8;
T_44.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_44.3, 8;
 ; End of false expr.
    %blend;
T_44.3;
    %pad/s 1;
    %store/vec4 v0000024fca9e65a0_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000024fca902e50;
T_45 ;
    %wait E_0000024fca957800;
    %load/vec4 v0000024fca9e65a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 0, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e6e60_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e6e60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 1, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e6fa0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e6fa0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 2, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e60a0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e60a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 3, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e63c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e63c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 4, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e7b80_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e7b80_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 5, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e6460_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e6460_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 6, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e7a40_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e7a40_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 7, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e7180_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e7180_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 8, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e74a0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e74a0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 9, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e7040_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e7040_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 10, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e61e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e61e0_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 11, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e7540_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e7540_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 12, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e6320_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e6320_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 13, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e7d60_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e7d60_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 14, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e70e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e70e0_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %load/vec4 v0000024fca9e6f00_0;
    %concati/vec4 15, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024fca9e7e00, 4;
    %store/vec4 v0000024fca9e6d20_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fca9e6d20_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024fca9e79a0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e65a0_0, 0, 1;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000024fca95ea10;
T_46 ;
    %vpi_call 2 113 "$dumpfile", "wavedata.vcd" {0 0 0};
    %vpi_call 2 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024fca95ea10 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e6b40_0, 0, 32;
T_46.0 ;
    %load/vec4 v0000024fca9e6b40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.1, 5;
    %vpi_call 2 115 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000024fca9e2830, v0000024fca9e6b40_0 > {0 0 0};
    %load/vec4 v0000024fca9e6b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e6b40_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e6b40_0, 0, 32;
T_46.2 ;
    %load/vec4 v0000024fca9e6b40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.3, 5;
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000024fca94af30, v0000024fca9e6b40_0 > {0 0 0};
    %load/vec4 v0000024fca9e6b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e6b40_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024fca9e6b40_0, 0, 32;
T_46.4 ;
    %load/vec4 v0000024fca9e6b40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.5, 5;
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000024fca94adf0, v0000024fca9e6b40_0 > {0 0 0};
    %load/vec4 v0000024fca9e6b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024fca9e6b40_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %end;
    .thread T_46;
    .scope S_0000024fca95ea10;
T_47 ;
    %delay 4, 0;
    %load/vec4 v0000024fca9e75e0_0;
    %inv;
    %store/vec4 v0000024fca9e75e0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000024fca95ea10;
T_48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fca9e8830_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fca9e7220_0, 0, 1;
    %delay 6, 0;
    %load/vec4 v0000024fca9e7220_0;
    %inv;
    %store/vec4 v0000024fca9e7220_0, 0, 1;
    %delay 2200, 0;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_48;
    .scope S_0000024fca95ea10;
T_49 ;
    %wait E_0000024fca957540;
    %load/vec4 v0000024fca9e7360_0;
    %load/vec4 v0000024fca9e66e0_0;
    %or;
    %store/vec4 v0000024fca9e8830_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000024fca95ea10;
T_50 ;
    %wait E_0000024fca957180;
    %load/vec4 v0000024fca9e7400_0;
    %store/vec4 v0000024fca9e7860_0, 0, 32;
    %jmp T_50;
    .thread T_50, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "lab6part3.v";
    "./dcache.v";
    "./alu.v";
    "./reg_file.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
