m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
vWbjNi2EaNxIkWZQeGwSUSMOqi9M0/GKSq8jIFvdDoAo=
!s110 1556885037
!i10b 0
!s100 TRg[3^fJHFP_38LX4BWFh3
InU4@gbRlo@ji6U4dBRioC3
VDg1SIo80bB@j0V0VzS_@n1
!i8a 853851648
R0
w1556885037
8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/lut_buffer_v1_0/hdl/lut_buffer_v1_0_vl_rfs.v
F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/lut_buffer_v1_0/hdl/lut_buffer_v1_0_vl_rfs.v
L0 64
OL;L;10.6b;65
r1
!s85 0
31
!s108 1556885036.000000
!s107 /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/lut_buffer_v1_0/hdl/lut_buffer_v1_0_vl_rfs.v|
!s90 -64|+incdir+/home/dmonk/.cxl.ip/incl|-work|lut_buffer_v1_0_0|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.cmf|
!i113 0
o-work lut_buffer_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 +incdir+/home/dmonk/.cxl.ip/incl -work lut_buffer_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
n42a5222
