#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20b1130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20b12c0 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x20a06c0 .functor NOT 1, L_0x20e2e50, C4<0>, C4<0>, C4<0>;
L_0x20a0860 .functor XOR 4, L_0x20e2ab0, L_0x20e2b70, C4<0000>, C4<0000>;
L_0x20a10c0 .functor XOR 4, L_0x20a0860, L_0x20e2d30, C4<0000>, C4<0000>;
v0x20e1930_0 .net *"_ivl_10", 3 0, L_0x20e2d30;  1 drivers
v0x20e1a30_0 .net *"_ivl_12", 3 0, L_0x20a10c0;  1 drivers
v0x20e1b10_0 .net *"_ivl_2", 3 0, L_0x20e29e0;  1 drivers
v0x20e1bd0_0 .net *"_ivl_4", 3 0, L_0x20e2ab0;  1 drivers
v0x20e1cb0_0 .net *"_ivl_6", 3 0, L_0x20e2b70;  1 drivers
v0x20e1de0_0 .net *"_ivl_8", 3 0, L_0x20a0860;  1 drivers
v0x20e1ec0_0 .net "a", 3 0, v0x20e0650_0;  1 drivers
v0x20e1f80_0 .net "b", 3 0, v0x20e0710_0;  1 drivers
v0x20e2040_0 .net "c", 3 0, v0x20e07b0_0;  1 drivers
v0x20e2100_0 .var "clk", 0 0;
v0x20e21a0_0 .net "d", 3 0, v0x20e08f0_0;  1 drivers
v0x20e2240_0 .net "e", 3 0, v0x20e09e0_0;  1 drivers
v0x20e2300_0 .net "q_dut", 3 0, v0x20e1530_0;  1 drivers
v0x20e23c0_0 .net "q_ref", 3 0, v0x20a1f20_0;  1 drivers
v0x20e2460_0 .var/2u "stats1", 159 0;
v0x20e2520_0 .var/2u "strobe", 0 0;
v0x20e25e0_0 .net "tb_match", 0 0, L_0x20e2e50;  1 drivers
v0x20e27b0_0 .net "tb_mismatch", 0 0, L_0x20a06c0;  1 drivers
v0x20e2870_0 .net "wavedrom_enable", 0 0, v0x20e0a80_0;  1 drivers
v0x20e2910_0 .net "wavedrom_title", 511 0, v0x20e0b20_0;  1 drivers
L_0x20e29e0 .concat [ 4 0 0 0], v0x20a1f20_0;
L_0x20e2ab0 .concat [ 4 0 0 0], v0x20a1f20_0;
L_0x20e2b70 .concat [ 4 0 0 0], v0x20e1530_0;
L_0x20e2d30 .concat [ 4 0 0 0], v0x20a1f20_0;
L_0x20e2e50 .cmp/eeq 4, L_0x20e29e0, L_0x20a10c0;
S_0x20b77a0 .scope module, "good1" "reference_module" 3 113, 3 4 0, S_0x20b12c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /INPUT 4 "e";
    .port_info 5 /OUTPUT 4 "q";
v0x20a0930_0 .net "a", 3 0, v0x20e0650_0;  alias, 1 drivers
v0x20a0a00_0 .net "b", 3 0, v0x20e0710_0;  alias, 1 drivers
v0x20a1170_0 .net "c", 3 0, v0x20e07b0_0;  alias, 1 drivers
v0x20a1560_0 .net "d", 3 0, v0x20e08f0_0;  alias, 1 drivers
v0x20a1630_0 .net "e", 3 0, v0x20e09e0_0;  alias, 1 drivers
v0x20a1f20_0 .var "q", 3 0;
E_0x20affc0/0 .event anyedge, v0x20a1170_0, v0x20a0a00_0, v0x20a1630_0, v0x20a0930_0;
E_0x20affc0/1 .event anyedge, v0x20a1560_0;
E_0x20affc0 .event/or E_0x20affc0/0, E_0x20affc0/1;
S_0x20dff40 .scope module, "stim1" "stimulus_gen" 3 105, 3 25 0, S_0x20b12c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "a";
    .port_info 2 /OUTPUT 4 "b";
    .port_info 3 /OUTPUT 4 "c";
    .port_info 4 /OUTPUT 4 "d";
    .port_info 5 /OUTPUT 4 "e";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x20e0650_0 .var "a", 3 0;
v0x20e0710_0 .var "b", 3 0;
v0x20e07b0_0 .var "c", 3 0;
v0x20e0850_0 .net "clk", 0 0, v0x20e2100_0;  1 drivers
v0x20e08f0_0 .var "d", 3 0;
v0x20e09e0_0 .var "e", 3 0;
v0x20e0a80_0 .var "wavedrom_enable", 0 0;
v0x20e0b20_0 .var "wavedrom_title", 511 0;
E_0x20afb30/0 .event negedge, v0x20e0850_0;
E_0x20afb30/1 .event posedge, v0x20e0850_0;
E_0x20afb30 .event/or E_0x20afb30/0, E_0x20afb30/1;
E_0x20989f0 .event posedge, v0x20e0850_0;
E_0x20ac360 .event negedge, v0x20e0850_0;
S_0x20e01f0 .scope task, "wavedrom_start" "wavedrom_start" 3 37, 3 37 0, S_0x20dff40;
 .timescale -12 -12;
v0x20a1ff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20e0450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 40, 3 40 0, S_0x20dff40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20e0d50 .scope module, "top_module1" "top_module" 3 121, 4 1 0, S_0x20b12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /INPUT 4 "e";
    .port_info 5 /OUTPUT 4 "q";
v0x20e0fb0_0 .net "a", 3 0, v0x20e0650_0;  alias, 1 drivers
v0x20e10c0_0 .net "b", 3 0, v0x20e0710_0;  alias, 1 drivers
v0x20e11d0_0 .net "c", 3 0, v0x20e07b0_0;  alias, 1 drivers
v0x20e12c0_0 .net "d", 3 0, v0x20e08f0_0;  alias, 1 drivers
v0x20e13d0_0 .net "e", 3 0, v0x20e09e0_0;  alias, 1 drivers
v0x20e1530_0 .var "q", 3 0;
S_0x20e1710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 131, 3 131 0, S_0x20b12c0;
 .timescale -12 -12;
E_0x20ac4f0 .event anyedge, v0x20e2520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20e2520_0;
    %nor/r;
    %assign/vec4 v0x20e2520_0, 0;
    %wait E_0x20ac4f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20dff40;
T_3 ;
    %wait E_0x20ac360;
    %wait E_0x20989f0;
    %pushi/vec4 700638, 0, 20;
    %split/vec4 4;
    %assign/vec4 v0x20e09e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e08f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e0710_0, 0;
    %assign/vec4 v0x20e0650_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20afb30;
    %load/vec4 v0x20e07b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20e0450;
    %join;
    %wait E_0x20ac360;
    %wait E_0x20989f0;
    %pushi/vec4 73780, 0, 20;
    %split/vec4 4;
    %assign/vec4 v0x20e09e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e08f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e0710_0, 0;
    %assign/vec4 v0x20e0650_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20afb30;
    %load/vec4 v0x20e07b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x20989f0;
    %pushi/vec4 352376, 0, 20;
    %split/vec4 4;
    %assign/vec4 v0x20e09e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e08f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e0710_0, 0;
    %assign/vec4 v0x20e0650_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20afb30;
    %load/vec4 v0x20e07b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20e0450;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20afb30;
    %vpi_func 3 60 "$urandom" 32 {0 0 0};
    %pad/u 20;
    %split/vec4 4;
    %assign/vec4 v0x20e09e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e08f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e07b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x20e0710_0, 0;
    %assign/vec4 v0x20e0650_0, 0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20b77a0;
T_4 ;
    %wait E_0x20affc0;
    %load/vec4 v0x20a1170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x20a1f20_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x20a0a00_0;
    %store/vec4 v0x20a1f20_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x20a1630_0;
    %store/vec4 v0x20a1f20_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x20a0930_0;
    %store/vec4 v0x20a1f20_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x20a1560_0;
    %store/vec4 v0x20a1f20_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x20e0d50;
T_5 ;
    %wait E_0x20affc0;
    %load/vec4 v0x20e11d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x20e1530_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x20e10c0_0;
    %store/vec4 v0x20e1530_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x20e13d0_0;
    %store/vec4 v0x20e1530_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x20e0fb0_0;
    %store/vec4 v0x20e1530_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x20e12c0_0;
    %store/vec4 v0x20e1530_0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x20b12c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e2100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e2520_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20b12c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20e2100_0;
    %inv;
    %store/vec4 v0x20e2100_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20b12c0;
T_8 ;
    %vpi_call/w 3 97 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 98 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20e0850_0, v0x20e27b0_0, v0x20e1ec0_0, v0x20e1f80_0, v0x20e2040_0, v0x20e21a0_0, v0x20e2240_0, v0x20e23c0_0, v0x20e2300_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20b12c0;
T_9 ;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 143 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 144 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 145 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20b12c0;
T_10 ;
    %wait E_0x20afb30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e2460_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e2460_0, 4, 32;
    %load/vec4 v0x20e25e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 156 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e2460_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e2460_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e2460_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20e23c0_0;
    %load/vec4 v0x20e23c0_0;
    %load/vec4 v0x20e2300_0;
    %xor;
    %load/vec4 v0x20e23c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e2460_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20e2460_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e2460_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit5/circuit5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/circuit5/iter0/response16/top_module.sv";
