# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/46a6/src" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/ed3d/src/AXI_gpio.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/ed3d/src/GPIO_AHB_Slave_pipe_S0_inist.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/ed3d/src/AHB_Lite_gpio.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_gpio_0_0/sim/risc_v_soc_test_AHB_Lite_gpio_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/1fc3/src/IIC_AHB_Lite_pipe_inist.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/1fc3/src/IIC_Master_2.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/1fc3/src/AHB_Lite_IIC.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_IIC_0_0/sim/risc_v_soc_test_AHB_Lite_IIC_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/4980/src/FIFO.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/4980/src/SPI_AHB_Lite_pipe_inist.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/4980/src/SPI_LCD.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/4980/src/SPI_write.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/4980/src/AHB_Lite_SPI_LCD.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0/sim/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/e31c/src/AHB_M2S_cmtcnt_pipe.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/sim/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/385a/src/AHB_Slave_pipe.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/385a/src/S0_AHB_Slave_pipe.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_S0_AHB_Slave_pipe_0_0/sim/risc_v_soc_test_S0_AHB_Slave_pipe_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/2d69/src/My_Concat_4.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_My_Concat_4_0_0/sim/risc_v_soc_test_My_Concat_4_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_My_Concat_4_0_1/sim/risc_v_soc_test_My_Concat_4_0_1.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_xlconcat_0_0/sim/risc_v_soc_test_xlconcat_0_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_xlconcat_1_0/sim/risc_v_soc_test_xlconcat_1_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/sim/risc_v_soc_test.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_fly_v_top_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/AHB_Master_pipe.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/FIFO.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/M0_AHB_S2AHB_pipe.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/cycle_counter.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_alu.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_csr_alu.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_csr_reg.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_ex.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_id.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_if_id.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_irq_ctl.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_mem.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_mio.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_pc.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_plic.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_register.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_timer64.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/rv_wb.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/synchronizer_1.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ipshared/46a6/src/risc_v_top.v" \
"../../../../risc-v-soc.ip_user_files/bd/risc_v_soc_test/ip/risc_v_soc_test_fly_v_top_0_0/sim/risc_v_soc_test_fly_v_top_0_0.v" \
"../../../../risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/hdl/risc_v_soc_test_wrapper.v" \
"../../../../risc-v-soc.srcs/sim_1/new/rv_soc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
