# Copyright (c) 2025, AMD Inc.
# SPDX-License-Identifier: Apache-2.0

description: RISC-V advanced platform-local interrupt controller

compatible: "riscv,aplic"

include: [interrupt-controller.yaml, base.yaml]

properties:
  reg:
    required: true

  msi-parent:
    type: phandle
    description: parent IMSIC, if implemented

  riscv,num-sources:
    type: int
    description: number of wired interrupts supported
    required: true

  riscv,children:
    type: phandle-array
    specifier-space: riscv,child
    description: subordinate interrupt domains

  riscv,delegate:
    type: phandle-array
    specifier-space: riscv,delegate
    description: subordinate interrupt domain delegation map

  "#interrupt-cells":
    const: 3

  "#riscv,child-cells":
    type: int
    const: 0

  "#riscv,delegate-cells":
    type: int
    const: 2

"riscv,delegate-cells":
  - start
  - end

interrupt-cells:
  - irq
  - sense
  - priority
