INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo_display'...
WARNING:sim - A core named 'fifo_display' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fifo_display'...
Delivering associated files for 'fifo_display'...
Delivering EJava files for 'fifo_display'...
Generating implementation netlist for 'fifo_display'...
INFO:sim - Pre-processing HDL files for 'fifo_display'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_display'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_display'...
Writing Verilog behavioral simulation model for 'fifo_display'...
WARNING:sim - Overwriting existing file
   D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon
   .srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display/doc/fifo_genera
   tor_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.sr
cs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display
Delivered 1 file into directory
D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.sr
cs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fifo_display'...
Generating ISE project...
XCO file found: fifo_display.xco
XMDF file found: fifo_display_xmdf.tcl
Adding
D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.sr
cs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.asy -view all
-origin_type imported
Adding
D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.sr
cs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.ngc -view all
-origin_type created
Checking file
"D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.s
rcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.ngc" for project
device match ...
File
"D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.s
rcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.ngc" device
information matches project device.
Adding
D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.sr
cs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoo
   n.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.sr
cs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/fifo_display.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_display"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
