// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/20/2019 13:12:11"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE10_NANO_SMK_RTL (
	FPGA_CLK1_50,
	FPGA_CLK2_50,
	FPGA_CLK1_25,
	KEY,
	LED,
	SW,
	GPIO_0,
	GPIO_1);
input 	FPGA_CLK1_50;
input 	FPGA_CLK2_50;
input 	FPGA_CLK1_25;
input 	[0:1] KEY;
output 	[7:0] LED;
input 	[3:0] SW;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;

// Design Ports Information
// FPGA_CLK1_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_CLK1_25	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_CLK2_50	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult1~33 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \Mult1~63 ;
wire \Mult1~64 ;
wire \Mult1~65 ;
wire \Mult1~66 ;
wire \Mult1~67 ;
wire \Mult1~68 ;
wire \Mult2~33 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult2~36 ;
wire \Mult2~37 ;
wire \Mult2~38 ;
wire \Mult2~39 ;
wire \Mult2~40 ;
wire \Mult2~41 ;
wire \Mult2~42 ;
wire \Mult2~43 ;
wire \Mult2~44 ;
wire \Mult2~45 ;
wire \Mult2~46 ;
wire \Mult2~47 ;
wire \Mult2~48 ;
wire \Mult2~49 ;
wire \Mult2~50 ;
wire \Mult2~51 ;
wire \Mult2~52 ;
wire \Mult2~53 ;
wire \Mult2~54 ;
wire \Mult2~55 ;
wire \Mult2~56 ;
wire \Mult2~57 ;
wire \Mult2~58 ;
wire \Mult2~59 ;
wire \Mult2~60 ;
wire \Mult2~61 ;
wire \Mult2~62 ;
wire \Mult2~63 ;
wire \Mult2~64 ;
wire \Mult2~65 ;
wire \Mult2~66 ;
wire \Mult2~67 ;
wire \Mult2~68 ;
wire \Mult1~667 ;
wire \Mult1~668 ;
wire \Mult1~669 ;
wire \Mult1~670 ;
wire \Mult1~671 ;
wire \Mult1~672 ;
wire \Mult1~673 ;
wire \Mult1~674 ;
wire \Mult1~675 ;
wire \Mult1~676 ;
wire \Mult1~677 ;
wire \Mult1~346 ;
wire \Mult1~347 ;
wire \Mult1~348 ;
wire \Mult1~349 ;
wire \Mult1~350 ;
wire \Mult1~351 ;
wire \Mult1~352 ;
wire \Mult1~353 ;
wire \Mult1~354 ;
wire \Mult1~355 ;
wire \Mult1~356 ;
wire \Mult1~357 ;
wire \Mult1~358 ;
wire \Mult1~359 ;
wire \Mult1~360 ;
wire \Mult1~361 ;
wire \Mult1~362 ;
wire \Mult1~363 ;
wire \Mult1~364 ;
wire \Mult1~365 ;
wire \Mult1~366 ;
wire \Mult1~367 ;
wire \Mult1~368 ;
wire \Mult1~369 ;
wire \Mult1~370 ;
wire \Mult1~371 ;
wire \Mult1~372 ;
wire \Mult1~373 ;
wire \Mult1~374 ;
wire \Mult1~375 ;
wire \Mult1~376 ;
wire \Mult1~377 ;
wire \Mult1~378 ;
wire \Mult1~379 ;
wire \Mult1~380 ;
wire \Mult1~381 ;
wire \Mult1~382 ;
wire \Mult1~383 ;
wire \Mult1~384 ;
wire \Mult2~667 ;
wire \Mult2~668 ;
wire \Mult2~669 ;
wire \Mult2~670 ;
wire \Mult2~671 ;
wire \Mult2~672 ;
wire \Mult2~673 ;
wire \Mult2~674 ;
wire \Mult2~675 ;
wire \Mult2~676 ;
wire \Mult2~677 ;
wire \Mult2~346 ;
wire \Mult2~347 ;
wire \Mult2~348 ;
wire \Mult2~349 ;
wire \Mult2~350 ;
wire \Mult2~351 ;
wire \Mult2~352 ;
wire \Mult2~353 ;
wire \Mult2~354 ;
wire \Mult2~355 ;
wire \Mult2~356 ;
wire \Mult2~357 ;
wire \Mult2~358 ;
wire \Mult2~359 ;
wire \Mult2~360 ;
wire \Mult2~361 ;
wire \Mult2~362 ;
wire \Mult2~363 ;
wire \Mult2~364 ;
wire \Mult2~365 ;
wire \Mult2~366 ;
wire \Mult2~367 ;
wire \Mult2~368 ;
wire \Mult2~369 ;
wire \Mult2~370 ;
wire \Mult2~371 ;
wire \Mult2~372 ;
wire \Mult2~373 ;
wire \Mult2~374 ;
wire \Mult2~375 ;
wire \Mult2~376 ;
wire \Mult2~377 ;
wire \Mult2~378 ;
wire \Mult2~379 ;
wire \Mult2~380 ;
wire \Mult2~381 ;
wire \Mult2~382 ;
wire \Mult2~383 ;
wire \Mult2~384 ;
wire \FPGA_CLK1_50~input_o ;
wire \FPGA_CLK1_25~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \FPGA_CLK2_50~input_o ;
wire \FPGA_CLK2_50~inputCLKENA0_outclk ;
wire \p0|Add0~41_sumout ;
wire \p0|tick[7]~DUPLICATE_q ;
wire \p0|LessThan0~3_combout ;
wire \p0|LessThan0~4_combout ;
wire \p0|tick[17]~DUPLICATE_q ;
wire \p0|LessThan0~5_combout ;
wire \p0|Add0~78 ;
wire \p0|Add0~89_sumout ;
wire \p0|Add0~90 ;
wire \p0|Add0~85_sumout ;
wire \p0|tick[21]~DUPLICATE_q ;
wire \p0|Add0~86 ;
wire \p0|Add0~125_sumout ;
wire \p0|Add0~126 ;
wire \p0|Add0~121_sumout ;
wire \p0|Add0~122 ;
wire \p0|Add0~117_sumout ;
wire \p0|Add0~118 ;
wire \p0|Add0~113_sumout ;
wire \p0|LessThan0~1_combout ;
wire \p0|Add0~114 ;
wire \p0|Add0~93_sumout ;
wire \p0|Add0~94 ;
wire \p0|Add0~81_sumout ;
wire \p0|Add0~82 ;
wire \p0|Add0~109_sumout ;
wire \p0|Add0~110 ;
wire \p0|Add0~105_sumout ;
wire \p0|Add0~106 ;
wire \p0|Add0~101_sumout ;
wire \p0|Add0~102 ;
wire \p0|Add0~97_sumout ;
wire \p0|LessThan0~0_combout ;
wire \p0|LessThan0~2_combout ;
wire \p0|LessThan0~6_combout ;
wire \p0|Add0~42 ;
wire \p0|Add0~37_sumout ;
wire \p0|tick[1]~DUPLICATE_q ;
wire \p0|Add0~38 ;
wire \p0|Add0~49_sumout ;
wire \p0|Add0~50 ;
wire \p0|Add0~45_sumout ;
wire \p0|tick[3]~DUPLICATE_q ;
wire \p0|Add0~46 ;
wire \p0|Add0~33_sumout ;
wire \p0|tick[4]~DUPLICATE_q ;
wire \p0|Add0~34 ;
wire \p0|Add0~61_sumout ;
wire \p0|Add0~62 ;
wire \p0|Add0~57_sumout ;
wire \p0|Add0~58 ;
wire \p0|Add0~53_sumout ;
wire \p0|Add0~54 ;
wire \p0|Add0~73_sumout ;
wire \p0|Add0~74 ;
wire \p0|Add0~69_sumout ;
wire \p0|Add0~70 ;
wire \p0|Add0~65_sumout ;
wire \p0|Add0~66 ;
wire \p0|Add0~29_sumout ;
wire \p0|Add0~30 ;
wire \p0|Add0~25_sumout ;
wire \p0|Add0~26 ;
wire \p0|Add0~21_sumout ;
wire \p0|Add0~22 ;
wire \p0|Add0~17_sumout ;
wire \p0|Add0~18 ;
wire \p0|Add0~13_sumout ;
wire \p0|Add0~14 ;
wire \p0|Add0~9_sumout ;
wire \p0|Add0~10 ;
wire \p0|Add0~5_sumout ;
wire \p0|Add0~6 ;
wire \p0|Add0~1_sumout ;
wire \p0|Add0~2 ;
wire \p0|Add0~77_sumout ;
wire \p0|LessThan1~19_combout ;
wire \h0|Add1~30_cout ;
wire \h0|Add1~25_sumout ;
wire \h0|Add1~10 ;
wire \h0|Add1~5_sumout ;
wire \h0|Add1~6 ;
wire \h0|Add1~17_sumout ;
wire \Equal0~0_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \h0|Add2~85_sumout ;
wire \h0|Add2~86 ;
wire \h0|Add2~87 ;
wire \h0|Add2~81_sumout ;
wire \h0|Add2~82 ;
wire \h0|Add2~83 ;
wire \h0|Add2~77_sumout ;
wire \h0|Add2~78 ;
wire \h0|Add2~79 ;
wire \h0|Add2~73_sumout ;
wire \h0|Add2~74 ;
wire \h0|Add2~75 ;
wire \h0|Add2~69_sumout ;
wire \h0|Add2~70 ;
wire \h0|Add2~71 ;
wire \h0|Add2~65_sumout ;
wire \h0|Add2~66 ;
wire \h0|Add2~67 ;
wire \h0|Add2~61_sumout ;
wire \h0|Add2~62 ;
wire \h0|Add2~63 ;
wire \h0|Add2~57_sumout ;
wire \h0|Add2~58 ;
wire \h0|Add2~59 ;
wire \h0|Add2~53_sumout ;
wire \h0|Add2~54 ;
wire \h0|Add2~55 ;
wire \h0|Add2~49_sumout ;
wire \h0|Add2~50 ;
wire \h0|Add2~51 ;
wire \h0|Add2~45_sumout ;
wire \h0|Add2~46 ;
wire \h0|Add2~47 ;
wire \h0|Add2~41_sumout ;
wire \h0|Add2~42 ;
wire \h0|Add2~43 ;
wire \h0|Add2~37_sumout ;
wire \h0|Add2~38 ;
wire \h0|Add2~39 ;
wire \h0|Add2~33_sumout ;
wire \h0|Add2~34 ;
wire \h0|Add2~35 ;
wire \h0|Add2~29_sumout ;
wire \h0|Add2~30 ;
wire \h0|Add2~31 ;
wire \h0|Add2~25_sumout ;
wire \h0|Add2~26 ;
wire \h0|Add2~27 ;
wire \h0|Add2~21_sumout ;
wire \h0|Add2~22 ;
wire \h0|Add2~23 ;
wire \h0|Add2~17_sumout ;
wire \h0|Add2~18 ;
wire \h0|Add2~19 ;
wire \h0|Add2~13_sumout ;
wire \h0|Add2~14 ;
wire \h0|Add2~15 ;
wire \h0|Add2~9_sumout ;
wire \h0|Add2~10 ;
wire \h0|Add2~11 ;
wire \h0|Add2~5_sumout ;
wire \h0|Add2~6 ;
wire \h0|Add2~7 ;
wire \h0|Add2~1_sumout ;
wire \h0|always0~0_combout ;
wire \h0|Add1~26 ;
wire \h0|Add1~13_sumout ;
wire \h0|Add1~14 ;
wire \h0|Add1~21_sumout ;
wire \h0|Add1~22 ;
wire \h0|Add1~9_sumout ;
wire \h0|Add1~18 ;
wire \h0|Add1~1_sumout ;
wire \Equal1~0_combout ;
wire \h0|oAngle[0]~0_combout ;
wire \Mult0~22 ;
wire \Mult0~21 ;
wire \Mult0~20 ;
wire \Mult0~19 ;
wire \Mult0~18 ;
wire \Mult0~17 ;
wire \Mult0~16 ;
wire \Mult0~15 ;
wire \Mult0~14 ;
wire \Mult0~13 ;
wire \Mult0~12 ;
wire \Mult0~11 ;
wire \Mult0~10 ;
wire \Mult0~9 ;
wire \Mult0~8 ;
wire \Add0~62_cout ;
wire \Add0~34 ;
wire \Add0~46 ;
wire \Add0~42 ;
wire \Add0~38 ;
wire \Add0~58 ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~14 ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \Add0~9_sumout ;
wire \p0|LessThan1~18_combout ;
wire \Add0~45_sumout ;
wire \Add0~37_sumout ;
wire \Add0~41_sumout ;
wire \p0|LessThan1~10_combout ;
wire \Add0~25_sumout ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \p0|LessThan1~3_combout ;
wire \Add0~57_sumout ;
wire \Add0~53_sumout ;
wire \Add0~49_sumout ;
wire \p0|LessThan1~11_combout ;
wire \p0|LessThan1~5_combout ;
wire \p0|LessThan1~6_combout ;
wire \p0|LessThan1~8_combout ;
wire \p0|LessThan1~7_combout ;
wire \Add0~33_sumout ;
wire \p0|LessThan1~9_combout ;
wire \Add0~29_sumout ;
wire \p0|LessThan1~4_combout ;
wire \p0|LessThan1~12_combout ;
wire \p0|LessThan1~13_combout ;
wire \p0|LessThan1~0_combout ;
wire \Add0~13_sumout ;
wire \p0|LessThan1~1_combout ;
wire \p0|LessThan1~2_combout ;
wire \p0|LessThan1~16_combout ;
wire \p0|LessThan1~17_combout ;
wire \p0|LessThan1~14_combout ;
wire \p0|LessThan1~15_combout ;
wire \p0|LessThan1~20_combout ;
wire \p0|PWM~q ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Add1~1_sumout ;
wire \Add1~5_sumout ;
wire \Add1~9_sumout ;
wire \Add1~13_sumout ;
wire \Add1~17_sumout ;
wire \Add1~21_sumout ;
wire \Add1~25_sumout ;
wire \Mult1~23 ;
wire \Mult1~24 ;
wire \Mult1~25 ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~664 ;
wire \Mult1~663 ;
wire \Mult1~662 ;
wire \Mult1~661 ;
wire \Mult1~660 ;
wire \Mult1~659 ;
wire \Mult1~658 ;
wire \Mult1~657 ;
wire \Mult1~656 ;
wire \Mult1~655 ;
wire \Mult1~654 ;
wire \Mult1~mult_hlmac_resulta ;
wire \Mult1~22 ;
wire \Mult1~21 ;
wire \Mult1~20 ;
wire \Mult1~19 ;
wire \Mult1~18 ;
wire \Mult1~17 ;
wire \Mult1~16 ;
wire \Mult1~15 ;
wire \Mult1~14 ;
wire \Mult1~13 ;
wire \Mult1~12 ;
wire \Mult1~11 ;
wire \Mult1~10 ;
wire \Mult1~9 ;
wire \Mult1~8 ;
wire \Add2~114_cout ;
wire \Add2~46 ;
wire \Add2~58 ;
wire \Add2~54 ;
wire \Add2~50 ;
wire \Add2~70 ;
wire \Add2~66 ;
wire \Add2~62 ;
wire \Add2~42 ;
wire \Add2~38 ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~14 ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~2 ;
wire \Add2~98 ;
wire \Add2~90 ;
wire \Add2~94 ;
wire \Add2~86 ;
wire \Add2~82 ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~109_sumout ;
wire \Mult1~665 ;
wire \Add2~110 ;
wire \Add2~105_sumout ;
wire \Mult1~666 ;
wire \Add2~106 ;
wire \Add2~101_sumout ;
wire \p1|LessThan1~32_combout ;
wire \p1|LessThan1~33_combout ;
wire \Add2~25_sumout ;
wire \p1|LessThan1~4_combout ;
wire \Add2~37_sumout ;
wire \Add2~29_sumout ;
wire \Add2~33_sumout ;
wire \p1|LessThan1~5_combout ;
wire \p1|LessThan1~16_combout ;
wire \Add2~41_sumout ;
wire \p1|LessThan1~17_combout ;
wire \Add2~17_sumout ;
wire \Add2~21_sumout ;
wire \p1|LessThan1~2_combout ;
wire \Add2~13_sumout ;
wire \p1|LessThan1~1_combout ;
wire \Add2~9_sumout ;
wire \Add2~5_sumout ;
wire \Add2~1_sumout ;
wire \p1|LessThan1~0_combout ;
wire \p1|LessThan1~3_combout ;
wire \Add2~57_sumout ;
wire \Add2~49_sumout ;
wire \Add2~53_sumout ;
wire \p1|LessThan1~12_combout ;
wire \Add2~65_sumout ;
wire \Add2~69_sumout ;
wire \Add2~61_sumout ;
wire \p1|LessThan1~14_combout ;
wire \p1|LessThan1~9_combout ;
wire \p1|LessThan1~8_combout ;
wire \p1|LessThan1~10_combout ;
wire \p1|LessThan1~7_combout ;
wire \Add2~45_sumout ;
wire \p1|LessThan1~11_combout ;
wire \p1|LessThan1~6_combout ;
wire \p1|LessThan1~13_combout ;
wire \p1|LessThan1~15_combout ;
wire \p1|LessThan1~18_combout ;
wire \p1|LessThan1~19_combout ;
wire \p1|LessThan1~20_combout ;
wire \p1|LessThan1~21_combout ;
wire \p1|LessThan1~22_combout ;
wire \Add2~89_sumout ;
wire \Add2~97_sumout ;
wire \p1|LessThan1~26_combout ;
wire \Add2~93_sumout ;
wire \p1|LessThan1~25_combout ;
wire \Add2~85_sumout ;
wire \p1|LessThan1~24_combout ;
wire \Add2~73_sumout ;
wire \Add2~81_sumout ;
wire \Add2~77_sumout ;
wire \p1|LessThan1~23_combout ;
wire \p1|LessThan1~27_combout ;
wire \p1|LessThan1~30_combout ;
wire \p1|LessThan1~31_combout ;
wire \p1|LessThan1~28_combout ;
wire \p1|LessThan1~29_combout ;
wire \p1|LessThan1~34_combout ;
wire \p1|PWM~q ;
wire \Mult2~23 ;
wire \Mult2~24 ;
wire \Mult2~25 ;
wire \Mult2~26 ;
wire \Mult2~27 ;
wire \Mult2~28 ;
wire \Mult2~29 ;
wire \Mult2~30 ;
wire \Mult2~31 ;
wire \Mult2~32 ;
wire \Mult2~664 ;
wire \Mult2~663 ;
wire \Mult2~662 ;
wire \Mult2~661 ;
wire \Mult2~660 ;
wire \Mult2~659 ;
wire \Mult2~658 ;
wire \Mult2~657 ;
wire \Mult2~656 ;
wire \Mult2~655 ;
wire \Mult2~654 ;
wire \Mult2~mult_hlmac_resulta ;
wire \Mult2~22 ;
wire \Mult2~21 ;
wire \Mult2~20 ;
wire \Mult2~19 ;
wire \Mult2~18 ;
wire \Mult2~17 ;
wire \Mult2~16 ;
wire \Mult2~15 ;
wire \Mult2~14 ;
wire \Mult2~13 ;
wire \Mult2~12 ;
wire \Mult2~11 ;
wire \Mult2~10 ;
wire \Mult2~9 ;
wire \Mult2~8 ;
wire \Add4~114_cout ;
wire \Add4~46 ;
wire \Add4~58 ;
wire \Add4~54 ;
wire \Add4~50 ;
wire \Add4~70 ;
wire \Add4~66 ;
wire \Add4~62 ;
wire \Add4~42 ;
wire \Add4~38 ;
wire \Add4~34 ;
wire \Add4~30 ;
wire \Add4~26 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~14 ;
wire \Add4~10 ;
wire \Add4~6 ;
wire \Add4~2 ;
wire \Add4~98 ;
wire \Add4~90 ;
wire \Add4~94 ;
wire \Add4~86 ;
wire \Add4~82 ;
wire \Add4~78 ;
wire \Add4~74 ;
wire \Add4~109_sumout ;
wire \Mult2~666 ;
wire \Mult2~665 ;
wire \Add4~110 ;
wire \Add4~106 ;
wire \Add4~101_sumout ;
wire \Add4~105_sumout ;
wire \p3|LessThan1~33_combout ;
wire \Add4~93_sumout ;
wire \Add4~85_sumout ;
wire \Add4~81_sumout ;
wire \Add4~77_sumout ;
wire \Add4~73_sumout ;
wire \p3|LessThan1~23_combout ;
wire \p3|LessThan1~28_combout ;
wire \p3|LessThan1~29_combout ;
wire \Add4~89_sumout ;
wire \Add4~97_sumout ;
wire \p3|LessThan1~30_combout ;
wire \p3|LessThan1~24_combout ;
wire \p3|LessThan1~25_combout ;
wire \p3|LessThan1~31_combout ;
wire \p3|LessThan1~32_combout ;
wire \Add4~65_sumout ;
wire \Add4~69_sumout ;
wire \Add4~61_sumout ;
wire \p3|LessThan1~13_combout ;
wire \p3|LessThan1~14_combout ;
wire \Add4~45_sumout ;
wire \p3|LessThan1~9_combout ;
wire \p3|LessThan1~7_combout ;
wire \p3|LessThan1~8_combout ;
wire \Add4~53_sumout ;
wire \Add4~49_sumout ;
wire \Add4~57_sumout ;
wire \p3|LessThan1~10_combout ;
wire \p3|LessThan1~11_combout ;
wire \Add4~41_sumout ;
wire \p3|LessThan1~6_combout ;
wire \Add4~29_sumout ;
wire \Add4~37_sumout ;
wire \Add4~33_sumout ;
wire \p3|LessThan1~5_combout ;
wire \p3|LessThan1~12_combout ;
wire \p3|LessThan1~15_combout ;
wire \Add4~25_sumout ;
wire \p3|LessThan1~4_combout ;
wire \p3|LessThan1~16_combout ;
wire \p3|LessThan1~17_combout ;
wire \p3|LessThan1~20_combout ;
wire \Add4~21_sumout ;
wire \p3|LessThan1~2_combout ;
wire \Add4~17_sumout ;
wire \Add4~9_sumout ;
wire \Add4~5_sumout ;
wire \Add4~1_sumout ;
wire \p3|LessThan1~0_combout ;
wire \Add4~13_sumout ;
wire \p3|LessThan1~1_combout ;
wire \p3|LessThan1~21_combout ;
wire \p3|LessThan1~18_combout ;
wire \p3|LessThan1~19_combout ;
wire \p3|LessThan1~3_combout ;
wire \p3|LessThan1~22_combout ;
wire \p3|LessThan1~26_combout ;
wire \p3|LessThan1~27_combout ;
wire \p3|LessThan1~34_combout ;
wire \p3|PWM~q ;
wire \LED~0_combout ;
wire [21:0] \h0|count ;
wire [31:0] PwmAngle_1;
wire [31:0] \p0|tick ;
wire [31:0] PwmAngle_2;
wire [31:0] PwmAngle_3;
wire [7:0] \h0|oAngle ;

wire [63:0] \Mult0~mac_RESULTA_bus ;
wire [63:0] \Mult1~mult_llmac_RESULTA_bus ;
wire [63:0] \Mult2~mult_llmac_RESULTA_bus ;
wire [63:0] \Mult1~mult_hlmac_RESULTA_bus ;
wire [63:0] \Mult2~mult_hlmac_RESULTA_bus ;

assign PwmAngle_1[0] = \Mult0~mac_RESULTA_bus [0];
assign PwmAngle_1[1] = \Mult0~mac_RESULTA_bus [1];
assign PwmAngle_1[2] = \Mult0~mac_RESULTA_bus [2];
assign \Mult0~8  = \Mult0~mac_RESULTA_bus [3];
assign \Mult0~9  = \Mult0~mac_RESULTA_bus [4];
assign \Mult0~10  = \Mult0~mac_RESULTA_bus [5];
assign \Mult0~11  = \Mult0~mac_RESULTA_bus [6];
assign \Mult0~12  = \Mult0~mac_RESULTA_bus [7];
assign \Mult0~13  = \Mult0~mac_RESULTA_bus [8];
assign \Mult0~14  = \Mult0~mac_RESULTA_bus [9];
assign \Mult0~15  = \Mult0~mac_RESULTA_bus [10];
assign \Mult0~16  = \Mult0~mac_RESULTA_bus [11];
assign \Mult0~17  = \Mult0~mac_RESULTA_bus [12];
assign \Mult0~18  = \Mult0~mac_RESULTA_bus [13];
assign \Mult0~19  = \Mult0~mac_RESULTA_bus [14];
assign \Mult0~20  = \Mult0~mac_RESULTA_bus [15];
assign \Mult0~21  = \Mult0~mac_RESULTA_bus [16];
assign \Mult0~22  = \Mult0~mac_RESULTA_bus [17];
assign \Mult0~23  = \Mult0~mac_RESULTA_bus [18];
assign \Mult0~24  = \Mult0~mac_RESULTA_bus [19];
assign \Mult0~25  = \Mult0~mac_RESULTA_bus [20];
assign \Mult0~26  = \Mult0~mac_RESULTA_bus [21];
assign \Mult0~27  = \Mult0~mac_RESULTA_bus [22];
assign \Mult0~28  = \Mult0~mac_RESULTA_bus [23];
assign \Mult0~29  = \Mult0~mac_RESULTA_bus [24];
assign \Mult0~30  = \Mult0~mac_RESULTA_bus [25];
assign \Mult0~31  = \Mult0~mac_RESULTA_bus [26];
assign \Mult0~32  = \Mult0~mac_RESULTA_bus [27];
assign \Mult0~33  = \Mult0~mac_RESULTA_bus [28];
assign \Mult0~34  = \Mult0~mac_RESULTA_bus [29];
assign \Mult0~35  = \Mult0~mac_RESULTA_bus [30];
assign \Mult0~36  = \Mult0~mac_RESULTA_bus [31];
assign \Mult0~37  = \Mult0~mac_RESULTA_bus [32];
assign \Mult0~38  = \Mult0~mac_RESULTA_bus [33];
assign \Mult0~39  = \Mult0~mac_RESULTA_bus [34];
assign \Mult0~40  = \Mult0~mac_RESULTA_bus [35];
assign \Mult0~41  = \Mult0~mac_RESULTA_bus [36];
assign \Mult0~42  = \Mult0~mac_RESULTA_bus [37];
assign \Mult0~43  = \Mult0~mac_RESULTA_bus [38];
assign \Mult0~44  = \Mult0~mac_RESULTA_bus [39];
assign \Mult0~45  = \Mult0~mac_RESULTA_bus [40];
assign \Mult0~46  = \Mult0~mac_RESULTA_bus [41];
assign \Mult0~47  = \Mult0~mac_RESULTA_bus [42];
assign \Mult0~48  = \Mult0~mac_RESULTA_bus [43];
assign \Mult0~49  = \Mult0~mac_RESULTA_bus [44];
assign \Mult0~50  = \Mult0~mac_RESULTA_bus [45];
assign \Mult0~51  = \Mult0~mac_RESULTA_bus [46];
assign \Mult0~52  = \Mult0~mac_RESULTA_bus [47];
assign \Mult0~53  = \Mult0~mac_RESULTA_bus [48];
assign \Mult0~54  = \Mult0~mac_RESULTA_bus [49];
assign \Mult0~55  = \Mult0~mac_RESULTA_bus [50];
assign \Mult0~56  = \Mult0~mac_RESULTA_bus [51];
assign \Mult0~57  = \Mult0~mac_RESULTA_bus [52];
assign \Mult0~58  = \Mult0~mac_RESULTA_bus [53];
assign \Mult0~59  = \Mult0~mac_RESULTA_bus [54];
assign \Mult0~60  = \Mult0~mac_RESULTA_bus [55];
assign \Mult0~61  = \Mult0~mac_RESULTA_bus [56];
assign \Mult0~62  = \Mult0~mac_RESULTA_bus [57];
assign \Mult0~63  = \Mult0~mac_RESULTA_bus [58];
assign \Mult0~64  = \Mult0~mac_RESULTA_bus [59];
assign \Mult0~65  = \Mult0~mac_RESULTA_bus [60];
assign \Mult0~66  = \Mult0~mac_RESULTA_bus [61];
assign \Mult0~67  = \Mult0~mac_RESULTA_bus [62];
assign \Mult0~68  = \Mult0~mac_RESULTA_bus [63];

assign PwmAngle_2[0] = \Mult1~mult_llmac_RESULTA_bus [0];
assign PwmAngle_2[1] = \Mult1~mult_llmac_RESULTA_bus [1];
assign PwmAngle_2[2] = \Mult1~mult_llmac_RESULTA_bus [2];
assign \Mult1~8  = \Mult1~mult_llmac_RESULTA_bus [3];
assign \Mult1~9  = \Mult1~mult_llmac_RESULTA_bus [4];
assign \Mult1~10  = \Mult1~mult_llmac_RESULTA_bus [5];
assign \Mult1~11  = \Mult1~mult_llmac_RESULTA_bus [6];
assign \Mult1~12  = \Mult1~mult_llmac_RESULTA_bus [7];
assign \Mult1~13  = \Mult1~mult_llmac_RESULTA_bus [8];
assign \Mult1~14  = \Mult1~mult_llmac_RESULTA_bus [9];
assign \Mult1~15  = \Mult1~mult_llmac_RESULTA_bus [10];
assign \Mult1~16  = \Mult1~mult_llmac_RESULTA_bus [11];
assign \Mult1~17  = \Mult1~mult_llmac_RESULTA_bus [12];
assign \Mult1~18  = \Mult1~mult_llmac_RESULTA_bus [13];
assign \Mult1~19  = \Mult1~mult_llmac_RESULTA_bus [14];
assign \Mult1~20  = \Mult1~mult_llmac_RESULTA_bus [15];
assign \Mult1~21  = \Mult1~mult_llmac_RESULTA_bus [16];
assign \Mult1~22  = \Mult1~mult_llmac_RESULTA_bus [17];
assign \Mult1~23  = \Mult1~mult_llmac_RESULTA_bus [18];
assign \Mult1~24  = \Mult1~mult_llmac_RESULTA_bus [19];
assign \Mult1~25  = \Mult1~mult_llmac_RESULTA_bus [20];
assign \Mult1~26  = \Mult1~mult_llmac_RESULTA_bus [21];
assign \Mult1~27  = \Mult1~mult_llmac_RESULTA_bus [22];
assign \Mult1~28  = \Mult1~mult_llmac_RESULTA_bus [23];
assign \Mult1~29  = \Mult1~mult_llmac_RESULTA_bus [24];
assign \Mult1~30  = \Mult1~mult_llmac_RESULTA_bus [25];
assign \Mult1~31  = \Mult1~mult_llmac_RESULTA_bus [26];
assign \Mult1~32  = \Mult1~mult_llmac_RESULTA_bus [27];
assign \Mult1~33  = \Mult1~mult_llmac_RESULTA_bus [28];
assign \Mult1~34  = \Mult1~mult_llmac_RESULTA_bus [29];
assign \Mult1~35  = \Mult1~mult_llmac_RESULTA_bus [30];
assign \Mult1~36  = \Mult1~mult_llmac_RESULTA_bus [31];
assign \Mult1~37  = \Mult1~mult_llmac_RESULTA_bus [32];
assign \Mult1~38  = \Mult1~mult_llmac_RESULTA_bus [33];
assign \Mult1~39  = \Mult1~mult_llmac_RESULTA_bus [34];
assign \Mult1~40  = \Mult1~mult_llmac_RESULTA_bus [35];
assign \Mult1~41  = \Mult1~mult_llmac_RESULTA_bus [36];
assign \Mult1~42  = \Mult1~mult_llmac_RESULTA_bus [37];
assign \Mult1~43  = \Mult1~mult_llmac_RESULTA_bus [38];
assign \Mult1~44  = \Mult1~mult_llmac_RESULTA_bus [39];
assign \Mult1~45  = \Mult1~mult_llmac_RESULTA_bus [40];
assign \Mult1~46  = \Mult1~mult_llmac_RESULTA_bus [41];
assign \Mult1~47  = \Mult1~mult_llmac_RESULTA_bus [42];
assign \Mult1~48  = \Mult1~mult_llmac_RESULTA_bus [43];
assign \Mult1~49  = \Mult1~mult_llmac_RESULTA_bus [44];
assign \Mult1~50  = \Mult1~mult_llmac_RESULTA_bus [45];
assign \Mult1~51  = \Mult1~mult_llmac_RESULTA_bus [46];
assign \Mult1~52  = \Mult1~mult_llmac_RESULTA_bus [47];
assign \Mult1~53  = \Mult1~mult_llmac_RESULTA_bus [48];
assign \Mult1~54  = \Mult1~mult_llmac_RESULTA_bus [49];
assign \Mult1~55  = \Mult1~mult_llmac_RESULTA_bus [50];
assign \Mult1~56  = \Mult1~mult_llmac_RESULTA_bus [51];
assign \Mult1~57  = \Mult1~mult_llmac_RESULTA_bus [52];
assign \Mult1~58  = \Mult1~mult_llmac_RESULTA_bus [53];
assign \Mult1~59  = \Mult1~mult_llmac_RESULTA_bus [54];
assign \Mult1~60  = \Mult1~mult_llmac_RESULTA_bus [55];
assign \Mult1~61  = \Mult1~mult_llmac_RESULTA_bus [56];
assign \Mult1~62  = \Mult1~mult_llmac_RESULTA_bus [57];
assign \Mult1~63  = \Mult1~mult_llmac_RESULTA_bus [58];
assign \Mult1~64  = \Mult1~mult_llmac_RESULTA_bus [59];
assign \Mult1~65  = \Mult1~mult_llmac_RESULTA_bus [60];
assign \Mult1~66  = \Mult1~mult_llmac_RESULTA_bus [61];
assign \Mult1~67  = \Mult1~mult_llmac_RESULTA_bus [62];
assign \Mult1~68  = \Mult1~mult_llmac_RESULTA_bus [63];

assign PwmAngle_3[0] = \Mult2~mult_llmac_RESULTA_bus [0];
assign PwmAngle_3[1] = \Mult2~mult_llmac_RESULTA_bus [1];
assign PwmAngle_3[2] = \Mult2~mult_llmac_RESULTA_bus [2];
assign \Mult2~8  = \Mult2~mult_llmac_RESULTA_bus [3];
assign \Mult2~9  = \Mult2~mult_llmac_RESULTA_bus [4];
assign \Mult2~10  = \Mult2~mult_llmac_RESULTA_bus [5];
assign \Mult2~11  = \Mult2~mult_llmac_RESULTA_bus [6];
assign \Mult2~12  = \Mult2~mult_llmac_RESULTA_bus [7];
assign \Mult2~13  = \Mult2~mult_llmac_RESULTA_bus [8];
assign \Mult2~14  = \Mult2~mult_llmac_RESULTA_bus [9];
assign \Mult2~15  = \Mult2~mult_llmac_RESULTA_bus [10];
assign \Mult2~16  = \Mult2~mult_llmac_RESULTA_bus [11];
assign \Mult2~17  = \Mult2~mult_llmac_RESULTA_bus [12];
assign \Mult2~18  = \Mult2~mult_llmac_RESULTA_bus [13];
assign \Mult2~19  = \Mult2~mult_llmac_RESULTA_bus [14];
assign \Mult2~20  = \Mult2~mult_llmac_RESULTA_bus [15];
assign \Mult2~21  = \Mult2~mult_llmac_RESULTA_bus [16];
assign \Mult2~22  = \Mult2~mult_llmac_RESULTA_bus [17];
assign \Mult2~23  = \Mult2~mult_llmac_RESULTA_bus [18];
assign \Mult2~24  = \Mult2~mult_llmac_RESULTA_bus [19];
assign \Mult2~25  = \Mult2~mult_llmac_RESULTA_bus [20];
assign \Mult2~26  = \Mult2~mult_llmac_RESULTA_bus [21];
assign \Mult2~27  = \Mult2~mult_llmac_RESULTA_bus [22];
assign \Mult2~28  = \Mult2~mult_llmac_RESULTA_bus [23];
assign \Mult2~29  = \Mult2~mult_llmac_RESULTA_bus [24];
assign \Mult2~30  = \Mult2~mult_llmac_RESULTA_bus [25];
assign \Mult2~31  = \Mult2~mult_llmac_RESULTA_bus [26];
assign \Mult2~32  = \Mult2~mult_llmac_RESULTA_bus [27];
assign \Mult2~33  = \Mult2~mult_llmac_RESULTA_bus [28];
assign \Mult2~34  = \Mult2~mult_llmac_RESULTA_bus [29];
assign \Mult2~35  = \Mult2~mult_llmac_RESULTA_bus [30];
assign \Mult2~36  = \Mult2~mult_llmac_RESULTA_bus [31];
assign \Mult2~37  = \Mult2~mult_llmac_RESULTA_bus [32];
assign \Mult2~38  = \Mult2~mult_llmac_RESULTA_bus [33];
assign \Mult2~39  = \Mult2~mult_llmac_RESULTA_bus [34];
assign \Mult2~40  = \Mult2~mult_llmac_RESULTA_bus [35];
assign \Mult2~41  = \Mult2~mult_llmac_RESULTA_bus [36];
assign \Mult2~42  = \Mult2~mult_llmac_RESULTA_bus [37];
assign \Mult2~43  = \Mult2~mult_llmac_RESULTA_bus [38];
assign \Mult2~44  = \Mult2~mult_llmac_RESULTA_bus [39];
assign \Mult2~45  = \Mult2~mult_llmac_RESULTA_bus [40];
assign \Mult2~46  = \Mult2~mult_llmac_RESULTA_bus [41];
assign \Mult2~47  = \Mult2~mult_llmac_RESULTA_bus [42];
assign \Mult2~48  = \Mult2~mult_llmac_RESULTA_bus [43];
assign \Mult2~49  = \Mult2~mult_llmac_RESULTA_bus [44];
assign \Mult2~50  = \Mult2~mult_llmac_RESULTA_bus [45];
assign \Mult2~51  = \Mult2~mult_llmac_RESULTA_bus [46];
assign \Mult2~52  = \Mult2~mult_llmac_RESULTA_bus [47];
assign \Mult2~53  = \Mult2~mult_llmac_RESULTA_bus [48];
assign \Mult2~54  = \Mult2~mult_llmac_RESULTA_bus [49];
assign \Mult2~55  = \Mult2~mult_llmac_RESULTA_bus [50];
assign \Mult2~56  = \Mult2~mult_llmac_RESULTA_bus [51];
assign \Mult2~57  = \Mult2~mult_llmac_RESULTA_bus [52];
assign \Mult2~58  = \Mult2~mult_llmac_RESULTA_bus [53];
assign \Mult2~59  = \Mult2~mult_llmac_RESULTA_bus [54];
assign \Mult2~60  = \Mult2~mult_llmac_RESULTA_bus [55];
assign \Mult2~61  = \Mult2~mult_llmac_RESULTA_bus [56];
assign \Mult2~62  = \Mult2~mult_llmac_RESULTA_bus [57];
assign \Mult2~63  = \Mult2~mult_llmac_RESULTA_bus [58];
assign \Mult2~64  = \Mult2~mult_llmac_RESULTA_bus [59];
assign \Mult2~65  = \Mult2~mult_llmac_RESULTA_bus [60];
assign \Mult2~66  = \Mult2~mult_llmac_RESULTA_bus [61];
assign \Mult2~67  = \Mult2~mult_llmac_RESULTA_bus [62];
assign \Mult2~68  = \Mult2~mult_llmac_RESULTA_bus [63];

assign \Mult1~mult_hlmac_resulta  = \Mult1~mult_hlmac_RESULTA_bus [0];
assign \Mult1~654  = \Mult1~mult_hlmac_RESULTA_bus [1];
assign \Mult1~655  = \Mult1~mult_hlmac_RESULTA_bus [2];
assign \Mult1~656  = \Mult1~mult_hlmac_RESULTA_bus [3];
assign \Mult1~657  = \Mult1~mult_hlmac_RESULTA_bus [4];
assign \Mult1~658  = \Mult1~mult_hlmac_RESULTA_bus [5];
assign \Mult1~659  = \Mult1~mult_hlmac_RESULTA_bus [6];
assign \Mult1~660  = \Mult1~mult_hlmac_RESULTA_bus [7];
assign \Mult1~661  = \Mult1~mult_hlmac_RESULTA_bus [8];
assign \Mult1~662  = \Mult1~mult_hlmac_RESULTA_bus [9];
assign \Mult1~663  = \Mult1~mult_hlmac_RESULTA_bus [10];
assign \Mult1~664  = \Mult1~mult_hlmac_RESULTA_bus [11];
assign \Mult1~665  = \Mult1~mult_hlmac_RESULTA_bus [12];
assign \Mult1~666  = \Mult1~mult_hlmac_RESULTA_bus [13];
assign \Mult1~667  = \Mult1~mult_hlmac_RESULTA_bus [14];
assign \Mult1~668  = \Mult1~mult_hlmac_RESULTA_bus [15];
assign \Mult1~669  = \Mult1~mult_hlmac_RESULTA_bus [16];
assign \Mult1~670  = \Mult1~mult_hlmac_RESULTA_bus [17];
assign \Mult1~671  = \Mult1~mult_hlmac_RESULTA_bus [18];
assign \Mult1~672  = \Mult1~mult_hlmac_RESULTA_bus [19];
assign \Mult1~673  = \Mult1~mult_hlmac_RESULTA_bus [20];
assign \Mult1~674  = \Mult1~mult_hlmac_RESULTA_bus [21];
assign \Mult1~675  = \Mult1~mult_hlmac_RESULTA_bus [22];
assign \Mult1~676  = \Mult1~mult_hlmac_RESULTA_bus [23];
assign \Mult1~677  = \Mult1~mult_hlmac_RESULTA_bus [24];
assign \Mult1~346  = \Mult1~mult_hlmac_RESULTA_bus [25];
assign \Mult1~347  = \Mult1~mult_hlmac_RESULTA_bus [26];
assign \Mult1~348  = \Mult1~mult_hlmac_RESULTA_bus [27];
assign \Mult1~349  = \Mult1~mult_hlmac_RESULTA_bus [28];
assign \Mult1~350  = \Mult1~mult_hlmac_RESULTA_bus [29];
assign \Mult1~351  = \Mult1~mult_hlmac_RESULTA_bus [30];
assign \Mult1~352  = \Mult1~mult_hlmac_RESULTA_bus [31];
assign \Mult1~353  = \Mult1~mult_hlmac_RESULTA_bus [32];
assign \Mult1~354  = \Mult1~mult_hlmac_RESULTA_bus [33];
assign \Mult1~355  = \Mult1~mult_hlmac_RESULTA_bus [34];
assign \Mult1~356  = \Mult1~mult_hlmac_RESULTA_bus [35];
assign \Mult1~357  = \Mult1~mult_hlmac_RESULTA_bus [36];
assign \Mult1~358  = \Mult1~mult_hlmac_RESULTA_bus [37];
assign \Mult1~359  = \Mult1~mult_hlmac_RESULTA_bus [38];
assign \Mult1~360  = \Mult1~mult_hlmac_RESULTA_bus [39];
assign \Mult1~361  = \Mult1~mult_hlmac_RESULTA_bus [40];
assign \Mult1~362  = \Mult1~mult_hlmac_RESULTA_bus [41];
assign \Mult1~363  = \Mult1~mult_hlmac_RESULTA_bus [42];
assign \Mult1~364  = \Mult1~mult_hlmac_RESULTA_bus [43];
assign \Mult1~365  = \Mult1~mult_hlmac_RESULTA_bus [44];
assign \Mult1~366  = \Mult1~mult_hlmac_RESULTA_bus [45];
assign \Mult1~367  = \Mult1~mult_hlmac_RESULTA_bus [46];
assign \Mult1~368  = \Mult1~mult_hlmac_RESULTA_bus [47];
assign \Mult1~369  = \Mult1~mult_hlmac_RESULTA_bus [48];
assign \Mult1~370  = \Mult1~mult_hlmac_RESULTA_bus [49];
assign \Mult1~371  = \Mult1~mult_hlmac_RESULTA_bus [50];
assign \Mult1~372  = \Mult1~mult_hlmac_RESULTA_bus [51];
assign \Mult1~373  = \Mult1~mult_hlmac_RESULTA_bus [52];
assign \Mult1~374  = \Mult1~mult_hlmac_RESULTA_bus [53];
assign \Mult1~375  = \Mult1~mult_hlmac_RESULTA_bus [54];
assign \Mult1~376  = \Mult1~mult_hlmac_RESULTA_bus [55];
assign \Mult1~377  = \Mult1~mult_hlmac_RESULTA_bus [56];
assign \Mult1~378  = \Mult1~mult_hlmac_RESULTA_bus [57];
assign \Mult1~379  = \Mult1~mult_hlmac_RESULTA_bus [58];
assign \Mult1~380  = \Mult1~mult_hlmac_RESULTA_bus [59];
assign \Mult1~381  = \Mult1~mult_hlmac_RESULTA_bus [60];
assign \Mult1~382  = \Mult1~mult_hlmac_RESULTA_bus [61];
assign \Mult1~383  = \Mult1~mult_hlmac_RESULTA_bus [62];
assign \Mult1~384  = \Mult1~mult_hlmac_RESULTA_bus [63];

assign \Mult2~mult_hlmac_resulta  = \Mult2~mult_hlmac_RESULTA_bus [0];
assign \Mult2~654  = \Mult2~mult_hlmac_RESULTA_bus [1];
assign \Mult2~655  = \Mult2~mult_hlmac_RESULTA_bus [2];
assign \Mult2~656  = \Mult2~mult_hlmac_RESULTA_bus [3];
assign \Mult2~657  = \Mult2~mult_hlmac_RESULTA_bus [4];
assign \Mult2~658  = \Mult2~mult_hlmac_RESULTA_bus [5];
assign \Mult2~659  = \Mult2~mult_hlmac_RESULTA_bus [6];
assign \Mult2~660  = \Mult2~mult_hlmac_RESULTA_bus [7];
assign \Mult2~661  = \Mult2~mult_hlmac_RESULTA_bus [8];
assign \Mult2~662  = \Mult2~mult_hlmac_RESULTA_bus [9];
assign \Mult2~663  = \Mult2~mult_hlmac_RESULTA_bus [10];
assign \Mult2~664  = \Mult2~mult_hlmac_RESULTA_bus [11];
assign \Mult2~665  = \Mult2~mult_hlmac_RESULTA_bus [12];
assign \Mult2~666  = \Mult2~mult_hlmac_RESULTA_bus [13];
assign \Mult2~667  = \Mult2~mult_hlmac_RESULTA_bus [14];
assign \Mult2~668  = \Mult2~mult_hlmac_RESULTA_bus [15];
assign \Mult2~669  = \Mult2~mult_hlmac_RESULTA_bus [16];
assign \Mult2~670  = \Mult2~mult_hlmac_RESULTA_bus [17];
assign \Mult2~671  = \Mult2~mult_hlmac_RESULTA_bus [18];
assign \Mult2~672  = \Mult2~mult_hlmac_RESULTA_bus [19];
assign \Mult2~673  = \Mult2~mult_hlmac_RESULTA_bus [20];
assign \Mult2~674  = \Mult2~mult_hlmac_RESULTA_bus [21];
assign \Mult2~675  = \Mult2~mult_hlmac_RESULTA_bus [22];
assign \Mult2~676  = \Mult2~mult_hlmac_RESULTA_bus [23];
assign \Mult2~677  = \Mult2~mult_hlmac_RESULTA_bus [24];
assign \Mult2~346  = \Mult2~mult_hlmac_RESULTA_bus [25];
assign \Mult2~347  = \Mult2~mult_hlmac_RESULTA_bus [26];
assign \Mult2~348  = \Mult2~mult_hlmac_RESULTA_bus [27];
assign \Mult2~349  = \Mult2~mult_hlmac_RESULTA_bus [28];
assign \Mult2~350  = \Mult2~mult_hlmac_RESULTA_bus [29];
assign \Mult2~351  = \Mult2~mult_hlmac_RESULTA_bus [30];
assign \Mult2~352  = \Mult2~mult_hlmac_RESULTA_bus [31];
assign \Mult2~353  = \Mult2~mult_hlmac_RESULTA_bus [32];
assign \Mult2~354  = \Mult2~mult_hlmac_RESULTA_bus [33];
assign \Mult2~355  = \Mult2~mult_hlmac_RESULTA_bus [34];
assign \Mult2~356  = \Mult2~mult_hlmac_RESULTA_bus [35];
assign \Mult2~357  = \Mult2~mult_hlmac_RESULTA_bus [36];
assign \Mult2~358  = \Mult2~mult_hlmac_RESULTA_bus [37];
assign \Mult2~359  = \Mult2~mult_hlmac_RESULTA_bus [38];
assign \Mult2~360  = \Mult2~mult_hlmac_RESULTA_bus [39];
assign \Mult2~361  = \Mult2~mult_hlmac_RESULTA_bus [40];
assign \Mult2~362  = \Mult2~mult_hlmac_RESULTA_bus [41];
assign \Mult2~363  = \Mult2~mult_hlmac_RESULTA_bus [42];
assign \Mult2~364  = \Mult2~mult_hlmac_RESULTA_bus [43];
assign \Mult2~365  = \Mult2~mult_hlmac_RESULTA_bus [44];
assign \Mult2~366  = \Mult2~mult_hlmac_RESULTA_bus [45];
assign \Mult2~367  = \Mult2~mult_hlmac_RESULTA_bus [46];
assign \Mult2~368  = \Mult2~mult_hlmac_RESULTA_bus [47];
assign \Mult2~369  = \Mult2~mult_hlmac_RESULTA_bus [48];
assign \Mult2~370  = \Mult2~mult_hlmac_RESULTA_bus [49];
assign \Mult2~371  = \Mult2~mult_hlmac_RESULTA_bus [50];
assign \Mult2~372  = \Mult2~mult_hlmac_RESULTA_bus [51];
assign \Mult2~373  = \Mult2~mult_hlmac_RESULTA_bus [52];
assign \Mult2~374  = \Mult2~mult_hlmac_RESULTA_bus [53];
assign \Mult2~375  = \Mult2~mult_hlmac_RESULTA_bus [54];
assign \Mult2~376  = \Mult2~mult_hlmac_RESULTA_bus [55];
assign \Mult2~377  = \Mult2~mult_hlmac_RESULTA_bus [56];
assign \Mult2~378  = \Mult2~mult_hlmac_RESULTA_bus [57];
assign \Mult2~379  = \Mult2~mult_hlmac_RESULTA_bus [58];
assign \Mult2~380  = \Mult2~mult_hlmac_RESULTA_bus [59];
assign \Mult2~381  = \Mult2~mult_hlmac_RESULTA_bus [60];
assign \Mult2~382  = \Mult2~mult_hlmac_RESULTA_bus [61];
assign \Mult2~383  = \Mult2~mult_hlmac_RESULTA_bus [62];
assign \Mult2~384  = \Mult2~mult_hlmac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \LED[0]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \LED[1]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LED[2]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LED[3]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \LED[4]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \LED[5]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LED[6]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \LED[7]~output (
	.i(\LED~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(\p0|PWM~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "false";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(\p1|PWM~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "false";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(\p3|PWM~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "false";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \FPGA_CLK2_50~input (
	.i(FPGA_CLK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK2_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK2_50~input .bus_hold = "false";
defparam \FPGA_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \FPGA_CLK2_50~inputCLKENA0 (
	.inclk(\FPGA_CLK2_50~input_o ),
	.ena(vcc),
	.outclk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \FPGA_CLK2_50~inputCLKENA0 .clock_type = "global clock";
defparam \FPGA_CLK2_50~inputCLKENA0 .disable_mode = "low";
defparam \FPGA_CLK2_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \FPGA_CLK2_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \FPGA_CLK2_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \p0|Add0~41 (
// Equation(s):
// \p0|Add0~41_sumout  = SUM(( \p0|tick [0] ) + ( VCC ) + ( !VCC ))
// \p0|Add0~42  = CARRY(( \p0|tick [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~41_sumout ),
	.cout(\p0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~41 .extended_lut = "off";
defparam \p0|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \p0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N22
dffeas \p0|tick[7]~DUPLICATE (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[7]~DUPLICATE .is_wysiwyg = "true";
defparam \p0|tick[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N33
cyclonev_lcell_comb \p0|LessThan0~3 (
// Equation(s):
// \p0|LessThan0~3_combout  = ( \p0|tick [8] & ( \p0|tick [6] & ( \p0|tick [9] ) ) ) # ( !\p0|tick [8] & ( \p0|tick [6] & ( \p0|tick [9] ) ) ) # ( \p0|tick [8] & ( !\p0|tick [6] & ( \p0|tick [9] ) ) ) # ( !\p0|tick [8] & ( !\p0|tick [6] & ( (\p0|tick [9] & 
// \p0|tick[7]~DUPLICATE_q ) ) ) )

	.dataa(!\p0|tick [9]),
	.datab(gnd),
	.datac(!\p0|tick[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\p0|tick [8]),
	.dataf(!\p0|tick [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~3 .extended_lut = "off";
defparam \p0|LessThan0~3 .lut_mask = 64'h0505555555555555;
defparam \p0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N15
cyclonev_lcell_comb \p0|LessThan0~4 (
// Equation(s):
// \p0|LessThan0~4_combout  = ( !\p0|tick [11] & ( !\p0|tick [12] & ( (!\p0|LessThan0~3_combout  & (!\p0|tick [13] & !\p0|tick [10])) ) ) )

	.dataa(!\p0|LessThan0~3_combout ),
	.datab(!\p0|tick [13]),
	.datac(!\p0|tick [10]),
	.datad(gnd),
	.datae(!\p0|tick [11]),
	.dataf(!\p0|tick [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~4 .extended_lut = "off";
defparam \p0|LessThan0~4 .lut_mask = 64'h8080000000000000;
defparam \p0|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N52
dffeas \p0|tick[17]~DUPLICATE (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[17]~DUPLICATE .is_wysiwyg = "true";
defparam \p0|tick[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N3
cyclonev_lcell_comb \p0|LessThan0~5 (
// Equation(s):
// \p0|LessThan0~5_combout  = ( \p0|tick [16] & ( \p0|tick[17]~DUPLICATE_q  & ( (\p0|tick [18] & \p0|tick [19]) ) ) )

	.dataa(!\p0|tick [18]),
	.datab(gnd),
	.datac(!\p0|tick [19]),
	.datad(gnd),
	.datae(!\p0|tick [16]),
	.dataf(!\p0|tick[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~5 .extended_lut = "off";
defparam \p0|LessThan0~5 .lut_mask = 64'h0000000000000505;
defparam \p0|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N5
dffeas \p0|tick[21] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[21] .is_wysiwyg = "true";
defparam \p0|tick[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N57
cyclonev_lcell_comb \p0|Add0~77 (
// Equation(s):
// \p0|Add0~77_sumout  = SUM(( \p0|tick [19] ) + ( GND ) + ( \p0|Add0~2  ))
// \p0|Add0~78  = CARRY(( \p0|tick [19] ) + ( GND ) + ( \p0|Add0~2  ))

	.dataa(!\p0|tick [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~77_sumout ),
	.cout(\p0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~77 .extended_lut = "off";
defparam \p0|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \p0|Add0~89 (
// Equation(s):
// \p0|Add0~89_sumout  = SUM(( \p0|tick [20] ) + ( GND ) + ( \p0|Add0~78  ))
// \p0|Add0~90  = CARRY(( \p0|tick [20] ) + ( GND ) + ( \p0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~89_sumout ),
	.cout(\p0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~89 .extended_lut = "off";
defparam \p0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N1
dffeas \p0|tick[20] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[20] .is_wysiwyg = "true";
defparam \p0|tick[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \p0|Add0~85 (
// Equation(s):
// \p0|Add0~85_sumout  = SUM(( \p0|tick [21] ) + ( GND ) + ( \p0|Add0~90  ))
// \p0|Add0~86  = CARRY(( \p0|tick [21] ) + ( GND ) + ( \p0|Add0~90  ))

	.dataa(!\p0|tick [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~85_sumout ),
	.cout(\p0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~85 .extended_lut = "off";
defparam \p0|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N4
dffeas \p0|tick[21]~DUPLICATE (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[21]~DUPLICATE .is_wysiwyg = "true";
defparam \p0|tick[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \p0|Add0~125 (
// Equation(s):
// \p0|Add0~125_sumout  = SUM(( \p0|tick [22] ) + ( GND ) + ( \p0|Add0~86  ))
// \p0|Add0~126  = CARRY(( \p0|tick [22] ) + ( GND ) + ( \p0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~125_sumout ),
	.cout(\p0|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~125 .extended_lut = "off";
defparam \p0|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N7
dffeas \p0|tick[22] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[22] .is_wysiwyg = "true";
defparam \p0|tick[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \p0|Add0~121 (
// Equation(s):
// \p0|Add0~121_sumout  = SUM(( \p0|tick [23] ) + ( GND ) + ( \p0|Add0~126  ))
// \p0|Add0~122  = CARRY(( \p0|tick [23] ) + ( GND ) + ( \p0|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~121_sumout ),
	.cout(\p0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~121 .extended_lut = "off";
defparam \p0|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N10
dffeas \p0|tick[23] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[23] .is_wysiwyg = "true";
defparam \p0|tick[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N12
cyclonev_lcell_comb \p0|Add0~117 (
// Equation(s):
// \p0|Add0~117_sumout  = SUM(( \p0|tick [24] ) + ( GND ) + ( \p0|Add0~122  ))
// \p0|Add0~118  = CARRY(( \p0|tick [24] ) + ( GND ) + ( \p0|Add0~122  ))

	.dataa(gnd),
	.datab(!\p0|tick [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~117_sumout ),
	.cout(\p0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~117 .extended_lut = "off";
defparam \p0|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N13
dffeas \p0|tick[24] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[24] .is_wysiwyg = "true";
defparam \p0|tick[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \p0|Add0~113 (
// Equation(s):
// \p0|Add0~113_sumout  = SUM(( \p0|tick [25] ) + ( GND ) + ( \p0|Add0~118  ))
// \p0|Add0~114  = CARRY(( \p0|tick [25] ) + ( GND ) + ( \p0|Add0~118  ))

	.dataa(!\p0|tick [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~113_sumout ),
	.cout(\p0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~113 .extended_lut = "off";
defparam \p0|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N16
dffeas \p0|tick[25] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[25] .is_wysiwyg = "true";
defparam \p0|tick[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \p0|LessThan0~1 (
// Equation(s):
// \p0|LessThan0~1_combout  = ( !\p0|tick [23] & ( !\p0|tick [22] & ( (!\p0|tick [25] & !\p0|tick [24]) ) ) )

	.dataa(gnd),
	.datab(!\p0|tick [25]),
	.datac(!\p0|tick [24]),
	.datad(gnd),
	.datae(!\p0|tick [23]),
	.dataf(!\p0|tick [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~1 .extended_lut = "off";
defparam \p0|LessThan0~1 .lut_mask = 64'hC0C0000000000000;
defparam \p0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \p0|Add0~93 (
// Equation(s):
// \p0|Add0~93_sumout  = SUM(( \p0|tick [26] ) + ( GND ) + ( \p0|Add0~114  ))
// \p0|Add0~94  = CARRY(( \p0|tick [26] ) + ( GND ) + ( \p0|Add0~114  ))

	.dataa(gnd),
	.datab(!\p0|tick [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~93_sumout ),
	.cout(\p0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~93 .extended_lut = "off";
defparam \p0|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N19
dffeas \p0|tick[26] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[26] .is_wysiwyg = "true";
defparam \p0|tick[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \p0|Add0~81 (
// Equation(s):
// \p0|Add0~81_sumout  = SUM(( \p0|tick [27] ) + ( GND ) + ( \p0|Add0~94  ))
// \p0|Add0~82  = CARRY(( \p0|tick [27] ) + ( GND ) + ( \p0|Add0~94  ))

	.dataa(!\p0|tick [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~81_sumout ),
	.cout(\p0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~81 .extended_lut = "off";
defparam \p0|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \p0|tick[27] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[27] .is_wysiwyg = "true";
defparam \p0|tick[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \p0|Add0~109 (
// Equation(s):
// \p0|Add0~109_sumout  = SUM(( \p0|tick [28] ) + ( GND ) + ( \p0|Add0~82  ))
// \p0|Add0~110  = CARRY(( \p0|tick [28] ) + ( GND ) + ( \p0|Add0~82  ))

	.dataa(gnd),
	.datab(!\p0|tick [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~109_sumout ),
	.cout(\p0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~109 .extended_lut = "off";
defparam \p0|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N25
dffeas \p0|tick[28] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[28] .is_wysiwyg = "true";
defparam \p0|tick[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \p0|Add0~105 (
// Equation(s):
// \p0|Add0~105_sumout  = SUM(( \p0|tick [29] ) + ( GND ) + ( \p0|Add0~110  ))
// \p0|Add0~106  = CARRY(( \p0|tick [29] ) + ( GND ) + ( \p0|Add0~110  ))

	.dataa(!\p0|tick [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~105_sumout ),
	.cout(\p0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~105 .extended_lut = "off";
defparam \p0|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N29
dffeas \p0|tick[29] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[29] .is_wysiwyg = "true";
defparam \p0|tick[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \p0|Add0~101 (
// Equation(s):
// \p0|Add0~101_sumout  = SUM(( \p0|tick [30] ) + ( GND ) + ( \p0|Add0~106  ))
// \p0|Add0~102  = CARRY(( \p0|tick [30] ) + ( GND ) + ( \p0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~101_sumout ),
	.cout(\p0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~101 .extended_lut = "off";
defparam \p0|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N31
dffeas \p0|tick[30] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[30] .is_wysiwyg = "true";
defparam \p0|tick[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \p0|Add0~97 (
// Equation(s):
// \p0|Add0~97_sumout  = SUM(( \p0|tick [31] ) + ( GND ) + ( \p0|Add0~102  ))

	.dataa(!\p0|tick [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~97 .extended_lut = "off";
defparam \p0|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N34
dffeas \p0|tick[31] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[31] .is_wysiwyg = "true";
defparam \p0|tick[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \p0|LessThan0~0 (
// Equation(s):
// \p0|LessThan0~0_combout  = ( !\p0|tick [29] & ( !\p0|tick [26] & ( (!\p0|tick [31] & (!\p0|tick [28] & !\p0|tick [30])) ) ) )

	.dataa(!\p0|tick [31]),
	.datab(!\p0|tick [28]),
	.datac(!\p0|tick [30]),
	.datad(gnd),
	.datae(!\p0|tick [29]),
	.dataf(!\p0|tick [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~0 .extended_lut = "off";
defparam \p0|LessThan0~0 .lut_mask = 64'h8080000000000000;
defparam \p0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \p0|LessThan0~2 (
// Equation(s):
// \p0|LessThan0~2_combout  = ( !\p0|tick [20] & ( (!\p0|tick[21]~DUPLICATE_q  & (\p0|LessThan0~1_combout  & (\p0|LessThan0~0_combout  & !\p0|tick [27]))) ) )

	.dataa(!\p0|tick[21]~DUPLICATE_q ),
	.datab(!\p0|LessThan0~1_combout ),
	.datac(!\p0|LessThan0~0_combout ),
	.datad(!\p0|tick [27]),
	.datae(gnd),
	.dataf(!\p0|tick [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~2 .extended_lut = "off";
defparam \p0|LessThan0~2 .lut_mask = 64'h0200020000000000;
defparam \p0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N51
cyclonev_lcell_comb \p0|LessThan0~6 (
// Equation(s):
// \p0|LessThan0~6_combout  = ( \p0|tick [15] & ( \p0|LessThan0~2_combout  & ( \p0|LessThan0~5_combout  ) ) ) # ( !\p0|tick [15] & ( \p0|LessThan0~2_combout  & ( (!\p0|LessThan0~4_combout  & (\p0|LessThan0~5_combout  & \p0|tick [14])) ) ) ) # ( \p0|tick [15] 
// & ( !\p0|LessThan0~2_combout  ) ) # ( !\p0|tick [15] & ( !\p0|LessThan0~2_combout  ) )

	.dataa(!\p0|LessThan0~4_combout ),
	.datab(!\p0|LessThan0~5_combout ),
	.datac(!\p0|tick [14]),
	.datad(gnd),
	.datae(!\p0|tick [15]),
	.dataf(!\p0|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan0~6 .extended_lut = "off";
defparam \p0|LessThan0~6 .lut_mask = 64'hFFFFFFFF02023333;
defparam \p0|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N2
dffeas \p0|tick[0] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[0] .is_wysiwyg = "true";
defparam \p0|tick[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N3
cyclonev_lcell_comb \p0|Add0~37 (
// Equation(s):
// \p0|Add0~37_sumout  = SUM(( \p0|tick[1]~DUPLICATE_q  ) + ( GND ) + ( \p0|Add0~42  ))
// \p0|Add0~38  = CARRY(( \p0|tick[1]~DUPLICATE_q  ) + ( GND ) + ( \p0|Add0~42  ))

	.dataa(!\p0|tick[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~37_sumout ),
	.cout(\p0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~37 .extended_lut = "off";
defparam \p0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N5
dffeas \p0|tick[1]~DUPLICATE (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[1]~DUPLICATE .is_wysiwyg = "true";
defparam \p0|tick[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \p0|Add0~49 (
// Equation(s):
// \p0|Add0~49_sumout  = SUM(( \p0|tick [2] ) + ( GND ) + ( \p0|Add0~38  ))
// \p0|Add0~50  = CARRY(( \p0|tick [2] ) + ( GND ) + ( \p0|Add0~38  ))

	.dataa(gnd),
	.datab(!\p0|tick [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~49_sumout ),
	.cout(\p0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~49 .extended_lut = "off";
defparam \p0|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N8
dffeas \p0|tick[2] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[2] .is_wysiwyg = "true";
defparam \p0|tick[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N9
cyclonev_lcell_comb \p0|Add0~45 (
// Equation(s):
// \p0|Add0~45_sumout  = SUM(( \p0|tick[3]~DUPLICATE_q  ) + ( GND ) + ( \p0|Add0~50  ))
// \p0|Add0~46  = CARRY(( \p0|tick[3]~DUPLICATE_q  ) + ( GND ) + ( \p0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~45_sumout ),
	.cout(\p0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~45 .extended_lut = "off";
defparam \p0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N11
dffeas \p0|tick[3]~DUPLICATE (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[3]~DUPLICATE .is_wysiwyg = "true";
defparam \p0|tick[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \p0|Add0~33 (
// Equation(s):
// \p0|Add0~33_sumout  = SUM(( \p0|tick[4]~DUPLICATE_q  ) + ( GND ) + ( \p0|Add0~46  ))
// \p0|Add0~34  = CARRY(( \p0|tick[4]~DUPLICATE_q  ) + ( GND ) + ( \p0|Add0~46  ))

	.dataa(gnd),
	.datab(!\p0|tick[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~33_sumout ),
	.cout(\p0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~33 .extended_lut = "off";
defparam \p0|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N14
dffeas \p0|tick[4]~DUPLICATE (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[4]~DUPLICATE .is_wysiwyg = "true";
defparam \p0|tick[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N15
cyclonev_lcell_comb \p0|Add0~61 (
// Equation(s):
// \p0|Add0~61_sumout  = SUM(( \p0|tick [5] ) + ( GND ) + ( \p0|Add0~34  ))
// \p0|Add0~62  = CARRY(( \p0|tick [5] ) + ( GND ) + ( \p0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~61_sumout ),
	.cout(\p0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~61 .extended_lut = "off";
defparam \p0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N17
dffeas \p0|tick[5] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[5] .is_wysiwyg = "true";
defparam \p0|tick[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \p0|Add0~57 (
// Equation(s):
// \p0|Add0~57_sumout  = SUM(( \p0|tick [6] ) + ( GND ) + ( \p0|Add0~62  ))
// \p0|Add0~58  = CARRY(( \p0|tick [6] ) + ( GND ) + ( \p0|Add0~62  ))

	.dataa(gnd),
	.datab(!\p0|tick [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~57_sumout ),
	.cout(\p0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~57 .extended_lut = "off";
defparam \p0|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N19
dffeas \p0|tick[6] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[6] .is_wysiwyg = "true";
defparam \p0|tick[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N21
cyclonev_lcell_comb \p0|Add0~53 (
// Equation(s):
// \p0|Add0~53_sumout  = SUM(( \p0|tick [7] ) + ( GND ) + ( \p0|Add0~58  ))
// \p0|Add0~54  = CARRY(( \p0|tick [7] ) + ( GND ) + ( \p0|Add0~58  ))

	.dataa(!\p0|tick [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~53_sumout ),
	.cout(\p0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~53 .extended_lut = "off";
defparam \p0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N23
dffeas \p0|tick[7] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[7] .is_wysiwyg = "true";
defparam \p0|tick[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \p0|Add0~73 (
// Equation(s):
// \p0|Add0~73_sumout  = SUM(( \p0|tick [8] ) + ( GND ) + ( \p0|Add0~54  ))
// \p0|Add0~74  = CARRY(( \p0|tick [8] ) + ( GND ) + ( \p0|Add0~54  ))

	.dataa(gnd),
	.datab(!\p0|tick [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~73_sumout ),
	.cout(\p0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~73 .extended_lut = "off";
defparam \p0|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N25
dffeas \p0|tick[8] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[8] .is_wysiwyg = "true";
defparam \p0|tick[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N27
cyclonev_lcell_comb \p0|Add0~69 (
// Equation(s):
// \p0|Add0~69_sumout  = SUM(( \p0|tick [9] ) + ( GND ) + ( \p0|Add0~74  ))
// \p0|Add0~70  = CARRY(( \p0|tick [9] ) + ( GND ) + ( \p0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~69_sumout ),
	.cout(\p0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~69 .extended_lut = "off";
defparam \p0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N28
dffeas \p0|tick[9] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[9] .is_wysiwyg = "true";
defparam \p0|tick[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \p0|Add0~65 (
// Equation(s):
// \p0|Add0~65_sumout  = SUM(( \p0|tick [10] ) + ( GND ) + ( \p0|Add0~70  ))
// \p0|Add0~66  = CARRY(( \p0|tick [10] ) + ( GND ) + ( \p0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~65_sumout ),
	.cout(\p0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~65 .extended_lut = "off";
defparam \p0|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N31
dffeas \p0|tick[10] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[10] .is_wysiwyg = "true";
defparam \p0|tick[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \p0|Add0~29 (
// Equation(s):
// \p0|Add0~29_sumout  = SUM(( \p0|tick [11] ) + ( GND ) + ( \p0|Add0~66  ))
// \p0|Add0~30  = CARRY(( \p0|tick [11] ) + ( GND ) + ( \p0|Add0~66  ))

	.dataa(!\p0|tick [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~29_sumout ),
	.cout(\p0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~29 .extended_lut = "off";
defparam \p0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N35
dffeas \p0|tick[11] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[11] .is_wysiwyg = "true";
defparam \p0|tick[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \p0|Add0~25 (
// Equation(s):
// \p0|Add0~25_sumout  = SUM(( \p0|tick [12] ) + ( GND ) + ( \p0|Add0~30  ))
// \p0|Add0~26  = CARRY(( \p0|tick [12] ) + ( GND ) + ( \p0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~25_sumout ),
	.cout(\p0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~25 .extended_lut = "off";
defparam \p0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N38
dffeas \p0|tick[12] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[12] .is_wysiwyg = "true";
defparam \p0|tick[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N39
cyclonev_lcell_comb \p0|Add0~21 (
// Equation(s):
// \p0|Add0~21_sumout  = SUM(( \p0|tick [13] ) + ( GND ) + ( \p0|Add0~26  ))
// \p0|Add0~22  = CARRY(( \p0|tick [13] ) + ( GND ) + ( \p0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~21_sumout ),
	.cout(\p0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~21 .extended_lut = "off";
defparam \p0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N40
dffeas \p0|tick[13] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[13] .is_wysiwyg = "true";
defparam \p0|tick[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \p0|Add0~17 (
// Equation(s):
// \p0|Add0~17_sumout  = SUM(( \p0|tick [14] ) + ( GND ) + ( \p0|Add0~22  ))
// \p0|Add0~18  = CARRY(( \p0|tick [14] ) + ( GND ) + ( \p0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~17_sumout ),
	.cout(\p0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~17 .extended_lut = "off";
defparam \p0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N43
dffeas \p0|tick[14] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[14] .is_wysiwyg = "true";
defparam \p0|tick[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \p0|Add0~13 (
// Equation(s):
// \p0|Add0~13_sumout  = SUM(( \p0|tick [15] ) + ( GND ) + ( \p0|Add0~18  ))
// \p0|Add0~14  = CARRY(( \p0|tick [15] ) + ( GND ) + ( \p0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~13_sumout ),
	.cout(\p0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~13 .extended_lut = "off";
defparam \p0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \p0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N46
dffeas \p0|tick[15] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[15] .is_wysiwyg = "true";
defparam \p0|tick[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \p0|Add0~9 (
// Equation(s):
// \p0|Add0~9_sumout  = SUM(( \p0|tick [16] ) + ( GND ) + ( \p0|Add0~14  ))
// \p0|Add0~10  = CARRY(( \p0|tick [16] ) + ( GND ) + ( \p0|Add0~14  ))

	.dataa(gnd),
	.datab(!\p0|tick [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~9_sumout ),
	.cout(\p0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~9 .extended_lut = "off";
defparam \p0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N49
dffeas \p0|tick[16] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[16] .is_wysiwyg = "true";
defparam \p0|tick[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \p0|Add0~5 (
// Equation(s):
// \p0|Add0~5_sumout  = SUM(( \p0|tick [17] ) + ( GND ) + ( \p0|Add0~10  ))
// \p0|Add0~6  = CARRY(( \p0|tick [17] ) + ( GND ) + ( \p0|Add0~10  ))

	.dataa(!\p0|tick [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~5_sumout ),
	.cout(\p0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~5 .extended_lut = "off";
defparam \p0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \p0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \p0|tick[17] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[17] .is_wysiwyg = "true";
defparam \p0|tick[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N54
cyclonev_lcell_comb \p0|Add0~1 (
// Equation(s):
// \p0|Add0~1_sumout  = SUM(( \p0|tick [18] ) + ( GND ) + ( \p0|Add0~6  ))
// \p0|Add0~2  = CARRY(( \p0|tick [18] ) + ( GND ) + ( \p0|Add0~6  ))

	.dataa(gnd),
	.datab(!\p0|tick [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\p0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\p0|Add0~1_sumout ),
	.cout(\p0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \p0|Add0~1 .extended_lut = "off";
defparam \p0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \p0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N55
dffeas \p0|tick[18] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[18] .is_wysiwyg = "true";
defparam \p0|tick[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N58
dffeas \p0|tick[19] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[19] .is_wysiwyg = "true";
defparam \p0|tick[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N3
cyclonev_lcell_comb \p0|LessThan1~19 (
// Equation(s):
// \p0|LessThan1~19_combout  = ( \p0|LessThan0~2_combout  & ( !\p0|tick [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p0|tick [19]),
	.datae(gnd),
	.dataf(!\p0|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~19 .extended_lut = "off";
defparam \p0|LessThan1~19 .lut_mask = 64'h00000000FF00FF00;
defparam \p0|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N0
cyclonev_lcell_comb \h0|Add1~30 (
// Equation(s):
// \h0|Add1~30_cout  = CARRY(( \h0|oAngle [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\h0|oAngle [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\h0|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~30 .extended_lut = "off";
defparam \h0|Add1~30 .lut_mask = 64'h0000000000003333;
defparam \h0|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N3
cyclonev_lcell_comb \h0|Add1~25 (
// Equation(s):
// \h0|Add1~25_sumout  = SUM(( \h0|oAngle [1] ) + ( VCC ) + ( \h0|Add1~30_cout  ))
// \h0|Add1~26  = CARRY(( \h0|oAngle [1] ) + ( VCC ) + ( \h0|Add1~30_cout  ))

	.dataa(!\h0|oAngle [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~25_sumout ),
	.cout(\h0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~25 .extended_lut = "off";
defparam \h0|Add1~25 .lut_mask = 64'h0000000000005555;
defparam \h0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N12
cyclonev_lcell_comb \h0|Add1~9 (
// Equation(s):
// \h0|Add1~9_sumout  = SUM(( \h0|oAngle [4] ) + ( VCC ) + ( \h0|Add1~22  ))
// \h0|Add1~10  = CARRY(( \h0|oAngle [4] ) + ( VCC ) + ( \h0|Add1~22  ))

	.dataa(gnd),
	.datab(!\h0|oAngle [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~9_sumout ),
	.cout(\h0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~9 .extended_lut = "off";
defparam \h0|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \h0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N15
cyclonev_lcell_comb \h0|Add1~5 (
// Equation(s):
// \h0|Add1~5_sumout  = SUM(( \h0|oAngle [5] ) + ( VCC ) + ( \h0|Add1~10  ))
// \h0|Add1~6  = CARRY(( \h0|oAngle [5] ) + ( VCC ) + ( \h0|Add1~10  ))

	.dataa(!\h0|oAngle [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~5_sumout ),
	.cout(\h0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~5 .extended_lut = "off";
defparam \h0|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \h0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N29
dffeas \h0|oAngle[5] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[5] .is_wysiwyg = "true";
defparam \h0|oAngle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N18
cyclonev_lcell_comb \h0|Add1~17 (
// Equation(s):
// \h0|Add1~17_sumout  = SUM(( \h0|oAngle [6] ) + ( VCC ) + ( \h0|Add1~6  ))
// \h0|Add1~18  = CARRY(( \h0|oAngle [6] ) + ( VCC ) + ( \h0|Add1~6  ))

	.dataa(gnd),
	.datab(!\h0|oAngle [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~17_sumout ),
	.cout(\h0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~17 .extended_lut = "off";
defparam \h0|Add1~17 .lut_mask = 64'h0000000000003333;
defparam \h0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N56
dffeas \h0|oAngle[6] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[6] .is_wysiwyg = "true";
defparam \h0|oAngle[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N15
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\h0|oAngle [3] & ( (!\h0|oAngle [0] & (!\h0|oAngle [6] & !\h0|oAngle [1])) ) )

	.dataa(!\h0|oAngle [0]),
	.datab(!\h0|oAngle [6]),
	.datac(!\h0|oAngle [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\h0|oAngle [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N30
cyclonev_lcell_comb \h0|Add2~85 (
// Equation(s):
// \h0|Add2~85_sumout  = SUM(( !\h0|count [0] $ (\SW[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \h0|Add2~86  = CARRY(( !\h0|count [0] $ (\SW[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \h0|Add2~87  = SHARE((\SW[0]~input_o ) # (\h0|count [0]))

	.dataa(!\h0|count [0]),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add2~85_sumout ),
	.cout(\h0|Add2~86 ),
	.shareout(\h0|Add2~87 ));
// synopsys translate_off
defparam \h0|Add2~85 .extended_lut = "off";
defparam \h0|Add2~85 .lut_mask = 64'h0000777700009999;
defparam \h0|Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N31
dffeas \h0|count[0] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[0] .is_wysiwyg = "true";
defparam \h0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N33
cyclonev_lcell_comb \h0|Add2~81 (
// Equation(s):
// \h0|Add2~81_sumout  = SUM(( !\h0|count [1] $ (!\SW[1]~input_o ) ) + ( \h0|Add2~87  ) + ( \h0|Add2~86  ))
// \h0|Add2~82  = CARRY(( !\h0|count [1] $ (!\SW[1]~input_o ) ) + ( \h0|Add2~87  ) + ( \h0|Add2~86  ))
// \h0|Add2~83  = SHARE((\h0|count [1] & \SW[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h0|count [1]),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~86 ),
	.sharein(\h0|Add2~87 ),
	.combout(),
	.sumout(\h0|Add2~81_sumout ),
	.cout(\h0|Add2~82 ),
	.shareout(\h0|Add2~83 ));
// synopsys translate_off
defparam \h0|Add2~81 .extended_lut = "off";
defparam \h0|Add2~81 .lut_mask = 64'h0000000F00000FF0;
defparam \h0|Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N34
dffeas \h0|count[1] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[1] .is_wysiwyg = "true";
defparam \h0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N36
cyclonev_lcell_comb \h0|Add2~77 (
// Equation(s):
// \h0|Add2~77_sumout  = SUM(( \h0|count [2] ) + ( \h0|Add2~83  ) + ( \h0|Add2~82  ))
// \h0|Add2~78  = CARRY(( \h0|count [2] ) + ( \h0|Add2~83  ) + ( \h0|Add2~82  ))
// \h0|Add2~79  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~82 ),
	.sharein(\h0|Add2~83 ),
	.combout(),
	.sumout(\h0|Add2~77_sumout ),
	.cout(\h0|Add2~78 ),
	.shareout(\h0|Add2~79 ));
// synopsys translate_off
defparam \h0|Add2~77 .extended_lut = "off";
defparam \h0|Add2~77 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N37
dffeas \h0|count[2] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[2] .is_wysiwyg = "true";
defparam \h0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N39
cyclonev_lcell_comb \h0|Add2~73 (
// Equation(s):
// \h0|Add2~73_sumout  = SUM(( \h0|count [3] ) + ( \h0|Add2~79  ) + ( \h0|Add2~78  ))
// \h0|Add2~74  = CARRY(( \h0|count [3] ) + ( \h0|Add2~79  ) + ( \h0|Add2~78  ))
// \h0|Add2~75  = SHARE(GND)

	.dataa(!\h0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~78 ),
	.sharein(\h0|Add2~79 ),
	.combout(),
	.sumout(\h0|Add2~73_sumout ),
	.cout(\h0|Add2~74 ),
	.shareout(\h0|Add2~75 ));
// synopsys translate_off
defparam \h0|Add2~73 .extended_lut = "off";
defparam \h0|Add2~73 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N40
dffeas \h0|count[3] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[3] .is_wysiwyg = "true";
defparam \h0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N42
cyclonev_lcell_comb \h0|Add2~69 (
// Equation(s):
// \h0|Add2~69_sumout  = SUM(( \h0|count [4] ) + ( \h0|Add2~75  ) + ( \h0|Add2~74  ))
// \h0|Add2~70  = CARRY(( \h0|count [4] ) + ( \h0|Add2~75  ) + ( \h0|Add2~74  ))
// \h0|Add2~71  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~74 ),
	.sharein(\h0|Add2~75 ),
	.combout(),
	.sumout(\h0|Add2~69_sumout ),
	.cout(\h0|Add2~70 ),
	.shareout(\h0|Add2~71 ));
// synopsys translate_off
defparam \h0|Add2~69 .extended_lut = "off";
defparam \h0|Add2~69 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N43
dffeas \h0|count[4] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[4] .is_wysiwyg = "true";
defparam \h0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N45
cyclonev_lcell_comb \h0|Add2~65 (
// Equation(s):
// \h0|Add2~65_sumout  = SUM(( \h0|count [5] ) + ( \h0|Add2~71  ) + ( \h0|Add2~70  ))
// \h0|Add2~66  = CARRY(( \h0|count [5] ) + ( \h0|Add2~71  ) + ( \h0|Add2~70  ))
// \h0|Add2~67  = SHARE(GND)

	.dataa(!\h0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~70 ),
	.sharein(\h0|Add2~71 ),
	.combout(),
	.sumout(\h0|Add2~65_sumout ),
	.cout(\h0|Add2~66 ),
	.shareout(\h0|Add2~67 ));
// synopsys translate_off
defparam \h0|Add2~65 .extended_lut = "off";
defparam \h0|Add2~65 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N46
dffeas \h0|count[5] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[5] .is_wysiwyg = "true";
defparam \h0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N48
cyclonev_lcell_comb \h0|Add2~61 (
// Equation(s):
// \h0|Add2~61_sumout  = SUM(( \h0|count [6] ) + ( \h0|Add2~67  ) + ( \h0|Add2~66  ))
// \h0|Add2~62  = CARRY(( \h0|count [6] ) + ( \h0|Add2~67  ) + ( \h0|Add2~66  ))
// \h0|Add2~63  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~66 ),
	.sharein(\h0|Add2~67 ),
	.combout(),
	.sumout(\h0|Add2~61_sumout ),
	.cout(\h0|Add2~62 ),
	.shareout(\h0|Add2~63 ));
// synopsys translate_off
defparam \h0|Add2~61 .extended_lut = "off";
defparam \h0|Add2~61 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N49
dffeas \h0|count[6] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[6] .is_wysiwyg = "true";
defparam \h0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N51
cyclonev_lcell_comb \h0|Add2~57 (
// Equation(s):
// \h0|Add2~57_sumout  = SUM(( \h0|count [7] ) + ( \h0|Add2~63  ) + ( \h0|Add2~62  ))
// \h0|Add2~58  = CARRY(( \h0|count [7] ) + ( \h0|Add2~63  ) + ( \h0|Add2~62  ))
// \h0|Add2~59  = SHARE(GND)

	.dataa(!\h0|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~62 ),
	.sharein(\h0|Add2~63 ),
	.combout(),
	.sumout(\h0|Add2~57_sumout ),
	.cout(\h0|Add2~58 ),
	.shareout(\h0|Add2~59 ));
// synopsys translate_off
defparam \h0|Add2~57 .extended_lut = "off";
defparam \h0|Add2~57 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N52
dffeas \h0|count[7] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[7] .is_wysiwyg = "true";
defparam \h0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N54
cyclonev_lcell_comb \h0|Add2~53 (
// Equation(s):
// \h0|Add2~53_sumout  = SUM(( \h0|count [8] ) + ( \h0|Add2~59  ) + ( \h0|Add2~58  ))
// \h0|Add2~54  = CARRY(( \h0|count [8] ) + ( \h0|Add2~59  ) + ( \h0|Add2~58  ))
// \h0|Add2~55  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~58 ),
	.sharein(\h0|Add2~59 ),
	.combout(),
	.sumout(\h0|Add2~53_sumout ),
	.cout(\h0|Add2~54 ),
	.shareout(\h0|Add2~55 ));
// synopsys translate_off
defparam \h0|Add2~53 .extended_lut = "off";
defparam \h0|Add2~53 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N55
dffeas \h0|count[8] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[8] .is_wysiwyg = "true";
defparam \h0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N57
cyclonev_lcell_comb \h0|Add2~49 (
// Equation(s):
// \h0|Add2~49_sumout  = SUM(( \h0|count [9] ) + ( \h0|Add2~55  ) + ( \h0|Add2~54  ))
// \h0|Add2~50  = CARRY(( \h0|count [9] ) + ( \h0|Add2~55  ) + ( \h0|Add2~54  ))
// \h0|Add2~51  = SHARE(GND)

	.dataa(!\h0|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~54 ),
	.sharein(\h0|Add2~55 ),
	.combout(),
	.sumout(\h0|Add2~49_sumout ),
	.cout(\h0|Add2~50 ),
	.shareout(\h0|Add2~51 ));
// synopsys translate_off
defparam \h0|Add2~49 .extended_lut = "off";
defparam \h0|Add2~49 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y7_N58
dffeas \h0|count[9] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[9] .is_wysiwyg = "true";
defparam \h0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N0
cyclonev_lcell_comb \h0|Add2~45 (
// Equation(s):
// \h0|Add2~45_sumout  = SUM(( \h0|count [10] ) + ( \h0|Add2~51  ) + ( \h0|Add2~50  ))
// \h0|Add2~46  = CARRY(( \h0|count [10] ) + ( \h0|Add2~51  ) + ( \h0|Add2~50  ))
// \h0|Add2~47  = SHARE(GND)

	.dataa(!\h0|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~50 ),
	.sharein(\h0|Add2~51 ),
	.combout(),
	.sumout(\h0|Add2~45_sumout ),
	.cout(\h0|Add2~46 ),
	.shareout(\h0|Add2~47 ));
// synopsys translate_off
defparam \h0|Add2~45 .extended_lut = "off";
defparam \h0|Add2~45 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N1
dffeas \h0|count[10] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[10] .is_wysiwyg = "true";
defparam \h0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N3
cyclonev_lcell_comb \h0|Add2~41 (
// Equation(s):
// \h0|Add2~41_sumout  = SUM(( \h0|count [11] ) + ( \h0|Add2~47  ) + ( \h0|Add2~46  ))
// \h0|Add2~42  = CARRY(( \h0|count [11] ) + ( \h0|Add2~47  ) + ( \h0|Add2~46  ))
// \h0|Add2~43  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~46 ),
	.sharein(\h0|Add2~47 ),
	.combout(),
	.sumout(\h0|Add2~41_sumout ),
	.cout(\h0|Add2~42 ),
	.shareout(\h0|Add2~43 ));
// synopsys translate_off
defparam \h0|Add2~41 .extended_lut = "off";
defparam \h0|Add2~41 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N4
dffeas \h0|count[11] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[11] .is_wysiwyg = "true";
defparam \h0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N6
cyclonev_lcell_comb \h0|Add2~37 (
// Equation(s):
// \h0|Add2~37_sumout  = SUM(( \h0|count [12] ) + ( \h0|Add2~43  ) + ( \h0|Add2~42  ))
// \h0|Add2~38  = CARRY(( \h0|count [12] ) + ( \h0|Add2~43  ) + ( \h0|Add2~42  ))
// \h0|Add2~39  = SHARE(GND)

	.dataa(!\h0|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~42 ),
	.sharein(\h0|Add2~43 ),
	.combout(),
	.sumout(\h0|Add2~37_sumout ),
	.cout(\h0|Add2~38 ),
	.shareout(\h0|Add2~39 ));
// synopsys translate_off
defparam \h0|Add2~37 .extended_lut = "off";
defparam \h0|Add2~37 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N7
dffeas \h0|count[12] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[12] .is_wysiwyg = "true";
defparam \h0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N9
cyclonev_lcell_comb \h0|Add2~33 (
// Equation(s):
// \h0|Add2~33_sumout  = SUM(( \h0|count [13] ) + ( \h0|Add2~39  ) + ( \h0|Add2~38  ))
// \h0|Add2~34  = CARRY(( \h0|count [13] ) + ( \h0|Add2~39  ) + ( \h0|Add2~38  ))
// \h0|Add2~35  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~38 ),
	.sharein(\h0|Add2~39 ),
	.combout(),
	.sumout(\h0|Add2~33_sumout ),
	.cout(\h0|Add2~34 ),
	.shareout(\h0|Add2~35 ));
// synopsys translate_off
defparam \h0|Add2~33 .extended_lut = "off";
defparam \h0|Add2~33 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N10
dffeas \h0|count[13] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[13] .is_wysiwyg = "true";
defparam \h0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N12
cyclonev_lcell_comb \h0|Add2~29 (
// Equation(s):
// \h0|Add2~29_sumout  = SUM(( \h0|count [14] ) + ( \h0|Add2~35  ) + ( \h0|Add2~34  ))
// \h0|Add2~30  = CARRY(( \h0|count [14] ) + ( \h0|Add2~35  ) + ( \h0|Add2~34  ))
// \h0|Add2~31  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~34 ),
	.sharein(\h0|Add2~35 ),
	.combout(),
	.sumout(\h0|Add2~29_sumout ),
	.cout(\h0|Add2~30 ),
	.shareout(\h0|Add2~31 ));
// synopsys translate_off
defparam \h0|Add2~29 .extended_lut = "off";
defparam \h0|Add2~29 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N13
dffeas \h0|count[14] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[14] .is_wysiwyg = "true";
defparam \h0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N15
cyclonev_lcell_comb \h0|Add2~25 (
// Equation(s):
// \h0|Add2~25_sumout  = SUM(( \h0|count [15] ) + ( \h0|Add2~31  ) + ( \h0|Add2~30  ))
// \h0|Add2~26  = CARRY(( \h0|count [15] ) + ( \h0|Add2~31  ) + ( \h0|Add2~30  ))
// \h0|Add2~27  = SHARE(GND)

	.dataa(!\h0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~30 ),
	.sharein(\h0|Add2~31 ),
	.combout(),
	.sumout(\h0|Add2~25_sumout ),
	.cout(\h0|Add2~26 ),
	.shareout(\h0|Add2~27 ));
// synopsys translate_off
defparam \h0|Add2~25 .extended_lut = "off";
defparam \h0|Add2~25 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N16
dffeas \h0|count[15] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[15] .is_wysiwyg = "true";
defparam \h0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N18
cyclonev_lcell_comb \h0|Add2~21 (
// Equation(s):
// \h0|Add2~21_sumout  = SUM(( \h0|count [16] ) + ( \h0|Add2~27  ) + ( \h0|Add2~26  ))
// \h0|Add2~22  = CARRY(( \h0|count [16] ) + ( \h0|Add2~27  ) + ( \h0|Add2~26  ))
// \h0|Add2~23  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~26 ),
	.sharein(\h0|Add2~27 ),
	.combout(),
	.sumout(\h0|Add2~21_sumout ),
	.cout(\h0|Add2~22 ),
	.shareout(\h0|Add2~23 ));
// synopsys translate_off
defparam \h0|Add2~21 .extended_lut = "off";
defparam \h0|Add2~21 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N19
dffeas \h0|count[16] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[16] .is_wysiwyg = "true";
defparam \h0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N21
cyclonev_lcell_comb \h0|Add2~17 (
// Equation(s):
// \h0|Add2~17_sumout  = SUM(( \h0|count [17] ) + ( \h0|Add2~23  ) + ( \h0|Add2~22  ))
// \h0|Add2~18  = CARRY(( \h0|count [17] ) + ( \h0|Add2~23  ) + ( \h0|Add2~22  ))
// \h0|Add2~19  = SHARE(GND)

	.dataa(!\h0|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~22 ),
	.sharein(\h0|Add2~23 ),
	.combout(),
	.sumout(\h0|Add2~17_sumout ),
	.cout(\h0|Add2~18 ),
	.shareout(\h0|Add2~19 ));
// synopsys translate_off
defparam \h0|Add2~17 .extended_lut = "off";
defparam \h0|Add2~17 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N22
dffeas \h0|count[17] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[17] .is_wysiwyg = "true";
defparam \h0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N24
cyclonev_lcell_comb \h0|Add2~13 (
// Equation(s):
// \h0|Add2~13_sumout  = SUM(( \h0|count [18] ) + ( \h0|Add2~19  ) + ( \h0|Add2~18  ))
// \h0|Add2~14  = CARRY(( \h0|count [18] ) + ( \h0|Add2~19  ) + ( \h0|Add2~18  ))
// \h0|Add2~15  = SHARE(GND)

	.dataa(gnd),
	.datab(!\h0|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~18 ),
	.sharein(\h0|Add2~19 ),
	.combout(),
	.sumout(\h0|Add2~13_sumout ),
	.cout(\h0|Add2~14 ),
	.shareout(\h0|Add2~15 ));
// synopsys translate_off
defparam \h0|Add2~13 .extended_lut = "off";
defparam \h0|Add2~13 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N25
dffeas \h0|count[18] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[18] .is_wysiwyg = "true";
defparam \h0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N27
cyclonev_lcell_comb \h0|Add2~9 (
// Equation(s):
// \h0|Add2~9_sumout  = SUM(( \h0|count [19] ) + ( \h0|Add2~15  ) + ( \h0|Add2~14  ))
// \h0|Add2~10  = CARRY(( \h0|count [19] ) + ( \h0|Add2~15  ) + ( \h0|Add2~14  ))
// \h0|Add2~11  = SHARE(GND)

	.dataa(!\h0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~14 ),
	.sharein(\h0|Add2~15 ),
	.combout(),
	.sumout(\h0|Add2~9_sumout ),
	.cout(\h0|Add2~10 ),
	.shareout(\h0|Add2~11 ));
// synopsys translate_off
defparam \h0|Add2~9 .extended_lut = "off";
defparam \h0|Add2~9 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N28
dffeas \h0|count[19] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[19] .is_wysiwyg = "true";
defparam \h0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N30
cyclonev_lcell_comb \h0|Add2~5 (
// Equation(s):
// \h0|Add2~5_sumout  = SUM(( \h0|count [20] ) + ( \h0|Add2~11  ) + ( \h0|Add2~10  ))
// \h0|Add2~6  = CARRY(( \h0|count [20] ) + ( \h0|Add2~11  ) + ( \h0|Add2~10  ))
// \h0|Add2~7  = SHARE(GND)

	.dataa(!\h0|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~10 ),
	.sharein(\h0|Add2~11 ),
	.combout(),
	.sumout(\h0|Add2~5_sumout ),
	.cout(\h0|Add2~6 ),
	.shareout(\h0|Add2~7 ));
// synopsys translate_off
defparam \h0|Add2~5 .extended_lut = "off";
defparam \h0|Add2~5 .lut_mask = 64'h0000000000005555;
defparam \h0|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N31
dffeas \h0|count[20] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[20] .is_wysiwyg = "true";
defparam \h0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N33
cyclonev_lcell_comb \h0|Add2~1 (
// Equation(s):
// \h0|Add2~1_sumout  = SUM(( \h0|count [21] ) + ( \h0|Add2~7  ) + ( \h0|Add2~6  ))

	.dataa(gnd),
	.datab(!\h0|count [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add2~6 ),
	.sharein(\h0|Add2~7 ),
	.combout(),
	.sumout(\h0|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Add2~1 .extended_lut = "off";
defparam \h0|Add2~1 .lut_mask = 64'h0000000000003333;
defparam \h0|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X88_Y6_N35
dffeas \h0|count[21] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\h0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h0|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|count[21] .is_wysiwyg = "true";
defparam \h0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N6
cyclonev_lcell_comb \h0|always0~0 (
// Equation(s):
// \h0|always0~0_combout  = ( \h0|count [21] & ( (!\Equal0~0_combout ) # (!\Equal1~0_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Equal1~0_combout ),
	.datad(gnd),
	.datae(!\h0|count [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|always0~0 .extended_lut = "off";
defparam \h0|always0~0 .lut_mask = 64'h0000FAFA0000FAFA;
defparam \h0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N26
dffeas \h0|oAngle[1] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[1] .is_wysiwyg = "true";
defparam \h0|oAngle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N6
cyclonev_lcell_comb \h0|Add1~13 (
// Equation(s):
// \h0|Add1~13_sumout  = SUM(( \h0|oAngle [2] ) + ( VCC ) + ( \h0|Add1~26  ))
// \h0|Add1~14  = CARRY(( \h0|oAngle [2] ) + ( VCC ) + ( \h0|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h0|oAngle [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~13_sumout ),
	.cout(\h0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~13 .extended_lut = "off";
defparam \h0|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \h0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N35
dffeas \h0|oAngle[2] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[2] .is_wysiwyg = "true";
defparam \h0|oAngle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N9
cyclonev_lcell_comb \h0|Add1~21 (
// Equation(s):
// \h0|Add1~21_sumout  = SUM(( \h0|oAngle [3] ) + ( VCC ) + ( \h0|Add1~14  ))
// \h0|Add1~22  = CARRY(( \h0|oAngle [3] ) + ( VCC ) + ( \h0|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h0|oAngle [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~21_sumout ),
	.cout(\h0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~21 .extended_lut = "off";
defparam \h0|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \h0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N32
dffeas \h0|oAngle[3] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[3] .is_wysiwyg = "true";
defparam \h0|oAngle[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N47
dffeas \h0|oAngle[4] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[4] .is_wysiwyg = "true";
defparam \h0|oAngle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N21
cyclonev_lcell_comb \h0|Add1~1 (
// Equation(s):
// \h0|Add1~1_sumout  = SUM(( \h0|oAngle [7] ) + ( VCC ) + ( \h0|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h0|oAngle [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\h0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\h0|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Add1~1 .extended_lut = "off";
defparam \h0|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \h0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N59
dffeas \h0|oAngle[7] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[7] .is_wysiwyg = "true";
defparam \h0|oAngle[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !\h0|oAngle [5] & ( !\h0|oAngle [2] & ( (!\h0|oAngle [4] & !\h0|oAngle [7]) ) ) )

	.dataa(gnd),
	.datab(!\h0|oAngle [4]),
	.datac(!\h0|oAngle [7]),
	.datad(gnd),
	.datae(!\h0|oAngle [5]),
	.dataf(!\h0|oAngle [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hC0C0000000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N15
cyclonev_lcell_comb \h0|oAngle[0]~0 (
// Equation(s):
// \h0|oAngle[0]~0_combout  = ( \h0|count [21] & ( \Equal0~0_combout  & ( !\Equal1~0_combout  $ (\h0|oAngle [0]) ) ) ) # ( !\h0|count [21] & ( \Equal0~0_combout  & ( \h0|oAngle [0] ) ) ) # ( \h0|count [21] & ( !\Equal0~0_combout  & ( !\h0|oAngle [0] ) ) ) # 
// ( !\h0|count [21] & ( !\Equal0~0_combout  & ( \h0|oAngle [0] ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(gnd),
	.datac(!\h0|oAngle [0]),
	.datad(gnd),
	.datae(!\h0|count [21]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|oAngle[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|oAngle[0]~0 .extended_lut = "off";
defparam \h0|oAngle[0]~0 .lut_mask = 64'h0F0FF0F00F0FA5A5;
defparam \h0|oAngle[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N41
dffeas \h0|oAngle[0] (
	.clk(!\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\h0|oAngle[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h0|oAngle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \h0|oAngle[0] .is_wysiwyg = "true";
defparam \h0|oAngle[0] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\h0|oAngle [7],\h0|oAngle [6],\h0|oAngle [5],\h0|oAngle [4],\h0|oAngle [3],\h0|oAngle [2],\h0|oAngle [1],\h0|oAngle [0]}),
	.ay({vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~mac .accumulate_clock = "none";
defparam \Mult0~mac .ax_clock = "none";
defparam \Mult0~mac .ax_width = 8;
defparam \Mult0~mac .ay_scan_in_clock = "none";
defparam \Mult0~mac .ay_scan_in_width = 10;
defparam \Mult0~mac .ay_use_scan_in = "false";
defparam \Mult0~mac .az_clock = "none";
defparam \Mult0~mac .bx_clock = "none";
defparam \Mult0~mac .by_clock = "none";
defparam \Mult0~mac .by_use_scan_in = "false";
defparam \Mult0~mac .bz_clock = "none";
defparam \Mult0~mac .coef_a_0 = 0;
defparam \Mult0~mac .coef_a_1 = 0;
defparam \Mult0~mac .coef_a_2 = 0;
defparam \Mult0~mac .coef_a_3 = 0;
defparam \Mult0~mac .coef_a_4 = 0;
defparam \Mult0~mac .coef_a_5 = 0;
defparam \Mult0~mac .coef_a_6 = 0;
defparam \Mult0~mac .coef_a_7 = 0;
defparam \Mult0~mac .coef_b_0 = 0;
defparam \Mult0~mac .coef_b_1 = 0;
defparam \Mult0~mac .coef_b_2 = 0;
defparam \Mult0~mac .coef_b_3 = 0;
defparam \Mult0~mac .coef_b_4 = 0;
defparam \Mult0~mac .coef_b_5 = 0;
defparam \Mult0~mac .coef_b_6 = 0;
defparam \Mult0~mac .coef_b_7 = 0;
defparam \Mult0~mac .coef_sel_a_clock = "none";
defparam \Mult0~mac .coef_sel_b_clock = "none";
defparam \Mult0~mac .delay_scan_out_ay = "false";
defparam \Mult0~mac .delay_scan_out_by = "false";
defparam \Mult0~mac .enable_double_accum = "false";
defparam \Mult0~mac .load_const_clock = "none";
defparam \Mult0~mac .load_const_value = 0;
defparam \Mult0~mac .mode_sub_location = 0;
defparam \Mult0~mac .negate_clock = "none";
defparam \Mult0~mac .operand_source_max = "input";
defparam \Mult0~mac .operand_source_may = "input";
defparam \Mult0~mac .operand_source_mbx = "input";
defparam \Mult0~mac .operand_source_mby = "input";
defparam \Mult0~mac .operation_mode = "m18x18_full";
defparam \Mult0~mac .output_clock = "none";
defparam \Mult0~mac .preadder_subtract_a = "false";
defparam \Mult0~mac .preadder_subtract_b = "false";
defparam \Mult0~mac .result_a_width = 64;
defparam \Mult0~mac .signed_max = "false";
defparam \Mult0~mac .signed_may = "false";
defparam \Mult0~mac .signed_mbx = "false";
defparam \Mult0~mac .signed_mby = "false";
defparam \Mult0~mac .sub_clock = "none";
defparam \Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N0
cyclonev_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_cout  = CARRY(( \Mult0~8  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~8 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~62_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~62 .extended_lut = "off";
defparam \Add0~62 .lut_mask = 64'h00000000000000FF;
defparam \Add0~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N3
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \Mult0~9  ) + ( GND ) + ( \Add0~62_cout  ))
// \Add0~34  = CARRY(( \Mult0~9  ) + ( GND ) + ( \Add0~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N6
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \Mult0~10  ) + ( VCC ) + ( \Add0~34  ))
// \Add0~46  = CARRY(( \Mult0~10  ) + ( VCC ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N9
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \Mult0~11  ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( \Mult0~11  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N12
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \Mult0~12  ) + ( VCC ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( \Mult0~12  ) + ( VCC ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N15
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \Mult0~13  ) + ( VCC ) + ( \Add0~38  ))
// \Add0~58  = CARRY(( \Mult0~13  ) + ( VCC ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N18
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \Mult0~14  ) + ( GND ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( \Mult0~14  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N21
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \Mult0~15  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \Mult0~15  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N24
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \Mult0~16  ) + ( GND ) + ( \Add0~50  ))
// \Add0~30  = CARRY(( \Mult0~16  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N27
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \Mult0~17  ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( \Mult0~17  ) + ( GND ) + ( \Add0~30  ))

	.dataa(!\Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N30
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \Mult0~18  ) + ( VCC ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( \Mult0~18  ) + ( VCC ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N33
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \Mult0~19  ) + ( VCC ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( \Mult0~19  ) + ( VCC ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N36
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \Mult0~20  ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \Mult0~20  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N39
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \Mult0~21  ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \Mult0~21  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N42
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \Mult0~22  ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \Mult0~22  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\Mult0~22 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N45
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N18
cyclonev_lcell_comb \p0|LessThan1~18 (
// Equation(s):
// \p0|LessThan1~18_combout  = ( \Add0~1_sumout  & ( \Add0~9_sumout  & ( (!\p0|tick [18]) # ((!\Add0~5_sumout  & (!\p0|tick [16] & !\p0|tick[17]~DUPLICATE_q )) # (\Add0~5_sumout  & ((!\p0|tick [16]) # (!\p0|tick[17]~DUPLICATE_q )))) ) ) ) # ( !\Add0~1_sumout 
//  & ( \Add0~9_sumout  & ( (!\p0|tick [18] & ((!\Add0~5_sumout  & (!\p0|tick [16] & !\p0|tick[17]~DUPLICATE_q )) # (\Add0~5_sumout  & ((!\p0|tick [16]) # (!\p0|tick[17]~DUPLICATE_q ))))) ) ) ) # ( \Add0~1_sumout  & ( !\Add0~9_sumout  & ( (!\p0|tick [18]) # 
// ((\Add0~5_sumout  & !\p0|tick[17]~DUPLICATE_q )) ) ) ) # ( !\Add0~1_sumout  & ( !\Add0~9_sumout  & ( (\Add0~5_sumout  & (!\p0|tick [18] & !\p0|tick[17]~DUPLICATE_q )) ) ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\p0|tick [16]),
	.datac(!\p0|tick [18]),
	.datad(!\p0|tick[17]~DUPLICATE_q ),
	.datae(!\Add0~1_sumout ),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~18 .extended_lut = "off";
defparam \p0|LessThan1~18 .lut_mask = 64'h5000F5F0D040FDF4;
defparam \p0|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N48
cyclonev_lcell_comb \p0|LessThan1~10 (
// Equation(s):
// \p0|LessThan1~10_combout  = ( \Add0~37_sumout  & ( \Add0~41_sumout  & ( (!\p0|tick[7]~DUPLICATE_q ) # ((!\p0|tick [6]) # ((!\p0|tick [5] & \Add0~45_sumout ))) ) ) ) # ( !\Add0~37_sumout  & ( \Add0~41_sumout  & ( (!\p0|tick[7]~DUPLICATE_q  & ((!\p0|tick 
// [6]) # ((!\p0|tick [5] & \Add0~45_sumout )))) ) ) ) # ( \Add0~37_sumout  & ( !\Add0~41_sumout  & ( (!\p0|tick[7]~DUPLICATE_q ) # ((!\p0|tick [5] & (\Add0~45_sumout  & !\p0|tick [6]))) ) ) ) # ( !\Add0~37_sumout  & ( !\Add0~41_sumout  & ( 
// (!\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [5] & (\Add0~45_sumout  & !\p0|tick [6]))) ) ) )

	.dataa(!\p0|tick[7]~DUPLICATE_q ),
	.datab(!\p0|tick [5]),
	.datac(!\Add0~45_sumout ),
	.datad(!\p0|tick [6]),
	.datae(!\Add0~37_sumout ),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~10 .extended_lut = "off";
defparam \p0|LessThan1~10 .lut_mask = 64'h0800AEAAAA08FFAE;
defparam \p0|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N39
cyclonev_lcell_comb \p0|LessThan1~3 (
// Equation(s):
// \p0|LessThan1~3_combout  = ( \Add0~21_sumout  & ( \Add0~17_sumout  & ( (\p0|tick [13] & (\p0|tick [14] & (!\Add0~25_sumout  $ (\p0|tick [12])))) ) ) ) # ( !\Add0~21_sumout  & ( \Add0~17_sumout  & ( (!\p0|tick [13] & (\p0|tick [14] & (!\Add0~25_sumout  $ 
// (\p0|tick [12])))) ) ) ) # ( \Add0~21_sumout  & ( !\Add0~17_sumout  & ( (\p0|tick [13] & (!\p0|tick [14] & (!\Add0~25_sumout  $ (\p0|tick [12])))) ) ) ) # ( !\Add0~21_sumout  & ( !\Add0~17_sumout  & ( (!\p0|tick [13] & (!\p0|tick [14] & (!\Add0~25_sumout  
// $ (\p0|tick [12])))) ) ) )

	.dataa(!\p0|tick [13]),
	.datab(!\Add0~25_sumout ),
	.datac(!\p0|tick [14]),
	.datad(!\p0|tick [12]),
	.datae(!\Add0~21_sumout ),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~3 .extended_lut = "off";
defparam \p0|LessThan1~3 .lut_mask = 64'h8020401008020401;
defparam \p0|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N36
cyclonev_lcell_comb \p0|LessThan1~11 (
// Equation(s):
// \p0|LessThan1~11_combout  = ( \Add0~53_sumout  & ( \Add0~49_sumout  & ( (\p0|tick [9] & (\p0|tick [10] & (!\Add0~57_sumout  $ (\p0|tick [8])))) ) ) ) # ( !\Add0~53_sumout  & ( \Add0~49_sumout  & ( (!\p0|tick [9] & (\p0|tick [10] & (!\Add0~57_sumout  $ 
// (\p0|tick [8])))) ) ) ) # ( \Add0~53_sumout  & ( !\Add0~49_sumout  & ( (\p0|tick [9] & (!\p0|tick [10] & (!\Add0~57_sumout  $ (\p0|tick [8])))) ) ) ) # ( !\Add0~53_sumout  & ( !\Add0~49_sumout  & ( (!\p0|tick [9] & (!\p0|tick [10] & (!\Add0~57_sumout  $ 
// (\p0|tick [8])))) ) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\p0|tick [9]),
	.datac(!\p0|tick [10]),
	.datad(!\p0|tick [8]),
	.datae(!\Add0~53_sumout ),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~11 .extended_lut = "off";
defparam \p0|LessThan1~11 .lut_mask = 64'h8040201008040201;
defparam \p0|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N13
dffeas \p0|tick[4] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[4] .is_wysiwyg = "true";
defparam \p0|tick[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N4
dffeas \p0|tick[1] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[1] .is_wysiwyg = "true";
defparam \p0|tick[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N9
cyclonev_lcell_comb \p0|LessThan1~5 (
// Equation(s):
// \p0|LessThan1~5_combout  = ( PwmAngle_1[1] & ( (!\p0|tick [1]) # ((!\p0|tick [0] & PwmAngle_1[0])) ) ) # ( !PwmAngle_1[1] & ( (!\p0|tick [1] & (!\p0|tick [0] & PwmAngle_1[0])) ) )

	.dataa(!\p0|tick [1]),
	.datab(gnd),
	.datac(!\p0|tick [0]),
	.datad(!PwmAngle_1[0]),
	.datae(gnd),
	.dataf(!PwmAngle_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~5 .extended_lut = "off";
defparam \p0|LessThan1~5 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \p0|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N10
dffeas \p0|tick[3] (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p0|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|tick [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p0|tick[3] .is_wysiwyg = "true";
defparam \p0|tick[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N42
cyclonev_lcell_comb \p0|LessThan1~6 (
// Equation(s):
// \p0|LessThan1~6_combout  = ( PwmAngle_1[2] & ( \Mult0~8  & ( (!\p0|tick [3] & \p0|tick [2]) ) ) ) # ( !PwmAngle_1[2] & ( \Mult0~8  & ( (!\p0|tick [3] & !\p0|tick [2]) ) ) ) # ( PwmAngle_1[2] & ( !\Mult0~8  & ( (\p0|tick [3] & \p0|tick [2]) ) ) ) # ( 
// !PwmAngle_1[2] & ( !\Mult0~8  & ( (\p0|tick [3] & !\p0|tick [2]) ) ) )

	.dataa(!\p0|tick [3]),
	.datab(gnd),
	.datac(!\p0|tick [2]),
	.datad(gnd),
	.datae(!PwmAngle_1[2]),
	.dataf(!\Mult0~8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~6 .extended_lut = "off";
defparam \p0|LessThan1~6 .lut_mask = 64'h50500505A0A00A0A;
defparam \p0|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N0
cyclonev_lcell_comb \p0|LessThan1~8 (
// Equation(s):
// \p0|LessThan1~8_combout  = ( \Add0~37_sumout  & ( \Add0~41_sumout  & ( (\p0|tick[7]~DUPLICATE_q  & (\p0|tick [6] & (!\p0|tick [5] $ (\Add0~45_sumout )))) ) ) ) # ( !\Add0~37_sumout  & ( \Add0~41_sumout  & ( (!\p0|tick[7]~DUPLICATE_q  & (\p0|tick [6] & 
// (!\p0|tick [5] $ (\Add0~45_sumout )))) ) ) ) # ( \Add0~37_sumout  & ( !\Add0~41_sumout  & ( (\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [6] & (!\p0|tick [5] $ (\Add0~45_sumout )))) ) ) ) # ( !\Add0~37_sumout  & ( !\Add0~41_sumout  & ( (!\p0|tick[7]~DUPLICATE_q 
//  & (!\p0|tick [6] & (!\p0|tick [5] $ (\Add0~45_sumout )))) ) ) )

	.dataa(!\p0|tick[7]~DUPLICATE_q ),
	.datab(!\p0|tick [5]),
	.datac(!\Add0~45_sumout ),
	.datad(!\p0|tick [6]),
	.datae(!\Add0~37_sumout ),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~8 .extended_lut = "off";
defparam \p0|LessThan1~8 .lut_mask = 64'h8200410000820041;
defparam \p0|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N39
cyclonev_lcell_comb \p0|LessThan1~7 (
// Equation(s):
// \p0|LessThan1~7_combout  = ( PwmAngle_1[2] & ( \Mult0~8  & ( (!\p0|tick [3] & !\p0|tick [2]) ) ) ) # ( PwmAngle_1[2] & ( !\Mult0~8  & ( (!\p0|tick [3]) # (!\p0|tick [2]) ) ) ) # ( !PwmAngle_1[2] & ( !\Mult0~8  & ( !\p0|tick [3] ) ) )

	.dataa(!\p0|tick [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p0|tick [2]),
	.datae(!PwmAngle_1[2]),
	.dataf(!\Mult0~8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~7 .extended_lut = "off";
defparam \p0|LessThan1~7 .lut_mask = 64'hAAAAFFAA0000AA00;
defparam \p0|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N33
cyclonev_lcell_comb \p0|LessThan1~9 (
// Equation(s):
// \p0|LessThan1~9_combout  = ( \p0|LessThan1~7_combout  & ( \Add0~33_sumout  & ( \p0|LessThan1~8_combout  ) ) ) # ( !\p0|LessThan1~7_combout  & ( \Add0~33_sumout  & ( (\p0|LessThan1~8_combout  & ((!\p0|tick [4]) # ((\p0|LessThan1~5_combout  & 
// \p0|LessThan1~6_combout )))) ) ) ) # ( \p0|LessThan1~7_combout  & ( !\Add0~33_sumout  & ( (!\p0|tick [4] & \p0|LessThan1~8_combout ) ) ) ) # ( !\p0|LessThan1~7_combout  & ( !\Add0~33_sumout  & ( (!\p0|tick [4] & (\p0|LessThan1~5_combout  & 
// (\p0|LessThan1~6_combout  & \p0|LessThan1~8_combout ))) ) ) )

	.dataa(!\p0|tick [4]),
	.datab(!\p0|LessThan1~5_combout ),
	.datac(!\p0|LessThan1~6_combout ),
	.datad(!\p0|LessThan1~8_combout ),
	.datae(!\p0|LessThan1~7_combout ),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~9 .extended_lut = "off";
defparam \p0|LessThan1~9 .lut_mask = 64'h000200AA00AB00FF;
defparam \p0|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N36
cyclonev_lcell_comb \p0|LessThan1~4 (
// Equation(s):
// \p0|LessThan1~4_combout  = ( !\p0|tick [11] & ( \Add0~29_sumout  ) ) # ( \p0|tick [11] & ( !\Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p0|tick [11]),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~4 .extended_lut = "off";
defparam \p0|LessThan1~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \p0|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N30
cyclonev_lcell_comb \p0|LessThan1~12 (
// Equation(s):
// \p0|LessThan1~12_combout  = ( \Add0~53_sumout  & ( \Add0~49_sumout  & ( (!\p0|tick [9]) # ((!\p0|tick [10]) # ((\Add0~57_sumout  & !\p0|tick [8]))) ) ) ) # ( !\Add0~53_sumout  & ( \Add0~49_sumout  & ( (!\p0|tick [10]) # ((\Add0~57_sumout  & (!\p0|tick [9] 
// & !\p0|tick [8]))) ) ) ) # ( \Add0~53_sumout  & ( !\Add0~49_sumout  & ( (!\p0|tick [10] & ((!\p0|tick [9]) # ((\Add0~57_sumout  & !\p0|tick [8])))) ) ) ) # ( !\Add0~53_sumout  & ( !\Add0~49_sumout  & ( (\Add0~57_sumout  & (!\p0|tick [9] & (!\p0|tick [10] 
// & !\p0|tick [8]))) ) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\p0|tick [9]),
	.datac(!\p0|tick [10]),
	.datad(!\p0|tick [8]),
	.datae(!\Add0~53_sumout ),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~12 .extended_lut = "off";
defparam \p0|LessThan1~12 .lut_mask = 64'h4000D0C0F4F0FDFC;
defparam \p0|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N57
cyclonev_lcell_comb \p0|LessThan1~13 (
// Equation(s):
// \p0|LessThan1~13_combout  = ( !\p0|LessThan1~4_combout  & ( \p0|LessThan1~12_combout  & ( \p0|LessThan1~3_combout  ) ) ) # ( !\p0|LessThan1~4_combout  & ( !\p0|LessThan1~12_combout  & ( (\p0|LessThan1~3_combout  & (\p0|LessThan1~11_combout  & 
// ((\p0|LessThan1~9_combout ) # (\p0|LessThan1~10_combout )))) ) ) )

	.dataa(!\p0|LessThan1~10_combout ),
	.datab(!\p0|LessThan1~3_combout ),
	.datac(!\p0|LessThan1~11_combout ),
	.datad(!\p0|LessThan1~9_combout ),
	.datae(!\p0|LessThan1~4_combout ),
	.dataf(!\p0|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~13 .extended_lut = "off";
defparam \p0|LessThan1~13 .lut_mask = 64'h0103000033330000;
defparam \p0|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N24
cyclonev_lcell_comb \p0|LessThan1~0 (
// Equation(s):
// \p0|LessThan1~0_combout  = ( !\p0|tick [16] & ( \Add0~9_sumout  ) ) # ( \p0|tick [16] & ( !\Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p0|tick [16]),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~0 .extended_lut = "off";
defparam \p0|LessThan1~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \p0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N18
cyclonev_lcell_comb \p0|LessThan1~1 (
// Equation(s):
// \p0|LessThan1~1_combout  = ( \Add0~13_sumout  & ( !\p0|tick [15] ) )

	.dataa(gnd),
	.datab(!\p0|tick [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~1 .extended_lut = "off";
defparam \p0|LessThan1~1 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \p0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N45
cyclonev_lcell_comb \p0|LessThan1~2 (
// Equation(s):
// \p0|LessThan1~2_combout  = ( \Add0~5_sumout  & ( \p0|LessThan1~1_combout  & ( (\p0|tick[17]~DUPLICATE_q  & (!\p0|LessThan1~0_combout  & (!\p0|tick [18] $ (\Add0~1_sumout )))) ) ) ) # ( !\Add0~5_sumout  & ( \p0|LessThan1~1_combout  & ( 
// (!\p0|tick[17]~DUPLICATE_q  & (!\p0|LessThan1~0_combout  & (!\p0|tick [18] $ (\Add0~1_sumout )))) ) ) )

	.dataa(!\p0|tick [18]),
	.datab(!\Add0~1_sumout ),
	.datac(!\p0|tick[17]~DUPLICATE_q ),
	.datad(!\p0|LessThan1~0_combout ),
	.datae(!\Add0~5_sumout ),
	.dataf(!\p0|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~2 .extended_lut = "off";
defparam \p0|LessThan1~2 .lut_mask = 64'h0000000090000900;
defparam \p0|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N45
cyclonev_lcell_comb \p0|LessThan1~16 (
// Equation(s):
// \p0|LessThan1~16_combout  = ( \Add0~13_sumout  & ( !\p0|tick [15] ) ) # ( !\Add0~13_sumout  & ( \p0|tick [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [15]),
	.datad(gnd),
	.datae(!\Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~16 .extended_lut = "off";
defparam \p0|LessThan1~16 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \p0|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N15
cyclonev_lcell_comb \p0|LessThan1~17 (
// Equation(s):
// \p0|LessThan1~17_combout  = ( \Add0~5_sumout  & ( !\p0|LessThan1~0_combout  & ( (\p0|tick[17]~DUPLICATE_q  & (!\p0|LessThan1~16_combout  & (!\p0|tick [18] $ (\Add0~1_sumout )))) ) ) ) # ( !\Add0~5_sumout  & ( !\p0|LessThan1~0_combout  & ( 
// (!\p0|tick[17]~DUPLICATE_q  & (!\p0|LessThan1~16_combout  & (!\p0|tick [18] $ (\Add0~1_sumout )))) ) ) )

	.dataa(!\p0|tick [18]),
	.datab(!\Add0~1_sumout ),
	.datac(!\p0|tick[17]~DUPLICATE_q ),
	.datad(!\p0|LessThan1~16_combout ),
	.datae(!\Add0~5_sumout ),
	.dataf(!\p0|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~17 .extended_lut = "off";
defparam \p0|LessThan1~17 .lut_mask = 64'h9000090000000000;
defparam \p0|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N57
cyclonev_lcell_comb \p0|LessThan1~14 (
// Equation(s):
// \p0|LessThan1~14_combout  = ( \Add0~21_sumout  & ( \Add0~17_sumout  & ( (!\p0|tick [13]) # ((!\p0|tick [14]) # ((\Add0~25_sumout  & !\p0|tick [12]))) ) ) ) # ( !\Add0~21_sumout  & ( \Add0~17_sumout  & ( (!\p0|tick [14]) # ((!\p0|tick [13] & 
// (\Add0~25_sumout  & !\p0|tick [12]))) ) ) ) # ( \Add0~21_sumout  & ( !\Add0~17_sumout  & ( (!\p0|tick [14] & ((!\p0|tick [13]) # ((\Add0~25_sumout  & !\p0|tick [12])))) ) ) ) # ( !\Add0~21_sumout  & ( !\Add0~17_sumout  & ( (!\p0|tick [13] & 
// (\Add0~25_sumout  & (!\p0|tick [14] & !\p0|tick [12]))) ) ) )

	.dataa(!\p0|tick [13]),
	.datab(!\Add0~25_sumout ),
	.datac(!\p0|tick [14]),
	.datad(!\p0|tick [12]),
	.datae(!\Add0~21_sumout ),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~14 .extended_lut = "off";
defparam \p0|LessThan1~14 .lut_mask = 64'h2000B0A0F2F0FBFA;
defparam \p0|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N12
cyclonev_lcell_comb \p0|LessThan1~15 (
// Equation(s):
// \p0|LessThan1~15_combout  = ( \p0|tick [11] & ( \p0|LessThan1~3_combout  & ( !\p0|LessThan1~14_combout  ) ) ) # ( !\p0|tick [11] & ( \p0|LessThan1~3_combout  & ( (!\Add0~29_sumout  & !\p0|LessThan1~14_combout ) ) ) ) # ( \p0|tick [11] & ( 
// !\p0|LessThan1~3_combout  & ( !\p0|LessThan1~14_combout  ) ) ) # ( !\p0|tick [11] & ( !\p0|LessThan1~3_combout  & ( !\p0|LessThan1~14_combout  ) ) )

	.dataa(gnd),
	.datab(!\Add0~29_sumout ),
	.datac(!\p0|LessThan1~14_combout ),
	.datad(gnd),
	.datae(!\p0|tick [11]),
	.dataf(!\p0|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~15 .extended_lut = "off";
defparam \p0|LessThan1~15 .lut_mask = 64'hF0F0F0F0C0C0F0F0;
defparam \p0|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N27
cyclonev_lcell_comb \p0|LessThan1~20 (
// Equation(s):
// \p0|LessThan1~20_combout  = ( \p0|LessThan1~17_combout  & ( \p0|LessThan1~15_combout  & ( (\p0|LessThan1~19_combout  & (((\p0|LessThan1~2_combout ) # (\p0|LessThan1~13_combout )) # (\p0|LessThan1~18_combout ))) ) ) ) # ( !\p0|LessThan1~17_combout  & ( 
// \p0|LessThan1~15_combout  & ( (\p0|LessThan1~19_combout  & ((\p0|LessThan1~2_combout ) # (\p0|LessThan1~18_combout ))) ) ) ) # ( \p0|LessThan1~17_combout  & ( !\p0|LessThan1~15_combout  & ( \p0|LessThan1~19_combout  ) ) ) # ( !\p0|LessThan1~17_combout  & 
// ( !\p0|LessThan1~15_combout  & ( (\p0|LessThan1~19_combout  & ((\p0|LessThan1~2_combout ) # (\p0|LessThan1~18_combout ))) ) ) )

	.dataa(!\p0|LessThan1~19_combout ),
	.datab(!\p0|LessThan1~18_combout ),
	.datac(!\p0|LessThan1~13_combout ),
	.datad(!\p0|LessThan1~2_combout ),
	.datae(!\p0|LessThan1~17_combout ),
	.dataf(!\p0|LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p0|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p0|LessThan1~20 .extended_lut = "off";
defparam \p0|LessThan1~20 .lut_mask = 64'h1155555511551555;
defparam \p0|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N28
dffeas \p0|PWM (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p0|LessThan1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p0|PWM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p0|PWM .is_wysiwyg = "true";
defparam \p0|PWM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\h0|oAngle [0] ) + ( !\h0|oAngle [1] ) + ( !VCC ))
// \Add1~2  = CARRY(( !\h0|oAngle [0] ) + ( !\h0|oAngle [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\h0|oAngle [0]),
	.datac(!\h0|oAngle [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000F0F0000CCCC;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\h0|oAngle [2] ) + ( VCC ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( !\h0|oAngle [2] ) + ( VCC ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\h0|oAngle [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h000000000000FF00;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\h0|oAngle [3] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( !\h0|oAngle [3] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\h0|oAngle [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\h0|oAngle [4] ) + ( VCC ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( !\h0|oAngle [4] ) + ( VCC ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\h0|oAngle [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h000000000000FF00;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\h0|oAngle [5] ) + ( VCC ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( !\h0|oAngle [5] ) + ( VCC ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\h0|oAngle [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000000000000FF00;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\h0|oAngle [6] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( !\h0|oAngle [6] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\h0|oAngle [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\h0|oAngle [7] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( !\h0|oAngle [7] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\h0|oAngle [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h000000000000FF00;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( VCC ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \Mult1~mult_llmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.ay({\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,
\Add1~1_sumout ,\h0|oAngle [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~mult_llmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~mult_llmac .accumulate_clock = "none";
defparam \Mult1~mult_llmac .ax_clock = "none";
defparam \Mult1~mult_llmac .ax_width = 10;
defparam \Mult1~mult_llmac .ay_scan_in_clock = "none";
defparam \Mult1~mult_llmac .ay_scan_in_width = 18;
defparam \Mult1~mult_llmac .ay_use_scan_in = "false";
defparam \Mult1~mult_llmac .az_clock = "none";
defparam \Mult1~mult_llmac .bx_clock = "none";
defparam \Mult1~mult_llmac .by_clock = "none";
defparam \Mult1~mult_llmac .by_use_scan_in = "false";
defparam \Mult1~mult_llmac .bz_clock = "none";
defparam \Mult1~mult_llmac .coef_a_0 = 0;
defparam \Mult1~mult_llmac .coef_a_1 = 0;
defparam \Mult1~mult_llmac .coef_a_2 = 0;
defparam \Mult1~mult_llmac .coef_a_3 = 0;
defparam \Mult1~mult_llmac .coef_a_4 = 0;
defparam \Mult1~mult_llmac .coef_a_5 = 0;
defparam \Mult1~mult_llmac .coef_a_6 = 0;
defparam \Mult1~mult_llmac .coef_a_7 = 0;
defparam \Mult1~mult_llmac .coef_b_0 = 0;
defparam \Mult1~mult_llmac .coef_b_1 = 0;
defparam \Mult1~mult_llmac .coef_b_2 = 0;
defparam \Mult1~mult_llmac .coef_b_3 = 0;
defparam \Mult1~mult_llmac .coef_b_4 = 0;
defparam \Mult1~mult_llmac .coef_b_5 = 0;
defparam \Mult1~mult_llmac .coef_b_6 = 0;
defparam \Mult1~mult_llmac .coef_b_7 = 0;
defparam \Mult1~mult_llmac .coef_sel_a_clock = "none";
defparam \Mult1~mult_llmac .coef_sel_b_clock = "none";
defparam \Mult1~mult_llmac .delay_scan_out_ay = "false";
defparam \Mult1~mult_llmac .delay_scan_out_by = "false";
defparam \Mult1~mult_llmac .enable_double_accum = "false";
defparam \Mult1~mult_llmac .load_const_clock = "none";
defparam \Mult1~mult_llmac .load_const_value = 0;
defparam \Mult1~mult_llmac .mode_sub_location = 0;
defparam \Mult1~mult_llmac .negate_clock = "none";
defparam \Mult1~mult_llmac .operand_source_max = "input";
defparam \Mult1~mult_llmac .operand_source_may = "input";
defparam \Mult1~mult_llmac .operand_source_mbx = "input";
defparam \Mult1~mult_llmac .operand_source_mby = "input";
defparam \Mult1~mult_llmac .operation_mode = "m18x18_full";
defparam \Mult1~mult_llmac .output_clock = "none";
defparam \Mult1~mult_llmac .preadder_subtract_a = "false";
defparam \Mult1~mult_llmac .preadder_subtract_b = "false";
defparam \Mult1~mult_llmac .result_a_width = 64;
defparam \Mult1~mult_llmac .signed_max = "false";
defparam \Mult1~mult_llmac .signed_may = "false";
defparam \Mult1~mult_llmac .signed_mbx = "false";
defparam \Mult1~mult_llmac .signed_mby = "false";
defparam \Mult1~mult_llmac .sub_clock = "none";
defparam \Mult1~mult_llmac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \Mult1~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.ay({\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult1~32 ,\Mult1~31 ,\Mult1~30 ,\Mult1~29 ,\Mult1~28 ,\Mult1~27 ,\Mult1~26 ,\Mult1~25 ,\Mult1~24 ,\Mult1~23 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~mult_hlmac .accumulate_clock = "none";
defparam \Mult1~mult_hlmac .ax_clock = "none";
defparam \Mult1~mult_hlmac .ax_width = 10;
defparam \Mult1~mult_hlmac .ay_scan_in_clock = "none";
defparam \Mult1~mult_hlmac .ay_scan_in_width = 14;
defparam \Mult1~mult_hlmac .ay_use_scan_in = "false";
defparam \Mult1~mult_hlmac .az_clock = "none";
defparam \Mult1~mult_hlmac .bx_clock = "none";
defparam \Mult1~mult_hlmac .bx_width = 7;
defparam \Mult1~mult_hlmac .by_clock = "none";
defparam \Mult1~mult_hlmac .by_use_scan_in = "false";
defparam \Mult1~mult_hlmac .by_width = 18;
defparam \Mult1~mult_hlmac .bz_clock = "none";
defparam \Mult1~mult_hlmac .coef_a_0 = 0;
defparam \Mult1~mult_hlmac .coef_a_1 = 0;
defparam \Mult1~mult_hlmac .coef_a_2 = 0;
defparam \Mult1~mult_hlmac .coef_a_3 = 0;
defparam \Mult1~mult_hlmac .coef_a_4 = 0;
defparam \Mult1~mult_hlmac .coef_a_5 = 0;
defparam \Mult1~mult_hlmac .coef_a_6 = 0;
defparam \Mult1~mult_hlmac .coef_a_7 = 0;
defparam \Mult1~mult_hlmac .coef_b_0 = 0;
defparam \Mult1~mult_hlmac .coef_b_1 = 0;
defparam \Mult1~mult_hlmac .coef_b_2 = 0;
defparam \Mult1~mult_hlmac .coef_b_3 = 0;
defparam \Mult1~mult_hlmac .coef_b_4 = 0;
defparam \Mult1~mult_hlmac .coef_b_5 = 0;
defparam \Mult1~mult_hlmac .coef_b_6 = 0;
defparam \Mult1~mult_hlmac .coef_b_7 = 0;
defparam \Mult1~mult_hlmac .coef_sel_a_clock = "none";
defparam \Mult1~mult_hlmac .coef_sel_b_clock = "none";
defparam \Mult1~mult_hlmac .delay_scan_out_ay = "false";
defparam \Mult1~mult_hlmac .delay_scan_out_by = "false";
defparam \Mult1~mult_hlmac .enable_double_accum = "false";
defparam \Mult1~mult_hlmac .load_const_clock = "none";
defparam \Mult1~mult_hlmac .load_const_value = 0;
defparam \Mult1~mult_hlmac .mode_sub_location = 0;
defparam \Mult1~mult_hlmac .negate_clock = "none";
defparam \Mult1~mult_hlmac .operand_source_max = "input";
defparam \Mult1~mult_hlmac .operand_source_may = "input";
defparam \Mult1~mult_hlmac .operand_source_mbx = "input";
defparam \Mult1~mult_hlmac .operand_source_mby = "input";
defparam \Mult1~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \Mult1~mult_hlmac .output_clock = "none";
defparam \Mult1~mult_hlmac .preadder_subtract_a = "false";
defparam \Mult1~mult_hlmac .preadder_subtract_b = "false";
defparam \Mult1~mult_hlmac .result_a_width = 64;
defparam \Mult1~mult_hlmac .signed_max = "false";
defparam \Mult1~mult_hlmac .signed_may = "false";
defparam \Mult1~mult_hlmac .signed_mbx = "false";
defparam \Mult1~mult_hlmac .signed_mby = "false";
defparam \Mult1~mult_hlmac .sub_clock = "none";
defparam \Mult1~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \Add2~114 (
// Equation(s):
// \Add2~114_cout  = CARRY(( \Mult1~8  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~8 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~114_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~114 .extended_lut = "off";
defparam \Add2~114 .lut_mask = 64'h00000000000000FF;
defparam \Add2~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \Mult1~9  ) + ( GND ) + ( \Add2~114_cout  ))
// \Add2~46  = CARRY(( \Mult1~9  ) + ( GND ) + ( \Add2~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N36
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \Mult1~10  ) + ( VCC ) + ( \Add2~46  ))
// \Add2~58  = CARRY(( \Mult1~10  ) + ( VCC ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \Mult1~11  ) + ( GND ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( \Mult1~11  ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N42
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \Mult1~12  ) + ( VCC ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( \Mult1~12  ) + ( VCC ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N45
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \Mult1~13  ) + ( VCC ) + ( \Add2~50  ))
// \Add2~70  = CARRY(( \Mult1~13  ) + ( VCC ) + ( \Add2~50  ))

	.dataa(!\Mult1~13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000000000005555;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \Mult1~14  ) + ( GND ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( \Mult1~14  ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N51
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \Mult1~15  ) + ( GND ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( \Mult1~15  ) + ( GND ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N54
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \Mult1~16  ) + ( GND ) + ( \Add2~62  ))
// \Add2~42  = CARRY(( \Mult1~16  ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N57
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \Mult1~17  ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( \Mult1~17  ) + ( GND ) + ( \Add2~42  ))

	.dataa(!\Mult1~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N0
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \Mult1~18  ) + ( VCC ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( \Mult1~18  ) + ( VCC ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N3
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \Mult1~19  ) + ( VCC ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( \Mult1~19  ) + ( VCC ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N6
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \Mult1~20  ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( \Mult1~20  ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N9
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \Mult1~21  ) + ( GND ) + ( \Add2~26  ))
// \Add2~18  = CARRY(( \Mult1~21  ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N12
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \Mult1~22  ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \Mult1~22  ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N15
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \Mult1~mult_hlmac_resulta  ) + ( GND ) + ( \Add2~22  ))
// \Add2~14  = CARRY(( \Mult1~mult_hlmac_resulta  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N18
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \Mult1~654  ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( \Mult1~654  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~654 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N21
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \Mult1~655  ) + ( GND ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( \Mult1~655  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~655 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N24
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \Mult1~656  ) + ( GND ) + ( \Add2~6  ))
// \Add2~2  = CARRY(( \Mult1~656  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~656 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N27
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \Mult1~657  ) + ( GND ) + ( \Add2~2  ))
// \Add2~98  = CARRY(( \Mult1~657  ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~657 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N30
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \Mult1~658  ) + ( GND ) + ( \Add2~98  ))
// \Add2~90  = CARRY(( \Mult1~658  ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(!\Mult1~658 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N33
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \Mult1~659  ) + ( GND ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( \Mult1~659  ) + ( GND ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~659 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N36
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \Mult1~660  ) + ( GND ) + ( \Add2~94  ))
// \Add2~86  = CARRY(( \Mult1~660  ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~660 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N39
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \Mult1~661  ) + ( GND ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( \Mult1~661  ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~661 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N42
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \Mult1~662  ) + ( GND ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( \Mult1~662  ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~662 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N45
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \Mult1~663  ) + ( GND ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( \Mult1~663  ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~663 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N48
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \Mult1~664  ) + ( GND ) + ( \Add2~74  ))
// \Add2~110  = CARRY(( \Mult1~664  ) + ( GND ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~664 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N51
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \Mult1~665  ) + ( GND ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( \Mult1~665  ) + ( GND ) + ( \Add2~110  ))

	.dataa(!\Mult1~665 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N54
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( \Mult1~666  ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~666 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \p1|LessThan1~32 (
// Equation(s):
// \p1|LessThan1~32_combout  = ( \Add2~105_sumout  & ( \Add2~101_sumout  & ( (\p0|tick [31] & (\p0|tick [30] & (!\p0|tick [29] $ (\Add2~109_sumout )))) ) ) ) # ( !\Add2~105_sumout  & ( \Add2~101_sumout  & ( (\p0|tick [31] & (!\p0|tick [30] & (!\p0|tick [29] 
// $ (\Add2~109_sumout )))) ) ) ) # ( \Add2~105_sumout  & ( !\Add2~101_sumout  & ( (!\p0|tick [31] & (\p0|tick [30] & (!\p0|tick [29] $ (\Add2~109_sumout )))) ) ) ) # ( !\Add2~105_sumout  & ( !\Add2~101_sumout  & ( (!\p0|tick [31] & (!\p0|tick [30] & 
// (!\p0|tick [29] $ (\Add2~109_sumout )))) ) ) )

	.dataa(!\p0|tick [31]),
	.datab(!\p0|tick [30]),
	.datac(!\p0|tick [29]),
	.datad(!\Add2~109_sumout ),
	.datae(!\Add2~105_sumout ),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~32 .extended_lut = "off";
defparam \p1|LessThan1~32 .lut_mask = 64'h8008200240041001;
defparam \p1|LessThan1~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \p1|LessThan1~33 (
// Equation(s):
// \p1|LessThan1~33_combout  = ( \Add2~105_sumout  & ( \Add2~101_sumout  & ( (!\p0|tick [31]) # ((!\p0|tick [30]) # ((!\p0|tick [29] & \Add2~109_sumout ))) ) ) ) # ( !\Add2~105_sumout  & ( \Add2~101_sumout  & ( (!\p0|tick [31]) # ((!\p0|tick [30] & 
// (!\p0|tick [29] & \Add2~109_sumout ))) ) ) ) # ( \Add2~105_sumout  & ( !\Add2~101_sumout  & ( (!\p0|tick [31] & ((!\p0|tick [30]) # ((!\p0|tick [29] & \Add2~109_sumout )))) ) ) ) # ( !\Add2~105_sumout  & ( !\Add2~101_sumout  & ( (!\p0|tick [31] & 
// (!\p0|tick [30] & (!\p0|tick [29] & \Add2~109_sumout ))) ) ) )

	.dataa(!\p0|tick [31]),
	.datab(!\p0|tick [30]),
	.datac(!\p0|tick [29]),
	.datad(!\Add2~109_sumout ),
	.datae(!\Add2~105_sumout ),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~33 .extended_lut = "off";
defparam \p1|LessThan1~33 .lut_mask = 64'h008088A8AAEAEEFE;
defparam \p1|LessThan1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N39
cyclonev_lcell_comb \p1|LessThan1~4 (
// Equation(s):
// \p1|LessThan1~4_combout  = ( \Add2~25_sumout  & ( !\p0|tick [15] ) ) # ( !\Add2~25_sumout  & ( \p0|tick [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~4 .extended_lut = "off";
defparam \p1|LessThan1~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \p1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \p1|LessThan1~5 (
// Equation(s):
// \p1|LessThan1~5_combout  = ( \Add2~29_sumout  & ( \Add2~33_sumout  & ( (\p0|tick [13] & (\p0|tick [14] & (!\p0|tick [12] $ (\Add2~37_sumout )))) ) ) ) # ( !\Add2~29_sumout  & ( \Add2~33_sumout  & ( (\p0|tick [13] & (!\p0|tick [14] & (!\p0|tick [12] $ 
// (\Add2~37_sumout )))) ) ) ) # ( \Add2~29_sumout  & ( !\Add2~33_sumout  & ( (!\p0|tick [13] & (\p0|tick [14] & (!\p0|tick [12] $ (\Add2~37_sumout )))) ) ) ) # ( !\Add2~29_sumout  & ( !\Add2~33_sumout  & ( (!\p0|tick [13] & (!\p0|tick [14] & (!\p0|tick [12] 
// $ (\Add2~37_sumout )))) ) ) )

	.dataa(!\p0|tick [13]),
	.datab(!\p0|tick [14]),
	.datac(!\p0|tick [12]),
	.datad(!\Add2~37_sumout ),
	.datae(!\Add2~29_sumout ),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~5 .extended_lut = "off";
defparam \p1|LessThan1~5 .lut_mask = 64'h8008200240041001;
defparam \p1|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N21
cyclonev_lcell_comb \p1|LessThan1~16 (
// Equation(s):
// \p1|LessThan1~16_combout  = ( \Add2~29_sumout  & ( \Add2~33_sumout  & ( (!\p0|tick [13]) # ((!\p0|tick [14]) # ((\Add2~37_sumout  & !\p0|tick [12]))) ) ) ) # ( !\Add2~29_sumout  & ( \Add2~33_sumout  & ( (!\p0|tick [14] & ((!\p0|tick [13]) # 
// ((\Add2~37_sumout  & !\p0|tick [12])))) ) ) ) # ( \Add2~29_sumout  & ( !\Add2~33_sumout  & ( (!\p0|tick [14]) # ((!\p0|tick [13] & (\Add2~37_sumout  & !\p0|tick [12]))) ) ) ) # ( !\Add2~29_sumout  & ( !\Add2~33_sumout  & ( (!\p0|tick [13] & (!\p0|tick 
// [14] & (\Add2~37_sumout  & !\p0|tick [12]))) ) ) )

	.dataa(!\p0|tick [13]),
	.datab(!\p0|tick [14]),
	.datac(!\Add2~37_sumout ),
	.datad(!\p0|tick [12]),
	.datae(!\Add2~29_sumout ),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~16 .extended_lut = "off";
defparam \p1|LessThan1~16 .lut_mask = 64'h0800CECC8C88EFEE;
defparam \p1|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \p1|LessThan1~17 (
// Equation(s):
// \p1|LessThan1~17_combout  = ( !\p1|LessThan1~16_combout  & ( \Add2~41_sumout  & ( (!\p1|LessThan1~5_combout ) # (\p0|tick [11]) ) ) ) # ( !\p1|LessThan1~16_combout  & ( !\Add2~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [11]),
	.datad(!\p1|LessThan1~5_combout ),
	.datae(!\p1|LessThan1~16_combout ),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~17 .extended_lut = "off";
defparam \p1|LessThan1~17 .lut_mask = 64'hFFFF0000FF0F0000;
defparam \p1|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N39
cyclonev_lcell_comb \p1|LessThan1~2 (
// Equation(s):
// \p1|LessThan1~2_combout  = ( \Add2~21_sumout  & ( !\p0|tick[17]~DUPLICATE_q  ) ) # ( !\Add2~21_sumout  & ( \p0|tick[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~2 .extended_lut = "off";
defparam \p1|LessThan1~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \p1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \p1|LessThan1~1 (
// Equation(s):
// \p1|LessThan1~1_combout  = ( \Add2~13_sumout  & ( !\p0|tick [18] ) ) # ( !\Add2~13_sumout  & ( \p0|tick [18] ) )

	.dataa(!\p0|tick [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~1 .extended_lut = "off";
defparam \p1|LessThan1~1 .lut_mask = 64'h55555555AAAAAAAA;
defparam \p1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \p1|LessThan1~0 (
// Equation(s):
// \p1|LessThan1~0_combout  = ( \Add2~5_sumout  & ( \Add2~1_sumout  & ( (\p0|tick[21]~DUPLICATE_q  & (\p0|tick [20] & (!\p0|tick [19] $ (\Add2~9_sumout )))) ) ) ) # ( !\Add2~5_sumout  & ( \Add2~1_sumout  & ( (\p0|tick[21]~DUPLICATE_q  & (!\p0|tick [20] & 
// (!\p0|tick [19] $ (\Add2~9_sumout )))) ) ) ) # ( \Add2~5_sumout  & ( !\Add2~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q  & (\p0|tick [20] & (!\p0|tick [19] $ (\Add2~9_sumout )))) ) ) ) # ( !\Add2~5_sumout  & ( !\Add2~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q  
// & (!\p0|tick [20] & (!\p0|tick [19] $ (\Add2~9_sumout )))) ) ) )

	.dataa(!\p0|tick[21]~DUPLICATE_q ),
	.datab(!\p0|tick [19]),
	.datac(!\p0|tick [20]),
	.datad(!\Add2~9_sumout ),
	.datae(!\Add2~5_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~0 .extended_lut = "off";
defparam \p1|LessThan1~0 .lut_mask = 64'h8020080240100401;
defparam \p1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \p1|LessThan1~3 (
// Equation(s):
// \p1|LessThan1~3_combout  = ( \p1|LessThan1~0_combout  & ( (!\p1|LessThan1~2_combout  & (!\p1|LessThan1~1_combout  & (!\Add2~17_sumout  $ (\p0|tick [16])))) ) )

	.dataa(!\Add2~17_sumout ),
	.datab(!\p1|LessThan1~2_combout ),
	.datac(!\p0|tick [16]),
	.datad(!\p1|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\p1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~3 .extended_lut = "off";
defparam \p1|LessThan1~3 .lut_mask = 64'h0000000084008400;
defparam \p1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N27
cyclonev_lcell_comb \p1|LessThan1~12 (
// Equation(s):
// \p1|LessThan1~12_combout  = ( \Add2~49_sumout  & ( \Add2~53_sumout  & ( (!\p0|tick[7]~DUPLICATE_q ) # ((!\p0|tick [6]) # ((!\p0|tick [5] & \Add2~57_sumout ))) ) ) ) # ( !\Add2~49_sumout  & ( \Add2~53_sumout  & ( (!\p0|tick[7]~DUPLICATE_q  & ((!\p0|tick 
// [6]) # ((!\p0|tick [5] & \Add2~57_sumout )))) ) ) ) # ( \Add2~49_sumout  & ( !\Add2~53_sumout  & ( (!\p0|tick[7]~DUPLICATE_q ) # ((!\p0|tick [5] & (\Add2~57_sumout  & !\p0|tick [6]))) ) ) ) # ( !\Add2~49_sumout  & ( !\Add2~53_sumout  & ( 
// (!\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [5] & (\Add2~57_sumout  & !\p0|tick [6]))) ) ) )

	.dataa(!\p0|tick[7]~DUPLICATE_q ),
	.datab(!\p0|tick [5]),
	.datac(!\Add2~57_sumout ),
	.datad(!\p0|tick [6]),
	.datae(!\Add2~49_sumout ),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~12 .extended_lut = "off";
defparam \p1|LessThan1~12 .lut_mask = 64'h0800AEAAAA08FFAE;
defparam \p1|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \p1|LessThan1~14 (
// Equation(s):
// \p1|LessThan1~14_combout  = ( \p0|tick [9] & ( \Add2~61_sumout  & ( (!\p0|tick [10]) # ((!\p0|tick [8] & (\Add2~65_sumout  & \Add2~69_sumout ))) ) ) ) # ( !\p0|tick [9] & ( \Add2~61_sumout  & ( (!\p0|tick [10]) # (((!\p0|tick [8] & \Add2~69_sumout )) # 
// (\Add2~65_sumout )) ) ) ) # ( \p0|tick [9] & ( !\Add2~61_sumout  & ( (!\p0|tick [10] & (!\p0|tick [8] & (\Add2~65_sumout  & \Add2~69_sumout ))) ) ) ) # ( !\p0|tick [9] & ( !\Add2~61_sumout  & ( (!\p0|tick [10] & (((!\p0|tick [8] & \Add2~69_sumout )) # 
// (\Add2~65_sumout ))) ) ) )

	.dataa(!\p0|tick [10]),
	.datab(!\p0|tick [8]),
	.datac(!\Add2~65_sumout ),
	.datad(!\Add2~69_sumout ),
	.datae(!\p0|tick [9]),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~14 .extended_lut = "off";
defparam \p1|LessThan1~14 .lut_mask = 64'h0A8A0008AFEFAAAE;
defparam \p1|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N21
cyclonev_lcell_comb \p1|LessThan1~9 (
// Equation(s):
// \p1|LessThan1~9_combout  = ( \Mult1~8  & ( (!\p0|tick [2] & (!\p0|tick [3] & PwmAngle_2[2])) ) ) # ( !\Mult1~8  & ( (!\p0|tick [3]) # ((!\p0|tick [2] & PwmAngle_2[2])) ) )

	.dataa(!\p0|tick [2]),
	.datab(gnd),
	.datac(!\p0|tick [3]),
	.datad(!PwmAngle_2[2]),
	.datae(gnd),
	.dataf(!\Mult1~8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~9 .extended_lut = "off";
defparam \p1|LessThan1~9 .lut_mask = 64'hF0FAF0FA00A000A0;
defparam \p1|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \p1|LessThan1~8 (
// Equation(s):
// \p1|LessThan1~8_combout  = ( \Mult1~8  & ( (!\p0|tick [3] & (!PwmAngle_2[2] $ (\p0|tick [2]))) ) ) # ( !\Mult1~8  & ( (\p0|tick [3] & (!PwmAngle_2[2] $ (\p0|tick [2]))) ) )

	.dataa(gnd),
	.datab(!\p0|tick [3]),
	.datac(!PwmAngle_2[2]),
	.datad(!\p0|tick [2]),
	.datae(gnd),
	.dataf(!\Mult1~8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~8 .extended_lut = "off";
defparam \p1|LessThan1~8 .lut_mask = 64'h30033003C00CC00C;
defparam \p1|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N12
cyclonev_lcell_comb \p1|LessThan1~10 (
// Equation(s):
// \p1|LessThan1~10_combout  = ( \Add2~57_sumout  & ( \Add2~49_sumout  & ( (\p0|tick[7]~DUPLICATE_q  & (\p0|tick [5] & (!\p0|tick [6] $ (\Add2~53_sumout )))) ) ) ) # ( !\Add2~57_sumout  & ( \Add2~49_sumout  & ( (\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [5] & 
// (!\p0|tick [6] $ (\Add2~53_sumout )))) ) ) ) # ( \Add2~57_sumout  & ( !\Add2~49_sumout  & ( (!\p0|tick[7]~DUPLICATE_q  & (\p0|tick [5] & (!\p0|tick [6] $ (\Add2~53_sumout )))) ) ) ) # ( !\Add2~57_sumout  & ( !\Add2~49_sumout  & ( (!\p0|tick[7]~DUPLICATE_q 
//  & (!\p0|tick [5] & (!\p0|tick [6] $ (\Add2~53_sumout )))) ) ) )

	.dataa(!\p0|tick[7]~DUPLICATE_q ),
	.datab(!\p0|tick [5]),
	.datac(!\p0|tick [6]),
	.datad(!\Add2~53_sumout ),
	.datae(!\Add2~57_sumout ),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~10 .extended_lut = "off";
defparam \p1|LessThan1~10 .lut_mask = 64'h8008200240041001;
defparam \p1|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \p1|LessThan1~7 (
// Equation(s):
// \p1|LessThan1~7_combout  = ( PwmAngle_2[1] & ( PwmAngle_2[0] & ( (!\p0|tick [0]) # (!\p0|tick [1]) ) ) ) # ( !PwmAngle_2[1] & ( PwmAngle_2[0] & ( (!\p0|tick [0] & !\p0|tick [1]) ) ) ) # ( PwmAngle_2[1] & ( !PwmAngle_2[0] & ( !\p0|tick [1] ) ) )

	.dataa(gnd),
	.datab(!\p0|tick [0]),
	.datac(!\p0|tick [1]),
	.datad(gnd),
	.datae(!PwmAngle_2[1]),
	.dataf(!PwmAngle_2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~7 .extended_lut = "off";
defparam \p1|LessThan1~7 .lut_mask = 64'h0000F0F0C0C0FCFC;
defparam \p1|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N18
cyclonev_lcell_comb \p1|LessThan1~11 (
// Equation(s):
// \p1|LessThan1~11_combout  = ( \p1|LessThan1~7_combout  & ( \Add2~45_sumout  & ( (\p1|LessThan1~10_combout  & ((!\p0|tick [4]) # ((\p1|LessThan1~8_combout ) # (\p1|LessThan1~9_combout )))) ) ) ) # ( !\p1|LessThan1~7_combout  & ( \Add2~45_sumout  & ( 
// (\p1|LessThan1~10_combout  & ((!\p0|tick [4]) # (\p1|LessThan1~9_combout ))) ) ) ) # ( \p1|LessThan1~7_combout  & ( !\Add2~45_sumout  & ( (!\p0|tick [4] & (\p1|LessThan1~10_combout  & ((\p1|LessThan1~8_combout ) # (\p1|LessThan1~9_combout )))) ) ) ) # ( 
// !\p1|LessThan1~7_combout  & ( !\Add2~45_sumout  & ( (!\p0|tick [4] & (\p1|LessThan1~9_combout  & \p1|LessThan1~10_combout )) ) ) )

	.dataa(!\p0|tick [4]),
	.datab(!\p1|LessThan1~9_combout ),
	.datac(!\p1|LessThan1~8_combout ),
	.datad(!\p1|LessThan1~10_combout ),
	.datae(!\p1|LessThan1~7_combout ),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~11 .extended_lut = "off";
defparam \p1|LessThan1~11 .lut_mask = 64'h0022002A00BB00BF;
defparam \p1|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \p1|LessThan1~6 (
// Equation(s):
// \p1|LessThan1~6_combout  = ( !\p0|tick [11] & ( \Add2~41_sumout  ) ) # ( \p0|tick [11] & ( !\Add2~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p0|tick [11]),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~6 .extended_lut = "off";
defparam \p1|LessThan1~6 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \p1|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N0
cyclonev_lcell_comb \p1|LessThan1~13 (
// Equation(s):
// \p1|LessThan1~13_combout  = ( \p0|tick [9] & ( \Add2~61_sumout  & ( (\p0|tick [10] & (\Add2~65_sumout  & (!\p0|tick [8] $ (\Add2~69_sumout )))) ) ) ) # ( !\p0|tick [9] & ( \Add2~61_sumout  & ( (\p0|tick [10] & (!\Add2~65_sumout  & (!\p0|tick [8] $ 
// (\Add2~69_sumout )))) ) ) ) # ( \p0|tick [9] & ( !\Add2~61_sumout  & ( (!\p0|tick [10] & (\Add2~65_sumout  & (!\p0|tick [8] $ (\Add2~69_sumout )))) ) ) ) # ( !\p0|tick [9] & ( !\Add2~61_sumout  & ( (!\p0|tick [10] & (!\Add2~65_sumout  & (!\p0|tick [8] $ 
// (\Add2~69_sumout )))) ) ) )

	.dataa(!\p0|tick [10]),
	.datab(!\p0|tick [8]),
	.datac(!\Add2~65_sumout ),
	.datad(!\Add2~69_sumout ),
	.datae(!\p0|tick [9]),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~13 .extended_lut = "off";
defparam \p1|LessThan1~13 .lut_mask = 64'h8020080240100401;
defparam \p1|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N24
cyclonev_lcell_comb \p1|LessThan1~15 (
// Equation(s):
// \p1|LessThan1~15_combout  = ( \p1|LessThan1~13_combout  & ( \p1|LessThan1~5_combout  & ( (!\p1|LessThan1~6_combout  & (((\p1|LessThan1~11_combout ) # (\p1|LessThan1~14_combout )) # (\p1|LessThan1~12_combout ))) ) ) ) # ( !\p1|LessThan1~13_combout  & ( 
// \p1|LessThan1~5_combout  & ( (\p1|LessThan1~14_combout  & !\p1|LessThan1~6_combout ) ) ) )

	.dataa(!\p1|LessThan1~12_combout ),
	.datab(!\p1|LessThan1~14_combout ),
	.datac(!\p1|LessThan1~11_combout ),
	.datad(!\p1|LessThan1~6_combout ),
	.datae(!\p1|LessThan1~13_combout ),
	.dataf(!\p1|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~15 .extended_lut = "off";
defparam \p1|LessThan1~15 .lut_mask = 64'h0000000033007F00;
defparam \p1|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \p1|LessThan1~18 (
// Equation(s):
// \p1|LessThan1~18_combout  = ( \Add2~5_sumout  & ( \Add2~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q ) # ((!\p0|tick [20]) # ((!\p0|tick [19] & \Add2~9_sumout ))) ) ) ) # ( !\Add2~5_sumout  & ( \Add2~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q ) # ((!\p0|tick 
// [19] & (!\p0|tick [20] & \Add2~9_sumout ))) ) ) ) # ( \Add2~5_sumout  & ( !\Add2~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q  & ((!\p0|tick [20]) # ((!\p0|tick [19] & \Add2~9_sumout )))) ) ) ) # ( !\Add2~5_sumout  & ( !\Add2~1_sumout  & ( 
// (!\p0|tick[21]~DUPLICATE_q  & (!\p0|tick [19] & (!\p0|tick [20] & \Add2~9_sumout ))) ) ) )

	.dataa(!\p0|tick[21]~DUPLICATE_q ),
	.datab(!\p0|tick [19]),
	.datac(!\p0|tick [20]),
	.datad(!\Add2~9_sumout ),
	.datae(!\Add2~5_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~18 .extended_lut = "off";
defparam \p1|LessThan1~18 .lut_mask = 64'h0080A0A8AAEAFAFE;
defparam \p1|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \p1|LessThan1~19 (
// Equation(s):
// \p1|LessThan1~19_combout  = ( \p1|LessThan1~0_combout  & ( !\p1|LessThan1~18_combout  & ( (!\Add2~13_sumout  & (((!\Add2~21_sumout ) # (\p0|tick [18])) # (\p0|tick[17]~DUPLICATE_q ))) # (\Add2~13_sumout  & (\p0|tick [18] & ((!\Add2~21_sumout ) # 
// (\p0|tick[17]~DUPLICATE_q )))) ) ) ) # ( !\p1|LessThan1~0_combout  & ( !\p1|LessThan1~18_combout  ) )

	.dataa(!\Add2~13_sumout ),
	.datab(!\p0|tick[17]~DUPLICATE_q ),
	.datac(!\p0|tick [18]),
	.datad(!\Add2~21_sumout ),
	.datae(!\p1|LessThan1~0_combout ),
	.dataf(!\p1|LessThan1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~19 .extended_lut = "off";
defparam \p1|LessThan1~19 .lut_mask = 64'hFFFFAF2B00000000;
defparam \p1|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \p1|LessThan1~20 (
// Equation(s):
// \p1|LessThan1~20_combout  = ( \Add2~25_sumout  & ( !\p0|tick [15] ) )

	.dataa(gnd),
	.datab(!\p0|tick [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~20 .extended_lut = "off";
defparam \p1|LessThan1~20 .lut_mask = 64'h00000000CCCCCCCC;
defparam \p1|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \p1|LessThan1~21 (
// Equation(s):
// \p1|LessThan1~21_combout  = ( !\p1|LessThan1~1_combout  & ( \p1|LessThan1~0_combout  & ( (!\p1|LessThan1~2_combout  & ((!\p0|tick [16] & ((\p1|LessThan1~20_combout ) # (\Add2~17_sumout ))) # (\p0|tick [16] & (\Add2~17_sumout  & \p1|LessThan1~20_combout 
// )))) ) ) )

	.dataa(!\p0|tick [16]),
	.datab(!\Add2~17_sumout ),
	.datac(!\p1|LessThan1~20_combout ),
	.datad(!\p1|LessThan1~2_combout ),
	.datae(!\p1|LessThan1~1_combout ),
	.dataf(!\p1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~21 .extended_lut = "off";
defparam \p1|LessThan1~21 .lut_mask = 64'h000000002B000000;
defparam \p1|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N54
cyclonev_lcell_comb \p1|LessThan1~22 (
// Equation(s):
// \p1|LessThan1~22_combout  = ( \p1|LessThan1~19_combout  & ( !\p1|LessThan1~21_combout  & ( ((!\p1|LessThan1~3_combout ) # ((\p1|LessThan1~17_combout  & !\p1|LessThan1~15_combout ))) # (\p1|LessThan1~4_combout ) ) ) )

	.dataa(!\p1|LessThan1~4_combout ),
	.datab(!\p1|LessThan1~17_combout ),
	.datac(!\p1|LessThan1~3_combout ),
	.datad(!\p1|LessThan1~15_combout ),
	.datae(!\p1|LessThan1~19_combout ),
	.dataf(!\p1|LessThan1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~22 .extended_lut = "off";
defparam \p1|LessThan1~22 .lut_mask = 64'h0000F7F500000000;
defparam \p1|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \p1|LessThan1~26 (
// Equation(s):
// \p1|LessThan1~26_combout  = ( \Add2~97_sumout  & ( !\p0|tick [22] ) ) # ( !\Add2~97_sumout  & ( \p0|tick [22] ) )

	.dataa(gnd),
	.datab(!\p0|tick [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~26 .extended_lut = "off";
defparam \p1|LessThan1~26 .lut_mask = 64'h33333333CCCCCCCC;
defparam \p1|LessThan1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N15
cyclonev_lcell_comb \p1|LessThan1~25 (
// Equation(s):
// \p1|LessThan1~25_combout  = ( \Add2~93_sumout  & ( !\p0|tick [24] ) ) # ( !\Add2~93_sumout  & ( \p0|tick [24] ) )

	.dataa(!\p0|tick [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~25 .extended_lut = "off";
defparam \p1|LessThan1~25 .lut_mask = 64'h55555555AAAAAAAA;
defparam \p1|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N36
cyclonev_lcell_comb \p1|LessThan1~24 (
// Equation(s):
// \p1|LessThan1~24_combout  = ( \Add2~85_sumout  & ( !\p0|tick [25] ) ) # ( !\Add2~85_sumout  & ( \p0|tick [25] ) )

	.dataa(gnd),
	.datab(!\p0|tick [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~24 .extended_lut = "off";
defparam \p1|LessThan1~24 .lut_mask = 64'h33333333CCCCCCCC;
defparam \p1|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \p1|LessThan1~23 (
// Equation(s):
// \p1|LessThan1~23_combout  = ( \Add2~81_sumout  & ( \Add2~77_sumout  & ( (\p0|tick [27] & (\p0|tick [26] & (!\p0|tick [28] $ (\Add2~73_sumout )))) ) ) ) # ( !\Add2~81_sumout  & ( \Add2~77_sumout  & ( (\p0|tick [27] & (!\p0|tick [26] & (!\p0|tick [28] $ 
// (\Add2~73_sumout )))) ) ) ) # ( \Add2~81_sumout  & ( !\Add2~77_sumout  & ( (!\p0|tick [27] & (\p0|tick [26] & (!\p0|tick [28] $ (\Add2~73_sumout )))) ) ) ) # ( !\Add2~81_sumout  & ( !\Add2~77_sumout  & ( (!\p0|tick [27] & (!\p0|tick [26] & (!\p0|tick [28] 
// $ (\Add2~73_sumout )))) ) ) )

	.dataa(!\p0|tick [27]),
	.datab(!\p0|tick [28]),
	.datac(!\Add2~73_sumout ),
	.datad(!\p0|tick [26]),
	.datae(!\Add2~81_sumout ),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~23 .extended_lut = "off";
defparam \p1|LessThan1~23 .lut_mask = 64'h8200008241000041;
defparam \p1|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N42
cyclonev_lcell_comb \p1|LessThan1~27 (
// Equation(s):
// \p1|LessThan1~27_combout  = ( !\p1|LessThan1~24_combout  & ( \p1|LessThan1~23_combout  & ( (!\p1|LessThan1~26_combout  & (!\p1|LessThan1~25_combout  & (!\p0|tick [23] $ (\Add2~89_sumout )))) ) ) )

	.dataa(!\p0|tick [23]),
	.datab(!\Add2~89_sumout ),
	.datac(!\p1|LessThan1~26_combout ),
	.datad(!\p1|LessThan1~25_combout ),
	.datae(!\p1|LessThan1~24_combout ),
	.dataf(!\p1|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~27 .extended_lut = "off";
defparam \p1|LessThan1~27 .lut_mask = 64'h0000000090000000;
defparam \p1|LessThan1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \p1|LessThan1~30 (
// Equation(s):
// \p1|LessThan1~30_combout  = ( \Add2~97_sumout  & ( !\p0|tick [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~30 .extended_lut = "off";
defparam \p1|LessThan1~30 .lut_mask = 64'h00000000F0F0F0F0;
defparam \p1|LessThan1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \p1|LessThan1~31 (
// Equation(s):
// \p1|LessThan1~31_combout  = ( !\p1|LessThan1~24_combout  & ( \p1|LessThan1~23_combout  & ( (!\p1|LessThan1~25_combout  & ((!\p0|tick [23] & ((\p1|LessThan1~30_combout ) # (\Add2~89_sumout ))) # (\p0|tick [23] & (\Add2~89_sumout  & \p1|LessThan1~30_combout 
// )))) ) ) )

	.dataa(!\p0|tick [23]),
	.datab(!\Add2~89_sumout ),
	.datac(!\p1|LessThan1~30_combout ),
	.datad(!\p1|LessThan1~25_combout ),
	.datae(!\p1|LessThan1~24_combout ),
	.dataf(!\p1|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~31 .extended_lut = "off";
defparam \p1|LessThan1~31 .lut_mask = 64'h000000002B000000;
defparam \p1|LessThan1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N51
cyclonev_lcell_comb \p1|LessThan1~28 (
// Equation(s):
// \p1|LessThan1~28_combout  = ( \Add2~77_sumout  & ( \Add2~73_sumout  & ( (!\p0|tick [28]) # ((!\p0|tick [27]) # ((!\p0|tick [26] & \Add2~81_sumout ))) ) ) ) # ( !\Add2~77_sumout  & ( \Add2~73_sumout  & ( (!\p0|tick [28]) # ((!\p0|tick [26] & 
// (\Add2~81_sumout  & !\p0|tick [27]))) ) ) ) # ( \Add2~77_sumout  & ( !\Add2~73_sumout  & ( (!\p0|tick [28] & ((!\p0|tick [27]) # ((!\p0|tick [26] & \Add2~81_sumout )))) ) ) ) # ( !\Add2~77_sumout  & ( !\Add2~73_sumout  & ( (!\p0|tick [26] & (!\p0|tick 
// [28] & (\Add2~81_sumout  & !\p0|tick [27]))) ) ) )

	.dataa(!\p0|tick [26]),
	.datab(!\p0|tick [28]),
	.datac(!\Add2~81_sumout ),
	.datad(!\p0|tick [27]),
	.datae(!\Add2~77_sumout ),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~28 .extended_lut = "off";
defparam \p1|LessThan1~28 .lut_mask = 64'h0800CC08CECCFFCE;
defparam \p1|LessThan1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \p1|LessThan1~29 (
// Equation(s):
// \p1|LessThan1~29_combout  = ( !\p1|LessThan1~28_combout  & ( \p1|LessThan1~23_combout  & ( (!\Add2~85_sumout  & (((!\Add2~93_sumout ) # (\p0|tick [24])) # (\p0|tick [25]))) # (\Add2~85_sumout  & (\p0|tick [25] & ((!\Add2~93_sumout ) # (\p0|tick [24])))) ) 
// ) ) # ( !\p1|LessThan1~28_combout  & ( !\p1|LessThan1~23_combout  ) )

	.dataa(!\Add2~85_sumout ),
	.datab(!\p0|tick [25]),
	.datac(!\Add2~93_sumout ),
	.datad(!\p0|tick [24]),
	.datae(!\p1|LessThan1~28_combout ),
	.dataf(!\p1|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~29 .extended_lut = "off";
defparam \p1|LessThan1~29 .lut_mask = 64'hFFFF0000B2BB0000;
defparam \p1|LessThan1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \p1|LessThan1~34 (
// Equation(s):
// \p1|LessThan1~34_combout  = ( \p1|LessThan1~31_combout  & ( \p1|LessThan1~29_combout  & ( (\p1|LessThan1~33_combout ) # (\p1|LessThan1~32_combout ) ) ) ) # ( !\p1|LessThan1~31_combout  & ( \p1|LessThan1~29_combout  & ( ((\p1|LessThan1~32_combout  & 
// (!\p1|LessThan1~22_combout  & \p1|LessThan1~27_combout ))) # (\p1|LessThan1~33_combout ) ) ) ) # ( \p1|LessThan1~31_combout  & ( !\p1|LessThan1~29_combout  & ( (\p1|LessThan1~33_combout ) # (\p1|LessThan1~32_combout ) ) ) ) # ( !\p1|LessThan1~31_combout  
// & ( !\p1|LessThan1~29_combout  & ( (\p1|LessThan1~33_combout ) # (\p1|LessThan1~32_combout ) ) ) )

	.dataa(!\p1|LessThan1~32_combout ),
	.datab(!\p1|LessThan1~33_combout ),
	.datac(!\p1|LessThan1~22_combout ),
	.datad(!\p1|LessThan1~27_combout ),
	.datae(!\p1|LessThan1~31_combout ),
	.dataf(!\p1|LessThan1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1|LessThan1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1|LessThan1~34 .extended_lut = "off";
defparam \p1|LessThan1~34 .lut_mask = 64'h7777777733737777;
defparam \p1|LessThan1~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N19
dffeas \p1|PWM (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p1|LessThan1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|PWM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|PWM .is_wysiwyg = "true";
defparam \p1|PWM .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \Mult2~mult_llmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.ay({\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,
\Add1~1_sumout ,\h0|oAngle [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~mult_llmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~mult_llmac .accumulate_clock = "none";
defparam \Mult2~mult_llmac .ax_clock = "none";
defparam \Mult2~mult_llmac .ax_width = 10;
defparam \Mult2~mult_llmac .ay_scan_in_clock = "none";
defparam \Mult2~mult_llmac .ay_scan_in_width = 18;
defparam \Mult2~mult_llmac .ay_use_scan_in = "false";
defparam \Mult2~mult_llmac .az_clock = "none";
defparam \Mult2~mult_llmac .bx_clock = "none";
defparam \Mult2~mult_llmac .by_clock = "none";
defparam \Mult2~mult_llmac .by_use_scan_in = "false";
defparam \Mult2~mult_llmac .bz_clock = "none";
defparam \Mult2~mult_llmac .coef_a_0 = 0;
defparam \Mult2~mult_llmac .coef_a_1 = 0;
defparam \Mult2~mult_llmac .coef_a_2 = 0;
defparam \Mult2~mult_llmac .coef_a_3 = 0;
defparam \Mult2~mult_llmac .coef_a_4 = 0;
defparam \Mult2~mult_llmac .coef_a_5 = 0;
defparam \Mult2~mult_llmac .coef_a_6 = 0;
defparam \Mult2~mult_llmac .coef_a_7 = 0;
defparam \Mult2~mult_llmac .coef_b_0 = 0;
defparam \Mult2~mult_llmac .coef_b_1 = 0;
defparam \Mult2~mult_llmac .coef_b_2 = 0;
defparam \Mult2~mult_llmac .coef_b_3 = 0;
defparam \Mult2~mult_llmac .coef_b_4 = 0;
defparam \Mult2~mult_llmac .coef_b_5 = 0;
defparam \Mult2~mult_llmac .coef_b_6 = 0;
defparam \Mult2~mult_llmac .coef_b_7 = 0;
defparam \Mult2~mult_llmac .coef_sel_a_clock = "none";
defparam \Mult2~mult_llmac .coef_sel_b_clock = "none";
defparam \Mult2~mult_llmac .delay_scan_out_ay = "false";
defparam \Mult2~mult_llmac .delay_scan_out_by = "false";
defparam \Mult2~mult_llmac .enable_double_accum = "false";
defparam \Mult2~mult_llmac .load_const_clock = "none";
defparam \Mult2~mult_llmac .load_const_value = 0;
defparam \Mult2~mult_llmac .mode_sub_location = 0;
defparam \Mult2~mult_llmac .negate_clock = "none";
defparam \Mult2~mult_llmac .operand_source_max = "input";
defparam \Mult2~mult_llmac .operand_source_may = "input";
defparam \Mult2~mult_llmac .operand_source_mbx = "input";
defparam \Mult2~mult_llmac .operand_source_mby = "input";
defparam \Mult2~mult_llmac .operation_mode = "m18x18_full";
defparam \Mult2~mult_llmac .output_clock = "none";
defparam \Mult2~mult_llmac .preadder_subtract_a = "false";
defparam \Mult2~mult_llmac .preadder_subtract_b = "false";
defparam \Mult2~mult_llmac .result_a_width = 64;
defparam \Mult2~mult_llmac .signed_max = "false";
defparam \Mult2~mult_llmac .signed_may = "false";
defparam \Mult2~mult_llmac .signed_mbx = "false";
defparam \Mult2~mult_llmac .signed_mby = "false";
defparam \Mult2~mult_llmac .sub_clock = "none";
defparam \Mult2~mult_llmac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \Mult2~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.ay({\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout ,\Add1~29_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult2~32 ,\Mult2~31 ,\Mult2~30 ,\Mult2~29 ,\Mult2~28 ,\Mult2~27 ,\Mult2~26 ,\Mult2~25 ,\Mult2~24 ,\Mult2~23 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~mult_hlmac .accumulate_clock = "none";
defparam \Mult2~mult_hlmac .ax_clock = "none";
defparam \Mult2~mult_hlmac .ax_width = 10;
defparam \Mult2~mult_hlmac .ay_scan_in_clock = "none";
defparam \Mult2~mult_hlmac .ay_scan_in_width = 14;
defparam \Mult2~mult_hlmac .ay_use_scan_in = "false";
defparam \Mult2~mult_hlmac .az_clock = "none";
defparam \Mult2~mult_hlmac .bx_clock = "none";
defparam \Mult2~mult_hlmac .bx_width = 7;
defparam \Mult2~mult_hlmac .by_clock = "none";
defparam \Mult2~mult_hlmac .by_use_scan_in = "false";
defparam \Mult2~mult_hlmac .by_width = 18;
defparam \Mult2~mult_hlmac .bz_clock = "none";
defparam \Mult2~mult_hlmac .coef_a_0 = 0;
defparam \Mult2~mult_hlmac .coef_a_1 = 0;
defparam \Mult2~mult_hlmac .coef_a_2 = 0;
defparam \Mult2~mult_hlmac .coef_a_3 = 0;
defparam \Mult2~mult_hlmac .coef_a_4 = 0;
defparam \Mult2~mult_hlmac .coef_a_5 = 0;
defparam \Mult2~mult_hlmac .coef_a_6 = 0;
defparam \Mult2~mult_hlmac .coef_a_7 = 0;
defparam \Mult2~mult_hlmac .coef_b_0 = 0;
defparam \Mult2~mult_hlmac .coef_b_1 = 0;
defparam \Mult2~mult_hlmac .coef_b_2 = 0;
defparam \Mult2~mult_hlmac .coef_b_3 = 0;
defparam \Mult2~mult_hlmac .coef_b_4 = 0;
defparam \Mult2~mult_hlmac .coef_b_5 = 0;
defparam \Mult2~mult_hlmac .coef_b_6 = 0;
defparam \Mult2~mult_hlmac .coef_b_7 = 0;
defparam \Mult2~mult_hlmac .coef_sel_a_clock = "none";
defparam \Mult2~mult_hlmac .coef_sel_b_clock = "none";
defparam \Mult2~mult_hlmac .delay_scan_out_ay = "false";
defparam \Mult2~mult_hlmac .delay_scan_out_by = "false";
defparam \Mult2~mult_hlmac .enable_double_accum = "false";
defparam \Mult2~mult_hlmac .load_const_clock = "none";
defparam \Mult2~mult_hlmac .load_const_value = 0;
defparam \Mult2~mult_hlmac .mode_sub_location = 0;
defparam \Mult2~mult_hlmac .negate_clock = "none";
defparam \Mult2~mult_hlmac .operand_source_max = "input";
defparam \Mult2~mult_hlmac .operand_source_may = "input";
defparam \Mult2~mult_hlmac .operand_source_mbx = "input";
defparam \Mult2~mult_hlmac .operand_source_mby = "input";
defparam \Mult2~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \Mult2~mult_hlmac .output_clock = "none";
defparam \Mult2~mult_hlmac .preadder_subtract_a = "false";
defparam \Mult2~mult_hlmac .preadder_subtract_b = "false";
defparam \Mult2~mult_hlmac .result_a_width = 64;
defparam \Mult2~mult_hlmac .signed_max = "false";
defparam \Mult2~mult_hlmac .signed_may = "false";
defparam \Mult2~mult_hlmac .signed_mbx = "false";
defparam \Mult2~mult_hlmac .signed_mby = "false";
defparam \Mult2~mult_hlmac .sub_clock = "none";
defparam \Mult2~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N30
cyclonev_lcell_comb \Add4~114 (
// Equation(s):
// \Add4~114_cout  = CARRY(( \Mult2~8  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~8 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add4~114_cout ),
	.shareout());
// synopsys translate_off
defparam \Add4~114 .extended_lut = "off";
defparam \Add4~114 .lut_mask = 64'h00000000000000FF;
defparam \Add4~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N33
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \Mult2~9  ) + ( GND ) + ( \Add4~114_cout  ))
// \Add4~46  = CARRY(( \Mult2~9  ) + ( GND ) + ( \Add4~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N36
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( \Mult2~10  ) + ( VCC ) + ( \Add4~46  ))
// \Add4~58  = CARRY(( \Mult2~10  ) + ( VCC ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N39
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \Mult2~11  ) + ( GND ) + ( \Add4~58  ))
// \Add4~54  = CARRY(( \Mult2~11  ) + ( GND ) + ( \Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N42
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \Mult2~12  ) + ( VCC ) + ( \Add4~54  ))
// \Add4~50  = CARRY(( \Mult2~12  ) + ( VCC ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000000000000F0F;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N45
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( \Mult2~13  ) + ( VCC ) + ( \Add4~50  ))
// \Add4~70  = CARRY(( \Mult2~13  ) + ( VCC ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h00000000000000FF;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N48
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( \Mult2~14  ) + ( GND ) + ( \Add4~70  ))
// \Add4~66  = CARRY(( \Mult2~14  ) + ( GND ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N51
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( \Mult2~15  ) + ( GND ) + ( \Add4~66  ))
// \Add4~62  = CARRY(( \Mult2~15  ) + ( GND ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N54
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \Mult2~16  ) + ( GND ) + ( \Add4~62  ))
// \Add4~42  = CARRY(( \Mult2~16  ) + ( GND ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N57
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \Mult2~17  ) + ( GND ) + ( \Add4~42  ))
// \Add4~38  = CARRY(( \Mult2~17  ) + ( GND ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \Mult2~18  ) + ( VCC ) + ( \Add4~38  ))
// \Add4~34  = CARRY(( \Mult2~18  ) + ( VCC ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N3
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \Mult2~19  ) + ( VCC ) + ( \Add4~34  ))
// \Add4~30  = CARRY(( \Mult2~19  ) + ( VCC ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h00000000000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N6
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \Mult2~20  ) + ( GND ) + ( \Add4~30  ))
// \Add4~26  = CARRY(( \Mult2~20  ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N9
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \Mult2~21  ) + ( GND ) + ( \Add4~26  ))
// \Add4~18  = CARRY(( \Mult2~21  ) + ( GND ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N12
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \Mult2~22  ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \Mult2~22  ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N15
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \Mult2~mult_hlmac_resulta  ) + ( GND ) + ( \Add4~22  ))
// \Add4~14  = CARRY(( \Mult2~mult_hlmac_resulta  ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N18
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \Mult2~654  ) + ( GND ) + ( \Add4~14  ))
// \Add4~10  = CARRY(( \Mult2~654  ) + ( GND ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~654 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N21
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \Mult2~655  ) + ( GND ) + ( \Add4~10  ))
// \Add4~6  = CARRY(( \Mult2~655  ) + ( GND ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~655 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \Mult2~656  ) + ( GND ) + ( \Add4~6  ))
// \Add4~2  = CARRY(( \Mult2~656  ) + ( GND ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~656 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N27
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( \Mult2~657  ) + ( GND ) + ( \Add4~2  ))
// \Add4~98  = CARRY(( \Mult2~657  ) + ( GND ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~657 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N30
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( \Mult2~658  ) + ( GND ) + ( \Add4~98  ))
// \Add4~90  = CARRY(( \Mult2~658  ) + ( GND ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~658 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N33
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \Mult2~659  ) + ( GND ) + ( \Add4~90  ))
// \Add4~94  = CARRY(( \Mult2~659  ) + ( GND ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~659 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( \Mult2~660  ) + ( GND ) + ( \Add4~94  ))
// \Add4~86  = CARRY(( \Mult2~660  ) + ( GND ) + ( \Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~660 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N39
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( \Mult2~661  ) + ( GND ) + ( \Add4~86  ))
// \Add4~82  = CARRY(( \Mult2~661  ) + ( GND ) + ( \Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~661 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N42
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( \Mult2~662  ) + ( GND ) + ( \Add4~82  ))
// \Add4~78  = CARRY(( \Mult2~662  ) + ( GND ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~662 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N45
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( \Mult2~663  ) + ( GND ) + ( \Add4~78  ))
// \Add4~74  = CARRY(( \Mult2~663  ) + ( GND ) + ( \Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~663 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N48
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( \Mult2~664  ) + ( GND ) + ( \Add4~74  ))
// \Add4~110  = CARRY(( \Mult2~664  ) + ( GND ) + ( \Add4~74  ))

	.dataa(gnd),
	.datab(!\Mult2~664 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N51
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( \Mult2~665  ) + ( GND ) + ( \Add4~110  ))
// \Add4~106  = CARRY(( \Mult2~665  ) + ( GND ) + ( \Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~665 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N54
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \Mult2~666  ) + ( GND ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~666 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N48
cyclonev_lcell_comb \p3|LessThan1~33 (
// Equation(s):
// \p3|LessThan1~33_combout  = ( \Add4~101_sumout  & ( \Add4~105_sumout  & ( (!\p0|tick [31]) # ((!\p0|tick [30]) # ((!\p0|tick [29] & \Add4~109_sumout ))) ) ) ) # ( !\Add4~101_sumout  & ( \Add4~105_sumout  & ( (!\p0|tick [31] & ((!\p0|tick [30]) # 
// ((!\p0|tick [29] & \Add4~109_sumout )))) ) ) ) # ( \Add4~101_sumout  & ( !\Add4~105_sumout  & ( (!\p0|tick [31]) # ((!\p0|tick [29] & (!\p0|tick [30] & \Add4~109_sumout ))) ) ) ) # ( !\Add4~101_sumout  & ( !\Add4~105_sumout  & ( (!\p0|tick [29] & 
// (!\p0|tick [31] & (!\p0|tick [30] & \Add4~109_sumout ))) ) ) )

	.dataa(!\p0|tick [29]),
	.datab(!\p0|tick [31]),
	.datac(!\p0|tick [30]),
	.datad(!\Add4~109_sumout ),
	.datae(!\Add4~101_sumout ),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~33 .extended_lut = "off";
defparam \p3|LessThan1~33 .lut_mask = 64'h0080CCECC0C8FCFE;
defparam \p3|LessThan1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \p3|LessThan1~23 (
// Equation(s):
// \p3|LessThan1~23_combout  = ( \Add4~77_sumout  & ( \Add4~73_sumout  & ( (\p0|tick [27] & (\p0|tick [28] & (!\Add4~81_sumout  $ (\p0|tick [26])))) ) ) ) # ( !\Add4~77_sumout  & ( \Add4~73_sumout  & ( (!\p0|tick [27] & (\p0|tick [28] & (!\Add4~81_sumout  $ 
// (\p0|tick [26])))) ) ) ) # ( \Add4~77_sumout  & ( !\Add4~73_sumout  & ( (\p0|tick [27] & (!\p0|tick [28] & (!\Add4~81_sumout  $ (\p0|tick [26])))) ) ) ) # ( !\Add4~77_sumout  & ( !\Add4~73_sumout  & ( (!\p0|tick [27] & (!\p0|tick [28] & (!\Add4~81_sumout  
// $ (\p0|tick [26])))) ) ) )

	.dataa(!\p0|tick [27]),
	.datab(!\p0|tick [28]),
	.datac(!\Add4~81_sumout ),
	.datad(!\p0|tick [26]),
	.datae(!\Add4~77_sumout ),
	.dataf(!\Add4~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~23 .extended_lut = "off";
defparam \p3|LessThan1~23 .lut_mask = 64'h8008400420021001;
defparam \p3|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \p3|LessThan1~28 (
// Equation(s):
// \p3|LessThan1~28_combout  = ( \Add4~77_sumout  & ( \Add4~73_sumout  & ( (!\p0|tick [27]) # ((!\p0|tick [28]) # ((\Add4~81_sumout  & !\p0|tick [26]))) ) ) ) # ( !\Add4~77_sumout  & ( \Add4~73_sumout  & ( (!\p0|tick [28]) # ((!\p0|tick [27] & 
// (\Add4~81_sumout  & !\p0|tick [26]))) ) ) ) # ( \Add4~77_sumout  & ( !\Add4~73_sumout  & ( (!\p0|tick [28] & ((!\p0|tick [27]) # ((\Add4~81_sumout  & !\p0|tick [26])))) ) ) ) # ( !\Add4~77_sumout  & ( !\Add4~73_sumout  & ( (!\p0|tick [27] & (!\p0|tick 
// [28] & (\Add4~81_sumout  & !\p0|tick [26]))) ) ) )

	.dataa(!\p0|tick [27]),
	.datab(!\p0|tick [28]),
	.datac(!\Add4~81_sumout ),
	.datad(!\p0|tick [26]),
	.datae(!\Add4~77_sumout ),
	.dataf(!\Add4~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~28 .extended_lut = "off";
defparam \p3|LessThan1~28 .lut_mask = 64'h08008C88CECCEFEE;
defparam \p3|LessThan1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N6
cyclonev_lcell_comb \p3|LessThan1~29 (
// Equation(s):
// \p3|LessThan1~29_combout  = ( \p3|LessThan1~23_combout  & ( !\p3|LessThan1~28_combout  & ( (!\p0|tick [25] & (!\Add4~85_sumout  & ((!\Add4~93_sumout ) # (\p0|tick [24])))) # (\p0|tick [25] & ((!\Add4~93_sumout ) # ((!\Add4~85_sumout ) # (\p0|tick [24])))) 
// ) ) ) # ( !\p3|LessThan1~23_combout  & ( !\p3|LessThan1~28_combout  ) )

	.dataa(!\Add4~93_sumout ),
	.datab(!\p0|tick [25]),
	.datac(!\Add4~85_sumout ),
	.datad(!\p0|tick [24]),
	.datae(!\p3|LessThan1~23_combout ),
	.dataf(!\p3|LessThan1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~29 .extended_lut = "off";
defparam \p3|LessThan1~29 .lut_mask = 64'hFFFFB2F300000000;
defparam \p3|LessThan1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N24
cyclonev_lcell_comb \p3|LessThan1~30 (
// Equation(s):
// \p3|LessThan1~30_combout  = ( \Add4~97_sumout  & ( !\p0|tick [22] ) )

	.dataa(gnd),
	.datab(!\p0|tick [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~30 .extended_lut = "off";
defparam \p3|LessThan1~30 .lut_mask = 64'h00000000CCCCCCCC;
defparam \p3|LessThan1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \p3|LessThan1~24 (
// Equation(s):
// \p3|LessThan1~24_combout  = ( \Add4~85_sumout  & ( !\p0|tick [25] ) ) # ( !\Add4~85_sumout  & ( \p0|tick [25] ) )

	.dataa(gnd),
	.datab(!\p0|tick [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~24 .extended_lut = "off";
defparam \p3|LessThan1~24 .lut_mask = 64'h33333333CCCCCCCC;
defparam \p3|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N27
cyclonev_lcell_comb \p3|LessThan1~25 (
// Equation(s):
// \p3|LessThan1~25_combout  = ( \Add4~93_sumout  & ( !\p0|tick [24] ) ) # ( !\Add4~93_sumout  & ( \p0|tick [24] ) )

	.dataa(!\p0|tick [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~25 .extended_lut = "off";
defparam \p3|LessThan1~25 .lut_mask = 64'h55555555AAAAAAAA;
defparam \p3|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N54
cyclonev_lcell_comb \p3|LessThan1~31 (
// Equation(s):
// \p3|LessThan1~31_combout  = ( !\p3|LessThan1~25_combout  & ( \p3|LessThan1~23_combout  & ( (!\p3|LessThan1~24_combout  & ((!\Add4~89_sumout  & (!\p0|tick [23] & \p3|LessThan1~30_combout )) # (\Add4~89_sumout  & ((!\p0|tick [23]) # 
// (\p3|LessThan1~30_combout ))))) ) ) )

	.dataa(!\Add4~89_sumout ),
	.datab(!\p0|tick [23]),
	.datac(!\p3|LessThan1~30_combout ),
	.datad(!\p3|LessThan1~24_combout ),
	.datae(!\p3|LessThan1~25_combout ),
	.dataf(!\p3|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~31 .extended_lut = "off";
defparam \p3|LessThan1~31 .lut_mask = 64'h000000004D000000;
defparam \p3|LessThan1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \p3|LessThan1~32 (
// Equation(s):
// \p3|LessThan1~32_combout  = ( \Add4~109_sumout  & ( \Add4~101_sumout  & ( (\p0|tick [31] & (\p0|tick [29] & (!\p0|tick [30] $ (\Add4~105_sumout )))) ) ) ) # ( !\Add4~109_sumout  & ( \Add4~101_sumout  & ( (\p0|tick [31] & (!\p0|tick [29] & (!\p0|tick [30] 
// $ (\Add4~105_sumout )))) ) ) ) # ( \Add4~109_sumout  & ( !\Add4~101_sumout  & ( (!\p0|tick [31] & (\p0|tick [29] & (!\p0|tick [30] $ (\Add4~105_sumout )))) ) ) ) # ( !\Add4~109_sumout  & ( !\Add4~101_sumout  & ( (!\p0|tick [31] & (!\p0|tick [29] & 
// (!\p0|tick [30] $ (\Add4~105_sumout )))) ) ) )

	.dataa(!\p0|tick [31]),
	.datab(!\p0|tick [30]),
	.datac(!\p0|tick [29]),
	.datad(!\Add4~105_sumout ),
	.datae(!\Add4~109_sumout ),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~32 .extended_lut = "off";
defparam \p3|LessThan1~32 .lut_mask = 64'h8020080240100401;
defparam \p3|LessThan1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N24
cyclonev_lcell_comb \p3|LessThan1~13 (
// Equation(s):
// \p3|LessThan1~13_combout  = ( \Add4~69_sumout  & ( \Add4~61_sumout  & ( (\p0|tick [8] & (\p0|tick [10] & (!\Add4~65_sumout  $ (\p0|tick [9])))) ) ) ) # ( !\Add4~69_sumout  & ( \Add4~61_sumout  & ( (!\p0|tick [8] & (\p0|tick [10] & (!\Add4~65_sumout  $ 
// (\p0|tick [9])))) ) ) ) # ( \Add4~69_sumout  & ( !\Add4~61_sumout  & ( (\p0|tick [8] & (!\p0|tick [10] & (!\Add4~65_sumout  $ (\p0|tick [9])))) ) ) ) # ( !\Add4~69_sumout  & ( !\Add4~61_sumout  & ( (!\p0|tick [8] & (!\p0|tick [10] & (!\Add4~65_sumout  $ 
// (\p0|tick [9])))) ) ) )

	.dataa(!\p0|tick [8]),
	.datab(!\p0|tick [10]),
	.datac(!\Add4~65_sumout ),
	.datad(!\p0|tick [9]),
	.datae(!\Add4~69_sumout ),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~13 .extended_lut = "off";
defparam \p3|LessThan1~13 .lut_mask = 64'h8008400420021001;
defparam \p3|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N6
cyclonev_lcell_comb \p3|LessThan1~14 (
// Equation(s):
// \p3|LessThan1~14_combout  = ( \Add4~69_sumout  & ( \Add4~61_sumout  & ( (!\p0|tick [10]) # ((!\p0|tick [8] & ((!\p0|tick [9]) # (\Add4~65_sumout ))) # (\p0|tick [8] & (\Add4~65_sumout  & !\p0|tick [9]))) ) ) ) # ( !\Add4~69_sumout  & ( \Add4~61_sumout  & 
// ( (!\p0|tick [10]) # ((\Add4~65_sumout  & !\p0|tick [9])) ) ) ) # ( \Add4~69_sumout  & ( !\Add4~61_sumout  & ( (!\p0|tick [10] & ((!\p0|tick [8] & ((!\p0|tick [9]) # (\Add4~65_sumout ))) # (\p0|tick [8] & (\Add4~65_sumout  & !\p0|tick [9])))) ) ) ) # ( 
// !\Add4~69_sumout  & ( !\Add4~61_sumout  & ( (!\p0|tick [10] & (\Add4~65_sumout  & !\p0|tick [9])) ) ) )

	.dataa(!\p0|tick [8]),
	.datab(!\p0|tick [10]),
	.datac(!\Add4~65_sumout ),
	.datad(!\p0|tick [9]),
	.datae(!\Add4~69_sumout ),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~14 .extended_lut = "off";
defparam \p3|LessThan1~14 .lut_mask = 64'h0C008C08CFCCEFCE;
defparam \p3|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N57
cyclonev_lcell_comb \p3|LessThan1~9 (
// Equation(s):
// \p3|LessThan1~9_combout  = ( PwmAngle_3[2] & ( (!\Mult2~8  & ((!\p0|tick [2]) # (!\p0|tick [3]))) # (\Mult2~8  & (!\p0|tick [2] & !\p0|tick [3])) ) ) # ( !PwmAngle_3[2] & ( (!\Mult2~8  & !\p0|tick [3]) ) )

	.dataa(!\Mult2~8 ),
	.datab(!\p0|tick [2]),
	.datac(!\p0|tick [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PwmAngle_3[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~9 .extended_lut = "off";
defparam \p3|LessThan1~9 .lut_mask = 64'hA0A0A0A0E8E8E8E8;
defparam \p3|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N27
cyclonev_lcell_comb \p3|LessThan1~7 (
// Equation(s):
// \p3|LessThan1~7_combout  = ( PwmAngle_3[0] & ( PwmAngle_3[1] & ( (!\p0|tick [1]) # (!\p0|tick [0]) ) ) ) # ( !PwmAngle_3[0] & ( PwmAngle_3[1] & ( !\p0|tick [1] ) ) ) # ( PwmAngle_3[0] & ( !PwmAngle_3[1] & ( (!\p0|tick [1] & !\p0|tick [0]) ) ) )

	.dataa(!\p0|tick [1]),
	.datab(gnd),
	.datac(!\p0|tick [0]),
	.datad(gnd),
	.datae(!PwmAngle_3[0]),
	.dataf(!PwmAngle_3[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~7 .extended_lut = "off";
defparam \p3|LessThan1~7 .lut_mask = 64'h0000A0A0AAAAFAFA;
defparam \p3|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N54
cyclonev_lcell_comb \p3|LessThan1~8 (
// Equation(s):
// \p3|LessThan1~8_combout  = ( PwmAngle_3[2] & ( (\p0|tick [2] & (!\Mult2~8  $ (!\p0|tick [3]))) ) ) # ( !PwmAngle_3[2] & ( (!\p0|tick [2] & (!\Mult2~8  $ (!\p0|tick [3]))) ) )

	.dataa(!\Mult2~8 ),
	.datab(!\p0|tick [2]),
	.datac(!\p0|tick [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PwmAngle_3[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~8 .extended_lut = "off";
defparam \p3|LessThan1~8 .lut_mask = 64'h4848484812121212;
defparam \p3|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \p3|LessThan1~10 (
// Equation(s):
// \p3|LessThan1~10_combout  = ( \Add4~49_sumout  & ( \Add4~57_sumout  & ( (\p0|tick [5] & (\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [6] $ (\Add4~53_sumout )))) ) ) ) # ( !\Add4~49_sumout  & ( \Add4~57_sumout  & ( (\p0|tick [5] & (!\p0|tick[7]~DUPLICATE_q  & 
// (!\p0|tick [6] $ (\Add4~53_sumout )))) ) ) ) # ( \Add4~49_sumout  & ( !\Add4~57_sumout  & ( (!\p0|tick [5] & (\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [6] $ (\Add4~53_sumout )))) ) ) ) # ( !\Add4~49_sumout  & ( !\Add4~57_sumout  & ( (!\p0|tick [5] & 
// (!\p0|tick[7]~DUPLICATE_q  & (!\p0|tick [6] $ (\Add4~53_sumout )))) ) ) )

	.dataa(!\p0|tick [5]),
	.datab(!\p0|tick [6]),
	.datac(!\Add4~53_sumout ),
	.datad(!\p0|tick[7]~DUPLICATE_q ),
	.datae(!\Add4~49_sumout ),
	.dataf(!\Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~10 .extended_lut = "off";
defparam \p3|LessThan1~10 .lut_mask = 64'h8200008241000041;
defparam \p3|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \p3|LessThan1~11 (
// Equation(s):
// \p3|LessThan1~11_combout  = ( \p3|LessThan1~8_combout  & ( \p3|LessThan1~10_combout  & ( (!\Add4~45_sumout  & (!\p0|tick [4] & ((\p3|LessThan1~7_combout ) # (\p3|LessThan1~9_combout )))) # (\Add4~45_sumout  & ((!\p0|tick [4]) # ((\p3|LessThan1~7_combout ) 
// # (\p3|LessThan1~9_combout )))) ) ) ) # ( !\p3|LessThan1~8_combout  & ( \p3|LessThan1~10_combout  & ( (!\Add4~45_sumout  & (!\p0|tick [4] & \p3|LessThan1~9_combout )) # (\Add4~45_sumout  & ((!\p0|tick [4]) # (\p3|LessThan1~9_combout ))) ) ) )

	.dataa(!\Add4~45_sumout ),
	.datab(!\p0|tick [4]),
	.datac(!\p3|LessThan1~9_combout ),
	.datad(!\p3|LessThan1~7_combout ),
	.datae(!\p3|LessThan1~8_combout ),
	.dataf(!\p3|LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~11 .extended_lut = "off";
defparam \p3|LessThan1~11 .lut_mask = 64'h000000004D4D4DDD;
defparam \p3|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N0
cyclonev_lcell_comb \p3|LessThan1~6 (
// Equation(s):
// \p3|LessThan1~6_combout  = ( !\p0|tick [11] & ( \Add4~41_sumout  ) ) # ( \p0|tick [11] & ( !\Add4~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p0|tick [11]),
	.dataf(!\Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~6 .extended_lut = "off";
defparam \p3|LessThan1~6 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \p3|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N0
cyclonev_lcell_comb \p3|LessThan1~5 (
// Equation(s):
// \p3|LessThan1~5_combout  = ( \Add4~37_sumout  & ( \Add4~33_sumout  & ( (\p0|tick [13] & (\p0|tick [12] & (!\p0|tick [14] $ (\Add4~29_sumout )))) ) ) ) # ( !\Add4~37_sumout  & ( \Add4~33_sumout  & ( (\p0|tick [13] & (!\p0|tick [12] & (!\p0|tick [14] $ 
// (\Add4~29_sumout )))) ) ) ) # ( \Add4~37_sumout  & ( !\Add4~33_sumout  & ( (!\p0|tick [13] & (\p0|tick [12] & (!\p0|tick [14] $ (\Add4~29_sumout )))) ) ) ) # ( !\Add4~37_sumout  & ( !\Add4~33_sumout  & ( (!\p0|tick [13] & (!\p0|tick [12] & (!\p0|tick [14] 
// $ (\Add4~29_sumout )))) ) ) )

	.dataa(!\p0|tick [13]),
	.datab(!\p0|tick [14]),
	.datac(!\p0|tick [12]),
	.datad(!\Add4~29_sumout ),
	.datae(!\Add4~37_sumout ),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~5 .extended_lut = "off";
defparam \p3|LessThan1~5 .lut_mask = 64'h8020080240100401;
defparam \p3|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N18
cyclonev_lcell_comb \p3|LessThan1~12 (
// Equation(s):
// \p3|LessThan1~12_combout  = ( \Add4~57_sumout  & ( \Add4~49_sumout  & ( (!\p0|tick[7]~DUPLICATE_q ) # ((!\p0|tick [5] & ((!\p0|tick [6]) # (\Add4~53_sumout ))) # (\p0|tick [5] & (!\p0|tick [6] & \Add4~53_sumout ))) ) ) ) # ( !\Add4~57_sumout  & ( 
// \Add4~49_sumout  & ( (!\p0|tick[7]~DUPLICATE_q ) # ((!\p0|tick [6] & \Add4~53_sumout )) ) ) ) # ( \Add4~57_sumout  & ( !\Add4~49_sumout  & ( (!\p0|tick[7]~DUPLICATE_q  & ((!\p0|tick [5] & ((!\p0|tick [6]) # (\Add4~53_sumout ))) # (\p0|tick [5] & 
// (!\p0|tick [6] & \Add4~53_sumout )))) ) ) ) # ( !\Add4~57_sumout  & ( !\Add4~49_sumout  & ( (!\p0|tick [6] & (!\p0|tick[7]~DUPLICATE_q  & \Add4~53_sumout )) ) ) )

	.dataa(!\p0|tick [5]),
	.datab(!\p0|tick [6]),
	.datac(!\p0|tick[7]~DUPLICATE_q ),
	.datad(!\Add4~53_sumout ),
	.datae(!\Add4~57_sumout ),
	.dataf(!\Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~12 .extended_lut = "off";
defparam \p3|LessThan1~12 .lut_mask = 64'h00C080E0F0FCF8FE;
defparam \p3|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N12
cyclonev_lcell_comb \p3|LessThan1~15 (
// Equation(s):
// \p3|LessThan1~15_combout  = ( \p3|LessThan1~5_combout  & ( \p3|LessThan1~12_combout  & ( (!\p3|LessThan1~6_combout  & ((\p3|LessThan1~14_combout ) # (\p3|LessThan1~13_combout ))) ) ) ) # ( \p3|LessThan1~5_combout  & ( !\p3|LessThan1~12_combout  & ( 
// (!\p3|LessThan1~6_combout  & (((\p3|LessThan1~13_combout  & \p3|LessThan1~11_combout )) # (\p3|LessThan1~14_combout ))) ) ) )

	.dataa(!\p3|LessThan1~13_combout ),
	.datab(!\p3|LessThan1~14_combout ),
	.datac(!\p3|LessThan1~11_combout ),
	.datad(!\p3|LessThan1~6_combout ),
	.datae(!\p3|LessThan1~5_combout ),
	.dataf(!\p3|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~15 .extended_lut = "off";
defparam \p3|LessThan1~15 .lut_mask = 64'h0000370000007700;
defparam \p3|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N9
cyclonev_lcell_comb \p3|LessThan1~4 (
// Equation(s):
// \p3|LessThan1~4_combout  = ( !\p0|tick [15] & ( \Add4~25_sumout  ) ) # ( \p0|tick [15] & ( !\Add4~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p0|tick [15]),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~4 .extended_lut = "off";
defparam \p3|LessThan1~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \p3|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \p3|LessThan1~16 (
// Equation(s):
// \p3|LessThan1~16_combout  = ( \Add4~37_sumout  & ( \Add4~29_sumout  & ( (!\p0|tick [14]) # ((!\p0|tick [12] & ((!\p0|tick [13]) # (\Add4~33_sumout ))) # (\p0|tick [12] & (!\p0|tick [13] & \Add4~33_sumout ))) ) ) ) # ( !\Add4~37_sumout  & ( \Add4~29_sumout 
//  & ( (!\p0|tick [14]) # ((!\p0|tick [13] & \Add4~33_sumout )) ) ) ) # ( \Add4~37_sumout  & ( !\Add4~29_sumout  & ( (!\p0|tick [14] & ((!\p0|tick [12] & ((!\p0|tick [13]) # (\Add4~33_sumout ))) # (\p0|tick [12] & (!\p0|tick [13] & \Add4~33_sumout )))) ) ) 
// ) # ( !\Add4~37_sumout  & ( !\Add4~29_sumout  & ( (!\p0|tick [13] & (!\p0|tick [14] & \Add4~33_sumout )) ) ) )

	.dataa(!\p0|tick [12]),
	.datab(!\p0|tick [13]),
	.datac(!\p0|tick [14]),
	.datad(!\Add4~33_sumout ),
	.datae(!\Add4~37_sumout ),
	.dataf(!\Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~16 .extended_lut = "off";
defparam \p3|LessThan1~16 .lut_mask = 64'h00C080E0F0FCF8FE;
defparam \p3|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N48
cyclonev_lcell_comb \p3|LessThan1~17 (
// Equation(s):
// \p3|LessThan1~17_combout  = ( \p3|LessThan1~5_combout  & ( \Add4~41_sumout  & ( (\p0|tick [11] & !\p3|LessThan1~16_combout ) ) ) ) # ( !\p3|LessThan1~5_combout  & ( \Add4~41_sumout  & ( !\p3|LessThan1~16_combout  ) ) ) # ( \p3|LessThan1~5_combout  & ( 
// !\Add4~41_sumout  & ( !\p3|LessThan1~16_combout  ) ) ) # ( !\p3|LessThan1~5_combout  & ( !\Add4~41_sumout  & ( !\p3|LessThan1~16_combout  ) ) )

	.dataa(gnd),
	.datab(!\p0|tick [11]),
	.datac(!\p3|LessThan1~16_combout ),
	.datad(gnd),
	.datae(!\p3|LessThan1~5_combout ),
	.dataf(!\Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~17 .extended_lut = "off";
defparam \p3|LessThan1~17 .lut_mask = 64'hF0F0F0F0F0F03030;
defparam \p3|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \p3|LessThan1~20 (
// Equation(s):
// \p3|LessThan1~20_combout  = ( \Add4~25_sumout  & ( !\p0|tick [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~20 .extended_lut = "off";
defparam \p3|LessThan1~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \p3|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N0
cyclonev_lcell_comb \p3|LessThan1~2 (
// Equation(s):
// \p3|LessThan1~2_combout  = ( \Add4~21_sumout  & ( !\p0|tick[17]~DUPLICATE_q  ) ) # ( !\Add4~21_sumout  & ( \p0|tick[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~2 .extended_lut = "off";
defparam \p3|LessThan1~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \p3|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \p3|LessThan1~0 (
// Equation(s):
// \p3|LessThan1~0_combout  = ( \Add4~5_sumout  & ( \Add4~1_sumout  & ( (\p0|tick [20] & (\p0|tick[21]~DUPLICATE_q  & (!\p0|tick [19] $ (\Add4~9_sumout )))) ) ) ) # ( !\Add4~5_sumout  & ( \Add4~1_sumout  & ( (!\p0|tick [20] & (\p0|tick[21]~DUPLICATE_q  & 
// (!\p0|tick [19] $ (\Add4~9_sumout )))) ) ) ) # ( \Add4~5_sumout  & ( !\Add4~1_sumout  & ( (\p0|tick [20] & (!\p0|tick[21]~DUPLICATE_q  & (!\p0|tick [19] $ (\Add4~9_sumout )))) ) ) ) # ( !\Add4~5_sumout  & ( !\Add4~1_sumout  & ( (!\p0|tick [20] & 
// (!\p0|tick[21]~DUPLICATE_q  & (!\p0|tick [19] $ (\Add4~9_sumout )))) ) ) )

	.dataa(!\p0|tick [19]),
	.datab(!\p0|tick [20]),
	.datac(!\Add4~9_sumout ),
	.datad(!\p0|tick[21]~DUPLICATE_q ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~0 .extended_lut = "off";
defparam \p3|LessThan1~0 .lut_mask = 64'h8400210000840021;
defparam \p3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \p3|LessThan1~1 (
// Equation(s):
// \p3|LessThan1~1_combout  = ( !\p0|tick [18] & ( \Add4~13_sumout  ) ) # ( \p0|tick [18] & ( !\Add4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p0|tick [18]),
	.dataf(!\Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~1 .extended_lut = "off";
defparam \p3|LessThan1~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \p3|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N24
cyclonev_lcell_comb \p3|LessThan1~21 (
// Equation(s):
// \p3|LessThan1~21_combout  = ( \p3|LessThan1~0_combout  & ( !\p3|LessThan1~1_combout  & ( (!\p3|LessThan1~2_combout  & ((!\p3|LessThan1~20_combout  & (!\p0|tick [16] & \Add4~17_sumout )) # (\p3|LessThan1~20_combout  & ((!\p0|tick [16]) # (\Add4~17_sumout 
// ))))) ) ) )

	.dataa(!\p3|LessThan1~20_combout ),
	.datab(!\p0|tick [16]),
	.datac(!\p3|LessThan1~2_combout ),
	.datad(!\Add4~17_sumout ),
	.datae(!\p3|LessThan1~0_combout ),
	.dataf(!\p3|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~21 .extended_lut = "off";
defparam \p3|LessThan1~21 .lut_mask = 64'h000040D000000000;
defparam \p3|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N18
cyclonev_lcell_comb \p3|LessThan1~18 (
// Equation(s):
// \p3|LessThan1~18_combout  = ( \Add4~9_sumout  & ( \Add4~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q ) # ((!\p0|tick [19] & ((!\p0|tick [20]) # (\Add4~5_sumout ))) # (\p0|tick [19] & (!\p0|tick [20] & \Add4~5_sumout ))) ) ) ) # ( !\Add4~9_sumout  & ( 
// \Add4~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q ) # ((!\p0|tick [20] & \Add4~5_sumout )) ) ) ) # ( \Add4~9_sumout  & ( !\Add4~1_sumout  & ( (!\p0|tick[21]~DUPLICATE_q  & ((!\p0|tick [19] & ((!\p0|tick [20]) # (\Add4~5_sumout ))) # (\p0|tick [19] & 
// (!\p0|tick [20] & \Add4~5_sumout )))) ) ) ) # ( !\Add4~9_sumout  & ( !\Add4~1_sumout  & ( (!\p0|tick [20] & (\Add4~5_sumout  & !\p0|tick[21]~DUPLICATE_q )) ) ) )

	.dataa(!\p0|tick [19]),
	.datab(!\p0|tick [20]),
	.datac(!\Add4~5_sumout ),
	.datad(!\p0|tick[21]~DUPLICATE_q ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~18 .extended_lut = "off";
defparam \p3|LessThan1~18 .lut_mask = 64'h0C008E00FF0CFF8E;
defparam \p3|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \p3|LessThan1~19 (
// Equation(s):
// \p3|LessThan1~19_combout  = ( \p3|LessThan1~0_combout  & ( !\p3|LessThan1~18_combout  & ( (!\p0|tick [18] & (!\Add4~13_sumout  & ((!\Add4~21_sumout ) # (\p0|tick[17]~DUPLICATE_q )))) # (\p0|tick [18] & ((!\Add4~21_sumout ) # ((!\Add4~13_sumout ) # 
// (\p0|tick[17]~DUPLICATE_q )))) ) ) ) # ( !\p3|LessThan1~0_combout  & ( !\p3|LessThan1~18_combout  ) )

	.dataa(!\p0|tick [18]),
	.datab(!\Add4~21_sumout ),
	.datac(!\p0|tick[17]~DUPLICATE_q ),
	.datad(!\Add4~13_sumout ),
	.datae(!\p3|LessThan1~0_combout ),
	.dataf(!\p3|LessThan1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~19 .extended_lut = "off";
defparam \p3|LessThan1~19 .lut_mask = 64'hFFFFDF4500000000;
defparam \p3|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \p3|LessThan1~3 (
// Equation(s):
// \p3|LessThan1~3_combout  = ( \p3|LessThan1~0_combout  & ( !\p3|LessThan1~1_combout  & ( (!\p3|LessThan1~2_combout  & (!\p0|tick [16] $ (\Add4~17_sumout ))) ) ) )

	.dataa(!\p3|LessThan1~2_combout ),
	.datab(gnd),
	.datac(!\p0|tick [16]),
	.datad(!\Add4~17_sumout ),
	.datae(!\p3|LessThan1~0_combout ),
	.dataf(!\p3|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~3 .extended_lut = "off";
defparam \p3|LessThan1~3 .lut_mask = 64'h0000A00A00000000;
defparam \p3|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \p3|LessThan1~22 (
// Equation(s):
// \p3|LessThan1~22_combout  = ( \p3|LessThan1~19_combout  & ( \p3|LessThan1~3_combout  & ( (!\p3|LessThan1~21_combout  & (((!\p3|LessThan1~15_combout  & \p3|LessThan1~17_combout )) # (\p3|LessThan1~4_combout ))) ) ) ) # ( \p3|LessThan1~19_combout  & ( 
// !\p3|LessThan1~3_combout  & ( !\p3|LessThan1~21_combout  ) ) )

	.dataa(!\p3|LessThan1~15_combout ),
	.datab(!\p3|LessThan1~4_combout ),
	.datac(!\p3|LessThan1~17_combout ),
	.datad(!\p3|LessThan1~21_combout ),
	.datae(!\p3|LessThan1~19_combout ),
	.dataf(!\p3|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~22 .extended_lut = "off";
defparam \p3|LessThan1~22 .lut_mask = 64'h0000FF0000003B00;
defparam \p3|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N15
cyclonev_lcell_comb \p3|LessThan1~26 (
// Equation(s):
// \p3|LessThan1~26_combout  = ( \Add4~97_sumout  & ( !\p0|tick [22] ) ) # ( !\Add4~97_sumout  & ( \p0|tick [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p0|tick [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~26 .extended_lut = "off";
defparam \p3|LessThan1~26 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \p3|LessThan1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \p3|LessThan1~27 (
// Equation(s):
// \p3|LessThan1~27_combout  = ( !\p3|LessThan1~25_combout  & ( \p3|LessThan1~23_combout  & ( (!\p3|LessThan1~26_combout  & (!\p3|LessThan1~24_combout  & (!\Add4~89_sumout  $ (\p0|tick [23])))) ) ) )

	.dataa(!\Add4~89_sumout ),
	.datab(!\p3|LessThan1~26_combout ),
	.datac(!\p0|tick [23]),
	.datad(!\p3|LessThan1~24_combout ),
	.datae(!\p3|LessThan1~25_combout ),
	.dataf(!\p3|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~27 .extended_lut = "off";
defparam \p3|LessThan1~27 .lut_mask = 64'h0000000084000000;
defparam \p3|LessThan1~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N42
cyclonev_lcell_comb \p3|LessThan1~34 (
// Equation(s):
// \p3|LessThan1~34_combout  = ( \p3|LessThan1~22_combout  & ( \p3|LessThan1~27_combout  & ( ((\p3|LessThan1~32_combout  & ((!\p3|LessThan1~29_combout ) # (\p3|LessThan1~31_combout )))) # (\p3|LessThan1~33_combout ) ) ) ) # ( !\p3|LessThan1~22_combout  & ( 
// \p3|LessThan1~27_combout  & ( (\p3|LessThan1~32_combout ) # (\p3|LessThan1~33_combout ) ) ) ) # ( \p3|LessThan1~22_combout  & ( !\p3|LessThan1~27_combout  & ( ((\p3|LessThan1~32_combout  & ((!\p3|LessThan1~29_combout ) # (\p3|LessThan1~31_combout )))) # 
// (\p3|LessThan1~33_combout ) ) ) ) # ( !\p3|LessThan1~22_combout  & ( !\p3|LessThan1~27_combout  & ( ((\p3|LessThan1~32_combout  & ((!\p3|LessThan1~29_combout ) # (\p3|LessThan1~31_combout )))) # (\p3|LessThan1~33_combout ) ) ) )

	.dataa(!\p3|LessThan1~33_combout ),
	.datab(!\p3|LessThan1~29_combout ),
	.datac(!\p3|LessThan1~31_combout ),
	.datad(!\p3|LessThan1~32_combout ),
	.datae(!\p3|LessThan1~22_combout ),
	.dataf(!\p3|LessThan1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p3|LessThan1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p3|LessThan1~34 .extended_lut = "off";
defparam \p3|LessThan1~34 .lut_mask = 64'h55DF55DF55FF55DF;
defparam \p3|LessThan1~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N43
dffeas \p3|PWM (
	.clk(\FPGA_CLK2_50~inputCLKENA0_outclk ),
	.d(\p3|LessThan1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p3|PWM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p3|PWM .is_wysiwyg = "true";
defparam \p3|PWM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N36
cyclonev_lcell_comb \LED~0 (
// Equation(s):
// \LED~0_combout  = ( \h0|oAngle [4] & ( \Equal0~0_combout  & ( ((\h0|oAngle [2] & (\h0|oAngle [5] & \h0|oAngle [7]))) # (\p0|PWM~q ) ) ) ) # ( !\h0|oAngle [4] & ( \Equal0~0_combout  & ( (\p0|PWM~q  & (((\h0|oAngle [7]) # (\h0|oAngle [5])) # (\h0|oAngle 
// [2]))) ) ) ) # ( \h0|oAngle [4] & ( !\Equal0~0_combout  & ( \p0|PWM~q  ) ) ) # ( !\h0|oAngle [4] & ( !\Equal0~0_combout  & ( \p0|PWM~q  ) ) )

	.dataa(!\h0|oAngle [2]),
	.datab(!\p0|PWM~q ),
	.datac(!\h0|oAngle [5]),
	.datad(!\h0|oAngle [7]),
	.datae(!\h0|oAngle [4]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED~0 .extended_lut = "off";
defparam \LED~0 .lut_mask = 64'h3333333313333337;
defparam \LED~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \FPGA_CLK1_50~input (
	.i(FPGA_CLK1_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK1_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK1_50~input .bus_hold = "false";
defparam \FPGA_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \FPGA_CLK1_25~input (
	.i(FPGA_CLK1_25),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK1_25~input_o ));
// synopsys translate_off
defparam \FPGA_CLK1_25~input .bus_hold = "false";
defparam \FPGA_CLK1_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y43_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
