
## Creating Multi Tasking application on FreeRTOS with Xilinx Vitis/VIVADO for Xilinx Zynq UltraScale+ MPSoC and Zynq 7000 FPGA
Here we are providing the "Tcl" file for creating the VIVADO 2019.2 Project, we also have attached the "XSA" which is generated file and we also have included the "VIVADO Block Diagram" in PDF format.
