WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2536098 heartbeat IPC: 3.943 cumulative IPC: 3.943 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5067763 heartbeat IPC: 3.95 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6319372 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6319372 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 8150996 heartbeat IPC: 3.243 cumulative IPC: 2.73 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 11712685 heartbeat IPC: 2.808 cumulative IPC: 2.781 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 15355446 heartbeat IPC: 2.745 cumulative IPC: 2.767 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 18947695 heartbeat IPC: 2.784 cumulative IPC: 2.772 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 22464740 heartbeat IPC: 2.843 cumulative IPC: 2.787 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 26000957 heartbeat IPC: 2.828 cumulative IPC: 2.794 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 31171497 heartbeat IPC: 1.934 cumulative IPC: 2.615 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 35696874 heartbeat IPC: 2.21 cumulative IPC: 2.553 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 40112234 heartbeat IPC: 2.265 cumulative IPC: 2.515 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 45363343 heartbeat IPC: 1.904 cumulative IPC: 2.433 (Simulation time: 00 hr 04 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 42970831 cumulative IPC: 2.327 (Simulation time: 00 hr 05 min 15 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 42970831 cumulative IPC: 2.327 (Simulation time: 00 hr 05 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_507.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.327 instructions: 100000001 cycles: 42970831
CPU 0 Branch Prediction Accuracy: 93.25% MPKI: 10.6 Average ROB Occupancy at Mispredict: 28.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00085
BRANCH_INDIRECT: 3.07
BRANCH_CONDITIONAL: 7.52
BRANCH_DIRECT_CALL: 0.00049
BRANCH_INDIRECT_CALL: 0.00194
BRANCH_RETURN: 0.00054

LLC TOTAL        ACCESS:     299511 HIT:     245575 MISS:      53936
LLC LOAD         ACCESS:      83099 HIT:      75226 MISS:       7873
LLC RFO          ACCESS:      85768 HIT:      39838 MISS:      45930
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     130533 HIT:     130493 MISS:         40
LLC TRANSLATION  ACCESS:        111 HIT:         18 MISS:         93
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 717.4 cycles
cpu0_DTLB TOTAL        ACCESS:   22166351 HIT:   21707086 MISS:     459265
cpu0_DTLB LOAD         ACCESS:   22166351 HIT:   21707086 MISS:     459265
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.93 cycles
cpu0_ITLB TOTAL        ACCESS:     514720 HIT:     513841 MISS:        879
cpu0_ITLB LOAD         ACCESS:     514720 HIT:     513841 MISS:        879
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.933 cycles
cpu0_L1D TOTAL        ACCESS:   29697492 HIT:   27948007 MISS:    1749485
cpu0_L1D LOAD         ACCESS:   20909568 HIT:   19829333 MISS:    1080235
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8787279 HIT:    8118201 MISS:     669078
cpu0_L1D TRANSLATION  ACCESS:        645 HIT:        473 MISS:        172
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.37 cycles
cpu0_L1I TOTAL        ACCESS:     599129 HIT:     593326 MISS:       5803
cpu0_L1I LOAD         ACCESS:     599129 HIT:     593326 MISS:       5803
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 57 cycles
cpu0_L2C TOTAL        ACCESS:    1337192 HIT:    1168166 MISS:     169026
cpu0_L2C LOAD         ACCESS:     695370 HIT:     612271 MISS:      83099
cpu0_L2C RFO          ACCESS:     213347 HIT:     127578 MISS:      85769
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     428308 HIT:     428261 MISS:         47
cpu0_L2C TRANSLATION  ACCESS:        167 HIT:         56 MISS:        111
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 249.4 cycles
cpu0_STLB TOTAL        ACCESS:     264306 HIT:     263667 MISS:        639
cpu0_STLB LOAD         ACCESS:     264306 HIT:     263667 MISS:        639
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 400.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15480
  ROW_BUFFER_MISS:      38410
 AVG DBUS CONGESTED CYCLE: 3.987
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4098
  FULL:      36347
