From 88754eb2c6daca1e680a29fb53054ec487dda131 Mon Sep 17 00:00:00 2001
From: dkl <dkl@rock-chips.com>
Date: Mon, 10 Feb 2014 10:52:33 +0800
Subject: [PATCH] clk: rockchip: add clk_gpu init to rate 200M

---
 arch/arm/boot/dts/rk3188-clocks.dtsi | 1 +
 arch/arm/boot/dts/rk3188.dtsi        | 3 ++-
 2 files changed, 3 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/rk3188-clocks.dtsi b/arch/arm/boot/dts/rk3188-clocks.dtsi
index f51e9c605948..0097e9e23aae 100755
--- a/arch/arm/boot/dts/rk3188-clocks.dtsi
+++ b/arch/arm/boot/dts/rk3188-clocks.dtsi
@@ -1089,6 +1089,7 @@
 						clocks = <&clk_cpll>, <&clk_gpll>;
 						clock-output-names = "clk_gpu";
 						#clock-cells = <0>;
+						#clock-init-cells = <1>;
 					};
 
 					/* reg[15:8]: reserved */
diff --git a/arch/arm/boot/dts/rk3188.dtsi b/arch/arm/boot/dts/rk3188.dtsi
index 5e2b9d5d37e0..7ea34b9af08a 100755
--- a/arch/arm/boot/dts/rk3188.dtsi
+++ b/arch/arm/boot/dts/rk3188.dtsi
@@ -343,7 +343,8 @@
 			<&clk_cpll 594000000>,	<&aclk_cpu 192000000>,
 			<&hclk_cpu 96000000>,	<&pclk_cpu 48000000>,
 			<&pclk_ahb2apb 48000000>,	<&aclk_peri 192000000>,
-			<&hclk_peri 96000000>,	<&pclk_peri 48000000>;
+			<&hclk_peri 96000000>,	<&pclk_peri 48000000>,
+			<&clk_gpu 200000000>;
 	};
 
 	fb: fb{
-- 
2.35.3

