Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 18 11:35:03 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bcd2led7seg_top_timing_summary_routed.rpt -pb bcd2led7seg_top_timing_summary_routed.pb -rpx bcd2led7seg_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd2led7seg_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.004        0.000                      0                  999        0.115        0.000                      0                  999        4.500        0.000                       0                   572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.004        0.000                      0                  999        0.115        0.000                      0                  999        4.500        0.000                       0                   572  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_ssc/R_brightness_duty_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/O_anode_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 5.885ns (68.716%)  route 2.679ns (31.284%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.647     5.250    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.478     5.728 r  u_ssc/R_brightness_duty_reg[7]/Q
                         net (fo=1, routed)           0.594     6.322    u_ssc/R_brightness_duty[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.012    10.334 r  u_ssc/W_mult_full/P[10]
                         net (fo=2, routed)           1.026    11.360    u_ssc/W_duty_count[2]
    SLICE_X12Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.484 r  u_ssc/W_pwm_out_carry_i_7/O
                         net (fo=1, routed)           0.000    11.484    u_ssc/W_pwm_out_carry_i_7_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.017 r  u_ssc/W_pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ssc/W_pwm_out_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  u_ssc/W_pwm_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.134    u_ssc/W_pwm_out_carry__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.388 f  u_ssc/W_pwm_out_carry__1/CO[0]
                         net (fo=1, routed)           0.719    13.107    u_ssc/W_pwm_out
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.367    13.474 r  u_ssc/O_anode[4]_i_1/O
                         net (fo=5, routed)           0.340    13.814    u_ssc/O_anode[4]_i_1_n_0
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.601    15.024    u_ssc/CLK
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y59          FDSE (Setup_fdse_C_S)       -0.429    14.818    u_ssc/O_anode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_ssc/R_brightness_duty_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/O_anode_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 5.885ns (68.716%)  route 2.679ns (31.284%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.647     5.250    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.478     5.728 r  u_ssc/R_brightness_duty_reg[7]/Q
                         net (fo=1, routed)           0.594     6.322    u_ssc/R_brightness_duty[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.012    10.334 r  u_ssc/W_mult_full/P[10]
                         net (fo=2, routed)           1.026    11.360    u_ssc/W_duty_count[2]
    SLICE_X12Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.484 r  u_ssc/W_pwm_out_carry_i_7/O
                         net (fo=1, routed)           0.000    11.484    u_ssc/W_pwm_out_carry_i_7_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.017 r  u_ssc/W_pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ssc/W_pwm_out_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  u_ssc/W_pwm_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.134    u_ssc/W_pwm_out_carry__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.388 f  u_ssc/W_pwm_out_carry__1/CO[0]
                         net (fo=1, routed)           0.719    13.107    u_ssc/W_pwm_out
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.367    13.474 r  u_ssc/O_anode[4]_i_1/O
                         net (fo=5, routed)           0.340    13.814    u_ssc/O_anode[4]_i_1_n_0
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.601    15.024    u_ssc/CLK
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y59          FDSE (Setup_fdse_C_S)       -0.429    14.818    u_ssc/O_anode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_ssc/R_brightness_duty_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/O_anode_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 5.885ns (68.716%)  route 2.679ns (31.284%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.647     5.250    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.478     5.728 r  u_ssc/R_brightness_duty_reg[7]/Q
                         net (fo=1, routed)           0.594     6.322    u_ssc/R_brightness_duty[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.012    10.334 r  u_ssc/W_mult_full/P[10]
                         net (fo=2, routed)           1.026    11.360    u_ssc/W_duty_count[2]
    SLICE_X12Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.484 r  u_ssc/W_pwm_out_carry_i_7/O
                         net (fo=1, routed)           0.000    11.484    u_ssc/W_pwm_out_carry_i_7_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.017 r  u_ssc/W_pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ssc/W_pwm_out_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  u_ssc/W_pwm_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.134    u_ssc/W_pwm_out_carry__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.388 f  u_ssc/W_pwm_out_carry__1/CO[0]
                         net (fo=1, routed)           0.719    13.107    u_ssc/W_pwm_out
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.367    13.474 r  u_ssc/O_anode[4]_i_1/O
                         net (fo=5, routed)           0.340    13.814    u_ssc/O_anode[4]_i_1_n_0
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.601    15.024    u_ssc/CLK
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y59          FDSE (Setup_fdse_C_S)       -0.429    14.818    u_ssc/O_anode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_ssc/R_brightness_duty_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/O_anode_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 5.885ns (68.716%)  route 2.679ns (31.284%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.647     5.250    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.478     5.728 r  u_ssc/R_brightness_duty_reg[7]/Q
                         net (fo=1, routed)           0.594     6.322    u_ssc/R_brightness_duty[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.012    10.334 r  u_ssc/W_mult_full/P[10]
                         net (fo=2, routed)           1.026    11.360    u_ssc/W_duty_count[2]
    SLICE_X12Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.484 r  u_ssc/W_pwm_out_carry_i_7/O
                         net (fo=1, routed)           0.000    11.484    u_ssc/W_pwm_out_carry_i_7_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.017 r  u_ssc/W_pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ssc/W_pwm_out_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  u_ssc/W_pwm_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.134    u_ssc/W_pwm_out_carry__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.388 f  u_ssc/W_pwm_out_carry__1/CO[0]
                         net (fo=1, routed)           0.719    13.107    u_ssc/W_pwm_out
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.367    13.474 r  u_ssc/O_anode[4]_i_1/O
                         net (fo=5, routed)           0.340    13.814    u_ssc/O_anode[4]_i_1_n_0
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.601    15.024    u_ssc/CLK
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y59          FDSE (Setup_fdse_C_S)       -0.429    14.818    u_ssc/O_anode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u_ssc/R_brightness_duty_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/O_anode_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 5.885ns (68.716%)  route 2.679ns (31.284%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.647     5.250    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.478     5.728 r  u_ssc/R_brightness_duty_reg[7]/Q
                         net (fo=1, routed)           0.594     6.322    u_ssc/R_brightness_duty[7]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.012    10.334 r  u_ssc/W_mult_full/P[10]
                         net (fo=2, routed)           1.026    11.360    u_ssc/W_duty_count[2]
    SLICE_X12Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.484 r  u_ssc/W_pwm_out_carry_i_7/O
                         net (fo=1, routed)           0.000    11.484    u_ssc/W_pwm_out_carry_i_7_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.017 r  u_ssc/W_pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.017    u_ssc/W_pwm_out_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.134 r  u_ssc/W_pwm_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.134    u_ssc/W_pwm_out_carry__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.388 f  u_ssc/W_pwm_out_carry__1/CO[0]
                         net (fo=1, routed)           0.719    13.107    u_ssc/W_pwm_out
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.367    13.474 r  u_ssc/O_anode[4]_i_1/O
                         net (fo=5, routed)           0.340    13.814    u_ssc/O_anode[4]_i_1_n_0
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.601    15.024    u_ssc/CLK
    SLICE_X7Y59          FDSE                                         r  u_ssc/O_anode_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y59          FDSE (Setup_fdse_C_S)       -0.429    14.818    u_ssc/O_anode_reg[4]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.242ns (35.075%)  route 4.150ns (64.925%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.723     5.326    GEN_SW_DB[15].u_db_sw/CLK
    SLICE_X4Y57          FDRE                                         r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/Q
                         net (fo=24, routed)          0.889     6.671    GEN_SW_DB[15].u_db_sw/W_count_max_cur0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     7.365 r  GEN_SW_DB[15].u_db_sw/W_tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.552     7.917    u_ssc/W_tick0[2]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.313     8.230 r  u_ssc/W_tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.230    u_ssc/W_tick_carry_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.631 r  u_ssc/W_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.631    u_ssc/W_tick_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.745 r  u_ssc/W_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_ssc/W_tick_carry__0_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  u_ssc/W_tick_carry__1/CO[3]
                         net (fo=5, routed)           1.376    10.235    u_ssc/W_tick
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.150    10.385 r  u_ssc/O_bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.333    11.718    u_ssc/O_bcd_out[3]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.527    14.950    u_ssc/CLK
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[10]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y53         FDRE (Setup_fdre_C_R)       -0.748    14.425    u_ssc/R_refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.242ns (35.075%)  route 4.150ns (64.925%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.723     5.326    GEN_SW_DB[15].u_db_sw/CLK
    SLICE_X4Y57          FDRE                                         r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/Q
                         net (fo=24, routed)          0.889     6.671    GEN_SW_DB[15].u_db_sw/W_count_max_cur0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     7.365 r  GEN_SW_DB[15].u_db_sw/W_tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.552     7.917    u_ssc/W_tick0[2]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.313     8.230 r  u_ssc/W_tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.230    u_ssc/W_tick_carry_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.631 r  u_ssc/W_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.631    u_ssc/W_tick_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.745 r  u_ssc/W_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_ssc/W_tick_carry__0_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  u_ssc/W_tick_carry__1/CO[3]
                         net (fo=5, routed)           1.376    10.235    u_ssc/W_tick
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.150    10.385 r  u_ssc/O_bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.333    11.718    u_ssc/O_bcd_out[3]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.527    14.950    u_ssc/CLK
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[11]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y53         FDRE (Setup_fdre_C_R)       -0.748    14.425    u_ssc/R_refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_refresh_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.242ns (35.075%)  route 4.150ns (64.925%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.723     5.326    GEN_SW_DB[15].u_db_sw/CLK
    SLICE_X4Y57          FDRE                                         r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/Q
                         net (fo=24, routed)          0.889     6.671    GEN_SW_DB[15].u_db_sw/W_count_max_cur0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     7.365 r  GEN_SW_DB[15].u_db_sw/W_tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.552     7.917    u_ssc/W_tick0[2]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.313     8.230 r  u_ssc/W_tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.230    u_ssc/W_tick_carry_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.631 r  u_ssc/W_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.631    u_ssc/W_tick_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.745 r  u_ssc/W_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_ssc/W_tick_carry__0_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  u_ssc/W_tick_carry__1/CO[3]
                         net (fo=5, routed)           1.376    10.235    u_ssc/W_tick
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.150    10.385 r  u_ssc/O_bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.333    11.718    u_ssc/O_bcd_out[3]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.527    14.950    u_ssc/CLK
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[8]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y53         FDRE (Setup_fdre_C_R)       -0.748    14.425    u_ssc/R_refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_refresh_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.242ns (35.075%)  route 4.150ns (64.925%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.723     5.326    GEN_SW_DB[15].u_db_sw/CLK
    SLICE_X4Y57          FDRE                                         r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/Q
                         net (fo=24, routed)          0.889     6.671    GEN_SW_DB[15].u_db_sw/W_count_max_cur0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     7.365 r  GEN_SW_DB[15].u_db_sw/W_tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.552     7.917    u_ssc/W_tick0[2]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.313     8.230 r  u_ssc/W_tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.230    u_ssc/W_tick_carry_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.631 r  u_ssc/W_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.631    u_ssc/W_tick_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.745 r  u_ssc/W_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_ssc/W_tick_carry__0_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  u_ssc/W_tick_carry__1/CO[3]
                         net (fo=5, routed)           1.376    10.235    u_ssc/W_tick
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.150    10.385 r  u_ssc/O_bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.333    11.718    u_ssc/O_bcd_out[3]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.527    14.950    u_ssc/CLK
    SLICE_X10Y53         FDRE                                         r  u_ssc/R_refresh_counter_reg[9]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y53         FDRE (Setup_fdre_C_R)       -0.748    14.425    u_ssc/R_refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_refresh_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.242ns (35.122%)  route 4.141ns (64.878%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.723     5.326    GEN_SW_DB[15].u_db_sw/CLK
    SLICE_X4Y57          FDRE                                         r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  GEN_SW_DB[15].u_db_sw/O_btn_out_reg/Q
                         net (fo=24, routed)          0.889     6.671    GEN_SW_DB[15].u_db_sw/W_count_max_cur0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     7.365 r  GEN_SW_DB[15].u_db_sw/W_tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.552     7.917    u_ssc/W_tick0[2]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.313     8.230 r  u_ssc/W_tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.230    u_ssc/W_tick_carry_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.631 r  u_ssc/W_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.631    u_ssc/W_tick_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.745 r  u_ssc/W_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_ssc/W_tick_carry__0_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  u_ssc/W_tick_carry__1/CO[3]
                         net (fo=5, routed)           1.376    10.235    u_ssc/W_tick
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.150    10.385 r  u_ssc/O_bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.325    11.709    u_ssc/O_bcd_out[3]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  u_ssc/R_refresh_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_clk (IN)
                         net (fo=0)                   0.000    10.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         1.528    14.951    u_ssc/CLK
    SLICE_X10Y51         FDRE                                         r  u_ssc/R_refresh_counter_reg[0]/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y51         FDRE (Setup_fdre_C_R)       -0.748    14.426    u_ssc/R_refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  2.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ssc/R_up_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_brightness_level_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.576     1.495    u_ssc/CLK
    SLICE_X13Y51         FDRE                                         r  u_ssc/R_up_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u_ssc/R_up_d1_reg/Q
                         net (fo=2, routed)           0.063     1.700    u_ssc/R_up_d1
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  u_ssc/R_brightness_level[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u_ssc/R_brightness_level[0]_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_level_reg[0]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X12Y51         FDSE (Hold_fdse_C_D)         0.121     1.629    u_ssc/R_brightness_level_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ssc/R_up_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/R_brightness_level_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.576     1.495    u_ssc/CLK
    SLICE_X13Y51         FDRE                                         r  u_ssc/R_up_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  u_ssc/R_up_d1_reg/Q
                         net (fo=2, routed)           0.065     1.702    u_ssc/R_up_d1
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.747 r  u_ssc/R_brightness_level[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    u_ssc/R_brightness_level[1]_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_ssc/CLK
    SLICE_X12Y51         FDSE                                         r  u_ssc/R_brightness_level_reg[1]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X12Y51         FDSE (Hold_fdse_C_D)         0.121     1.629    u_ssc/R_brightness_level_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_db_up/R_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_up/R_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_up/CLK
    SLICE_X11Y49         FDRE                                         r  u_db_up/R_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_db_up/R_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.823    u_db_up/R_counter_reg[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  u_db_up/R_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    u_db_up/R_counter_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  u_db_up/R_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    u_db_up/R_counter_reg[16]_i_1_n_7
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_up/CLK
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[16]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    u_db_up/R_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_db_dn/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_dn/R_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_dn/CLK
    SLICE_X8Y49          FDRE                                         r  u_db_dn/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  u_db_dn/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.138     1.864    u_db_dn/R_counter_reg[10]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.020 r  u_db_dn/R_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.020    u_db_dn/R_counter_reg[8]_i_1__0_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.073 r  u_db_dn/R_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.073    u_db_dn/R_counter_reg[12]_i_1__0_n_7
    SLICE_X8Y50          FDRE                                         r  u_db_dn/R_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_dn/CLK
    SLICE_X8Y50          FDRE                                         r  u_db_dn/R_counter_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.895    u_db_dn/R_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_db_up/R_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_up/R_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_up/CLK
    SLICE_X11Y49         FDRE                                         r  u_db_up/R_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_db_up/R_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.823    u_db_up/R_counter_reg[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  u_db_up/R_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    u_db_up/R_counter_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  u_db_up/R_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    u_db_up/R_counter_reg[16]_i_1_n_5
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_up/CLK
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[18]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    u_db_up/R_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_bin_to_bcd/O_bit0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssc/O_bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.598     1.517    u_bin_to_bcd/CLK
    SLICE_X6Y66          FDRE                                         r  u_bin_to_bcd/O_bit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u_bin_to_bcd/O_bit0_reg[1]/Q
                         net (fo=1, routed)           0.112     1.794    u_bin_to_bcd/W_bcd0[1]
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  u_bin_to_bcd/O_bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    u_ssc/O_bcd_out_reg[1]_0[1]
    SLICE_X6Y65          FDRE                                         r  u_ssc/O_bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.868     2.033    u_ssc/CLK
    SLICE_X6Y65          FDRE                                         r  u_ssc/O_bcd_out_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.120     1.652    u_ssc/O_bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_db_dn/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_dn/R_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.620%)  route 0.138ns (26.380%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_dn/CLK
    SLICE_X8Y49          FDRE                                         r  u_db_dn/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  u_db_dn/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.138     1.864    u_db_dn/R_counter_reg[10]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.020 r  u_db_dn/R_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.020    u_db_dn/R_counter_reg[8]_i_1__0_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.086 r  u_db_dn/R_counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.086    u_db_dn/R_counter_reg[12]_i_1__0_n_5
    SLICE_X8Y50          FDRE                                         r  u_db_dn/R_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_dn/CLK
    SLICE_X8Y50          FDRE                                         r  u_db_dn/R_counter_reg[14]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.895    u_db_dn/R_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_db_up/R_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_up/R_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_up/CLK
    SLICE_X11Y49         FDRE                                         r  u_db_up/R_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_db_up/R_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.823    u_db_up/R_counter_reg[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  u_db_up/R_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    u_db_up/R_counter_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.074 r  u_db_up/R_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    u_db_up/R_counter_reg[16]_i_1_n_6
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_up/CLK
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[17]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    u_db_up/R_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_db_up/R_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_up/R_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_up/CLK
    SLICE_X11Y49         FDRE                                         r  u_db_up/R_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_db_up/R_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.823    u_db_up/R_counter_reg[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  u_db_up/R_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    u_db_up/R_counter_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.074 r  u_db_up/R_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    u_db_up/R_counter_reg[16]_i_1_n_4
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_up/CLK
    SLICE_X11Y50         FDRE                                         r  u_db_up/R_counter_reg[19]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    u_db_up/R_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_db_up/R_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_up/R_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.642     1.562    u_db_up/CLK
    SLICE_X11Y49         FDRE                                         r  u_db_up/R_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_db_up/R_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.823    u_db_up/R_counter_reg[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  u_db_up/R_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    u_db_up/R_counter_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  u_db_up/R_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    u_db_up/R_counter_reg[16]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.077 r  u_db_up/R_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    u_db_up/R_counter_reg[20]_i_1_n_7
    SLICE_X11Y51         FDRE                                         r  u_db_up/R_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_clk (IN)
                         net (fo=0)                   0.000     0.000    I_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_clk_IBUF_BUFG_inst/O
                         net (fo=571, routed)         0.847     2.012    u_db_up/CLK
    SLICE_X11Y51         FDRE                                         r  u_db_up/R_counter_reg[20]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     1.866    u_db_up/R_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  I_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y62     GEN_SW_DB[0].u_db_sw/O_btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y62     GEN_SW_DB[0].u_db_sw/R_btn_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     GEN_SW_DB[0].u_db_sw/R_btn_sync_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     GEN_SW_DB[0].u_db_sw/R_btn_sync_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     GEN_SW_DB[0].u_db_sw/R_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y61     GEN_SW_DB[0].u_db_sw/R_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y61     GEN_SW_DB[0].u_db_sw/R_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     GEN_SW_DB[5].u_db_sw/R_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     GEN_SW_DB[5].u_db_sw/R_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     GEN_SW_DB[7].u_db_sw/R_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     GEN_SW_DB[7].u_db_sw/R_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     GEN_SW_DB[7].u_db_sw/R_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     GEN_SW_DB[7].u_db_sw/R_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     GEN_SW_DB[8].u_db_sw/R_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     GEN_SW_DB[8].u_db_sw/R_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    u_ssc/R_blanking_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    u_ssc/R_refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    u_ssc/R_refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54    u_ssc/R_refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     GEN_SW_DB[0].u_db_sw/R_btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     GEN_SW_DB[0].u_db_sw/R_btn_sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     GEN_SW_DB[5].u_db_sw/R_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     GEN_SW_DB[5].u_db_sw/R_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     GEN_SW_DB[5].u_db_sw/R_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     GEN_SW_DB[5].u_db_sw/R_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     GEN_SW_DB[5].u_db_sw/R_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     GEN_SW_DB[5].u_db_sw/R_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     GEN_SW_DB[6].u_db_sw/R_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     GEN_SW_DB[6].u_db_sw/R_counter_reg[21]/C



