$date
	Sun Oct 23 01:41:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#531093
b11 !
1"
#531094
b11 &
b11 %
1$
#531095
0"
#531098
b1010 &
b1010 %
#531102
b101 &
b101 %
#531106
b10000 &
b10000 %
#531110
b1000 &
b1000 %
#531114
b100 &
b100 %
#531118
b10 &
b10 %
#531122
b1 &
b1 %
1#
#531126
b0 &
0#
b0 %
0$
#1479382
b10 &
b10 %
1$
b10 !
1"
#1479383
0"
#1479386
b1 &
b1 %
1#
#1479390
b0 &
0#
b0 %
0$
#2491625
b1101 !
1"
#2491626
b1101 &
b1101 %
1$
#2491627
0"
#2491630
b101000 &
b101000 %
#2491634
b10100 &
b10100 %
#2491638
b1010 &
b1010 %
#2491642
b101 &
b101 %
#2491646
b10000 &
b10000 %
#2491650
b1000 &
b1000 %
#2491654
b100 &
b100 %
#2491658
b10 &
b10 %
#2491662
b1 &
1#
b1 %
#2491666
b0 &
b0 %
0#
0$
#4500012
