{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443840012979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443840012979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 22:40:12 2015 " "Processing started: Fri Oct 02 22:40:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443840012979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443840012979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgacontroller -c vgacontroller " "Command: quartus_sta vgacontroller -c vgacontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443840012979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1443840013057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1443840013260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443840013369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443840013369 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1443840013697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacontroller.sdc " "Synopsys Design Constraints File file not found: 'vgacontroller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1443840013775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -phase 180.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -phase 180.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " "create_clock -period 1.000 -name myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1443840013791 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1443840014415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014415 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1443840014415 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1443840014446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443840014461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443840014461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.917 " "Worst-case setup slack is -8.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.917      -426.758 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.917      -426.758 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -2.862 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "   -1.000        -2.862 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.754 " "Worst-case hold slack is -3.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.754       -45.697 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "   -3.754       -45.697 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -0.127 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.127        -0.127 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840014461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443840014461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443840014477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.331 " "Worst-case minimum pulse width slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331         0.000 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "    0.331         0.000 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819         0.000 CLOCK_50  " "    9.819         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.570         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840014477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840014477 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443840014586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1443840014633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1443840015694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443840015865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443840015865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.073 " "Worst-case setup slack is -8.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.073      -384.615 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.073      -384.615 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013        -2.870 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "   -1.013        -2.870 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840015865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.362 " "Worst-case hold slack is -3.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362       -40.656 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "   -3.362       -40.656 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237        -0.237 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.237        -0.237 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840015881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443840015881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443840015897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.416 " "Worst-case minimum pulse width slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "    0.416         0.000 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799         0.000 CLOCK_50  " "    9.799         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.556         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.556         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840015897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840015897 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443840016037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443840016287 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443840016287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.701 " "Worst-case setup slack is -4.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.701      -223.919 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.701      -223.919 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379        -1.002 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "   -0.379        -1.002 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840016302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.156 " "Worst-case hold slack is -2.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156       -27.202 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "   -2.156       -27.202 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.011 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.011        -0.011 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840016318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443840016333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443840016333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.217 " "Worst-case minimum pulse width slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx  " "    0.217         0.000 myvga:myvga0\|stage1:s1\|counter524:u1\|\\G1:5:dffx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400         0.000 CLOCK_50  " "    9.400         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.617         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.617         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443840016349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443840016349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443840016973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443840016973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443840017113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 22:40:17 2015 " "Processing ended: Fri Oct 02 22:40:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443840017113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443840017113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443840017113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443840017113 ""}
