<HTML>
<HEAD>
<TITLE>wb_fofb_sys_id_regs</TITLE>
<STYLE TYPE="text/css" MEDIA="all">
<!--
  BODY { background: white; color: black;
         font-family: Arial,Helvetica; font-size:12; }
  h1 { font-family: Trebuchet MS,Arial,Helvetica; font-size:30;
       color:#404040; }
  h2 { font-family: Trebuchet MS,Arial,Helvetica; font-size:22;
       color:#404040; }
  h3 { font-family: Trebuchet MS,Arial,Helvetica; font-size:16;
       color:#404040; }
  .td_arrow_left { padding:0px; background: #ffffff; text-align: right;
                   font-size:12; }
  .td_arrow_right { padding:0px; background: #ffffff; text-align: left;
                    font-size:12; }
  .td_code { font-family:Courier New,Courier; padding: 3px; }
  .td_desc { padding: 3px; }
  .td_sym_center { background: #e0e0f0; padding: 3px; }
  .td_port_name { font-family:Courier New,Courier; background: #e0e0f0;
                  text-align: right; font-weight:bold;
                  padding: 3px; width:200px; }
  .td_pblock_left { font-family:Courier New,Courier; background: #e0e0f0;
                    padding: 0px; text-align: left; }
  .td_pblock_right { font-family:Courier New,Courier;
                     background: #e0e0f0;
                     padding: 0px; text-align: right; }
  .td_bit { background: #ffffff; color:#404040;
            font-size:10; width: 70px;
            font-family:Courier New,Courier; padding: 3px;
            text-align:center; }
  .td_field { background: #e0e0f0; padding: 3px; text-align:center;
              border: solid 1px black; }
  .td_unused { background: #a0a0a0; padding: 3px; text-align:center;  }
  th { font-weight:bold; color:#ffffff; background: #202080;
       padding:3px; }
  .tr_even { background: #f0eff0; }
  .tr_odd { background: #e0e0f0; }
-->
</STYLE>
</HEAD>
<BODY>
<h1 class="heading">wb_fofb_sys_id_regs</h1>
<h3>Interface to FOFB system identification regs</h3>
<h3><a name="sect_1_0">1. Memory map summary</a></h3>
<table cellpadding=2 cellspacing=0 border=0>
<tr>
<th>HW address</th>
<th>Type</th>
<th>Name</th>
<th>HDL prefix</th>
<th>C prefix</th>
</tr>
<tr class="tr_odd">
<td class="td_code">0x0000-0x0007</td>
<td>BLOCK</td>
<td><A href="#bpm_pos_flatenizer">bpm_pos_flatenizer</a></td>
<td class="td_code">bpm_pos_flatenizer</td>
<td class="td_code">bpm_pos_flatenizer</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x0000</td>
<td>REG</td>
<td><A href="#bpm_pos_flatenizer.ctl">bpm_pos_flatenizer.ctl</a></td>
<td class="td_code">bpm_pos_flatenizer_ctl</td>
<td class="td_code">bpm_pos_flatenizer.ctl</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x0004</td>
<td>REG</td>
<td><A href="#bpm_pos_flatenizer.max_num_cte">bpm_pos_flatenizer.max_num_cte</a></td>
<td class="td_code">bpm_pos_flatenizer_max_num_cte</td>
<td class="td_code">bpm_pos_flatenizer.max_num_cte</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1000-0x1fff</td>
<td>BLOCK</td>
<td><A href="#prbs">prbs</a></td>
<td class="td_code">prbs</td>
<td class="td_code">prbs</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1000</td>
<td>REG</td>
<td><A href="#prbs.ctl">prbs.ctl</a></td>
<td class="td_code">prbs_ctl</td>
<td class="td_code">prbs.ctl</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1040-0x107f</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort">prbs.sp_distort</a></td>
<td class="td_code">prbs_sp_distort</td>
<td class="td_code">prbs.sp_distort</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1040-0x107f</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch">prbs.sp_distort.ch</a></td>
<td class="td_code">prbs_sp_distort_ch</td>
<td class="td_code">prbs.sp_distort.ch</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1040-0x1043</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.0">prbs.sp_distort.ch.0</a></td>
<td class="td_code">prbs_sp_distort_ch_0</td>
<td class="td_code">prbs.sp_distort.ch.0</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1040</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.0.levels">prbs.sp_distort.ch.0.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_0_levels</td>
<td class="td_code">prbs.sp_distort.ch.0.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1044-0x1047</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.1">prbs.sp_distort.ch.1</a></td>
<td class="td_code">prbs_sp_distort_ch_1</td>
<td class="td_code">prbs.sp_distort.ch.1</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1044</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.1.levels">prbs.sp_distort.ch.1.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_1_levels</td>
<td class="td_code">prbs.sp_distort.ch.1.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1048-0x104b</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.2">prbs.sp_distort.ch.2</a></td>
<td class="td_code">prbs_sp_distort_ch_2</td>
<td class="td_code">prbs.sp_distort.ch.2</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1048</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.2.levels">prbs.sp_distort.ch.2.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_2_levels</td>
<td class="td_code">prbs.sp_distort.ch.2.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x104c-0x104f</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.3">prbs.sp_distort.ch.3</a></td>
<td class="td_code">prbs_sp_distort_ch_3</td>
<td class="td_code">prbs.sp_distort.ch.3</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x104c</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.3.levels">prbs.sp_distort.ch.3.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_3_levels</td>
<td class="td_code">prbs.sp_distort.ch.3.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1050-0x1053</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.4">prbs.sp_distort.ch.4</a></td>
<td class="td_code">prbs_sp_distort_ch_4</td>
<td class="td_code">prbs.sp_distort.ch.4</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1050</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.4.levels">prbs.sp_distort.ch.4.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_4_levels</td>
<td class="td_code">prbs.sp_distort.ch.4.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1054-0x1057</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.5">prbs.sp_distort.ch.5</a></td>
<td class="td_code">prbs_sp_distort_ch_5</td>
<td class="td_code">prbs.sp_distort.ch.5</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1054</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.5.levels">prbs.sp_distort.ch.5.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_5_levels</td>
<td class="td_code">prbs.sp_distort.ch.5.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1058-0x105b</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.6">prbs.sp_distort.ch.6</a></td>
<td class="td_code">prbs_sp_distort_ch_6</td>
<td class="td_code">prbs.sp_distort.ch.6</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1058</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.6.levels">prbs.sp_distort.ch.6.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_6_levels</td>
<td class="td_code">prbs.sp_distort.ch.6.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x105c-0x105f</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.7">prbs.sp_distort.ch.7</a></td>
<td class="td_code">prbs_sp_distort_ch_7</td>
<td class="td_code">prbs.sp_distort.ch.7</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x105c</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.7.levels">prbs.sp_distort.ch.7.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_7_levels</td>
<td class="td_code">prbs.sp_distort.ch.7.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1060-0x1063</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.8">prbs.sp_distort.ch.8</a></td>
<td class="td_code">prbs_sp_distort_ch_8</td>
<td class="td_code">prbs.sp_distort.ch.8</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1060</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.8.levels">prbs.sp_distort.ch.8.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_8_levels</td>
<td class="td_code">prbs.sp_distort.ch.8.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1064-0x1067</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.9">prbs.sp_distort.ch.9</a></td>
<td class="td_code">prbs_sp_distort_ch_9</td>
<td class="td_code">prbs.sp_distort.ch.9</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1064</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.9.levels">prbs.sp_distort.ch.9.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_9_levels</td>
<td class="td_code">prbs.sp_distort.ch.9.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1068-0x106b</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.10">prbs.sp_distort.ch.10</a></td>
<td class="td_code">prbs_sp_distort_ch_10</td>
<td class="td_code">prbs.sp_distort.ch.10</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1068</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.10.levels">prbs.sp_distort.ch.10.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_10_levels</td>
<td class="td_code">prbs.sp_distort.ch.10.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x106c-0x106f</td>
<td>BLOCK</td>
<td><A href="#prbs.sp_distort.ch.11">prbs.sp_distort.ch.11</a></td>
<td class="td_code">prbs_sp_distort_ch_11</td>
<td class="td_code">prbs.sp_distort.ch.11</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x106c</td>
<td>REG</td>
<td><A href="#prbs.sp_distort.ch.11.levels">prbs.sp_distort.ch.11.levels</a></td>
<td class="td_code">prbs_sp_distort_ch_11_levels</td>
<td class="td_code">prbs.sp_distort.ch.11.levels</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x1800-0x1fff</td>
<td>BLOCK</td>
<td><A href="#prbs.bpm_pos_distort">prbs.bpm_pos_distort</a></td>
<td class="td_code">prbs_bpm_pos_distort</td>
<td class="td_code">prbs.bpm_pos_distort</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x1800-0x1fff</td>
<td>MEMORY</td>
<td><A href="#prbs.bpm_pos_distort.distort_ram">prbs.bpm_pos_distort.distort_ram</a></td>
<td class="td_code">prbs_bpm_pos_distort_distort_ram</td>
<td class="td_code">prbs.bpm_pos_distort.distort_ram</td>
</tr>
<tr class="tr_even">
<td class="td_code"> +0x1800</td>
<td>REG</td>
<td><A href="#prbs.bpm_pos_distort.distort_ram.levels">prbs.bpm_pos_distort.distort_ram.levels</a></td>
<td class="td_code">prbs_bpm_pos_distort_distort_ram_levels</td>
<td class="td_code">prbs.bpm_pos_distort.distort_ram.levels</td>
</tr>
</table>

<h3><a name="sect_3_0">2. Register description</a></h3>
<a name="bpm_pos_flatenizer.ctl"></a>
<h3><a name="sect_3_1">2.1. bpm_pos_flatenizer.ctl</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">bpm_pos_flatenizer_ctl</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x0</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">bpm_pos_flatenizer.ctl</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
BPM positions flatenizers control register<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">base_bpm_id[7:0]</td>
</tr>
</table>
<ul>
<li><b>
base_bpm_id
</b>[<i>rw</i>]: Together with max_num_cte, defines the ranges of BPM
positions indexes being flatenized, which are given by

[base_bpm_id, base_bpm_id + max_num_cte): BPM x positions
[base_bpm_id + 256, base_bpm_id + 256 + max_num_cte): BPM y positions

</ul>
<a name="bpm_pos_flatenizer.max_num_cte"></a>
<h3><a name="sect_3_2">2.2. bpm_pos_flatenizer.max_num_cte</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">bpm_pos_flatenizer_max_num_cte</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x4</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">bpm_pos_flatenizer.max_num_cte</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x4</td></tr>
</table>
<p>
Maximum number of BPM positions that can be flatenized per axis<br>(x or y)<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">max_num_cte[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">max_num_cte[7:0]</td>
</tr>
</table>
<ul>
<li><b>
max_num_cte
</b>[<i>ro</i>]: Maximum number of BPM positions that can be flatenized per axis
(x or y)

</ul>
<a name="prbs.ctl"></a>
<h3><a name="sect_3_3">2.3. prbs.ctl</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_ctl</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1000</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.ctl</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
PRBS distortion control register<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_field" colspan="1">sp_distort_en</td>
 <td class="td_field" colspan="1">bpm_pos_distort_en</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="5">lfsr_length[4:0]</td>
 <td class="td_field" colspan="3">step_duration[9:7]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="7">step_duration[6:0]</td>
 <td class="td_field" colspan="1">rst</td>
</tr>
</table>
<ul>
<li><b>
rst
</b>[<i>rw</i>]: Resets PRBS
NOTE: This is only effectived via external trigger.

write 0: no effect
write 1: resets PRBS

<li><b>
step_duration
</b>[<i>rw</i>]: Duration of each PRBS step in FOFB cycles (max: 0x3FF)

write 0x000: new PRBS iteration at each FOFB cycle
write 0x001: new PRBS iteration at each 2 FOFB cycles
...
write 0x3FF: new PRBS iteration at each 1024 FOFB cycles

<li><b>
lfsr_length
</b>[<i>rw</i>]: Length of internal LFSR (max: 0x1E)
Together with step_duration, defines the duration of PRBS,
which is given by [2^(lfsr_length + 2) - 1]*(step_duration + 1)

write 0x00: set LFSR length to 2
write 0x01: set LFSR length to 3
...
write 0x1E: set LFSR length to 32

<li><b>
bpm_pos_distort_en
</b>[<i>rw</i>]: Enables/disables PRBS-based distortion on BPM positions
NOTE: This is only effectived via external trigger.

write 0: distortion disabled
write 1: distortion enabled

<li><b>
sp_distort_en
</b>[<i>rw</i>]: Enables/disables PRBS-based distortion on setpoints
NOTE: This is only effectived via external trigger.

write 0: distortion disabled
write 1: distortion enabled

</ul>
<a name="prbs.sp_distort.ch.0.levels"></a>
<h3><a name="sect_3_4">2.4. prbs.sp_distort.ch.0.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_0_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1040</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.0.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.1.levels"></a>
<h3><a name="sect_3_5">2.5. prbs.sp_distort.ch.1.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_1_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1044</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.1.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.2.levels"></a>
<h3><a name="sect_3_6">2.6. prbs.sp_distort.ch.2.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_2_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1048</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.2.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.3.levels"></a>
<h3><a name="sect_3_7">2.7. prbs.sp_distort.ch.3.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_3_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x104c</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.3.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.4.levels"></a>
<h3><a name="sect_3_8">2.8. prbs.sp_distort.ch.4.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_4_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1050</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.4.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.5.levels"></a>
<h3><a name="sect_3_9">2.9. prbs.sp_distort.ch.5.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_5_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1054</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.5.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.6.levels"></a>
<h3><a name="sect_3_10">2.10. prbs.sp_distort.ch.6.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_6_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1058</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.6.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.7.levels"></a>
<h3><a name="sect_3_11">2.11. prbs.sp_distort.ch.7.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_7_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x105c</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.7.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.8.levels"></a>
<h3><a name="sect_3_12">2.12. prbs.sp_distort.ch.8.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_8_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1060</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.8.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.9.levels"></a>
<h3><a name="sect_3_13">2.13. prbs.sp_distort.ch.9.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_9_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1064</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.9.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.10.levels"></a>
<h3><a name="sect_3_14">2.14. prbs.sp_distort.ch.10.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_10_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1068</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.10.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.sp_distort.ch.11.levels"></a>
<h3><a name="sect_3_15">2.15. prbs.sp_distort.ch.11.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_sp_distort_ch_11_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x106c</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.sp_distort.ch.11.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in RTM-LAMP ADC<br>counts, one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in RTM-LAMP ADC
counts for PRBS value 1.

</ul>
<a name="prbs.bpm_pos_distort.distort_ram.levels"></a>
<h3><a name="sect_3_16">2.16. prbs.bpm_pos_distort.distort_ram.levels</a></h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">prbs_bpm_pos_distort_distort_ram_levels</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x1800</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">prbs.bpm_pos_distort.distort_ram.levels</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Two signed 16-bit distortion levels in nanometers,<br>one for each PRBS value.<br><br>15 - 0: distortion level for PRBS value 0<br>31 - 16: distortion level for PRBS value 1<br>
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_1[7:0]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">level_0[7:0]</td>
</tr>
</table>
<ul>
<li><b>
level_0
</b>[<i>rw</i>]: Signed 16-bit distortion level in nanometers
for PRBS value 0.

<li><b>
level_1
</b>[<i>rw</i>]: Signed 16-bit distortion level in nanometers
for PRBS value 1.

</ul>


</BODY>
</HTML>
