#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5672089cbcd0 .scope module, "axi4_master" "axi4_master" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /OUTPUT 4 "m_axi_awid";
    .port_info 3 /OUTPUT 32 "m_axi_awaddr";
    .port_info 4 /OUTPUT 8 "m_axi_awlen";
    .port_info 5 /OUTPUT 3 "m_axi_awsize";
    .port_info 6 /OUTPUT 2 "m_axi_awburst";
    .port_info 7 /OUTPUT 1 "m_axi_awvalid";
    .port_info 8 /INPUT 1 "m_axi_awready";
    .port_info 9 /OUTPUT 32 "m_axi_wdata";
    .port_info 10 /OUTPUT 4 "m_axi_wstrb";
    .port_info 11 /OUTPUT 1 "m_axi_wlast";
    .port_info 12 /OUTPUT 1 "m_axi_wvalid";
    .port_info 13 /INPUT 1 "m_axi_wready";
    .port_info 14 /INPUT 4 "m_axi_bid";
    .port_info 15 /INPUT 2 "m_axi_bresp";
    .port_info 16 /INPUT 1 "m_axi_bvalid";
    .port_info 17 /OUTPUT 1 "m_axi_bready";
    .port_info 18 /OUTPUT 4 "m_axi_arid";
    .port_info 19 /OUTPUT 32 "m_axi_araddr";
    .port_info 20 /OUTPUT 8 "m_axi_arlen";
    .port_info 21 /OUTPUT 3 "m_axi_arsize";
    .port_info 22 /OUTPUT 2 "m_axi_arburst";
    .port_info 23 /OUTPUT 1 "m_axi_arvalid";
    .port_info 24 /INPUT 1 "m_axi_arready";
    .port_info 25 /INPUT 4 "m_axi_rid";
    .port_info 26 /INPUT 32 "m_axi_rdata";
    .port_info 27 /INPUT 2 "m_axi_rresp";
    .port_info 28 /INPUT 1 "m_axi_rlast";
    .port_info 29 /INPUT 1 "m_axi_rvalid";
    .port_info 30 /OUTPUT 1 "m_axi_rready";
    .port_info 31 /INPUT 1 "mem_valid";
    .port_info 32 /INPUT 1 "mem_instr";
    .port_info 33 /OUTPUT 1 "mem_ready";
    .port_info 34 /INPUT 32 "mem_addr";
    .port_info 35 /INPUT 32 "mem_wdata";
    .port_info 36 /INPUT 4 "mem_wstrb";
    .port_info 37 /OUTPUT 32 "mem_rdata";
P_0x5672089cbe60 .param/l "ADDR_WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
P_0x5672089cbea0 .param/l "DATA_READ_ID" 1 2 59, C4<0010>;
P_0x5672089cbee0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x5672089cbf20 .param/l "DATA_WRITE_ID" 1 2 60, C4<0011>;
P_0x5672089cbf60 .param/l "IDLE" 1 2 63, C4<000>;
P_0x5672089cbfa0 .param/l "ID_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x5672089cbfe0 .param/l "INSTR_READ_ID" 1 2 58, C4<0001>;
P_0x5672089cc020 .param/l "READING" 1 2 64, C4<001>;
P_0x5672089cc060 .param/l "READ_DONE" 1 2 67, C4<100>;
P_0x5672089cc0a0 .param/l "WRITE_DONE" 1 2 68, C4<101>;
P_0x5672089cc0e0 .param/l "WRITE_RESP" 1 2 66, C4<011>;
P_0x5672089cc120 .param/l "WRITING" 1 2 65, C4<010>;
o0x7a0bfadcf7f8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x567208a09f20 .functor AND 1, o0x7a0bfadcf7f8, L_0x567208a09e50, C4<1>, C4<1>;
L_0x567208a0a1d0 .functor AND 1, o0x7a0bfadcf7f8, L_0x567208a0a0e0, C4<1>, C4<1>;
v0x5672089ccac0_0 .net *"_ivl_1", 0 0, L_0x567208a09e50;  1 drivers
v0x567208a07080_0 .net *"_ivl_5", 0 0, L_0x567208a09ff0;  1 drivers
v0x567208a07140_0 .net *"_ivl_7", 0 0, L_0x567208a0a0e0;  1 drivers
o0x7a0bfadcf0a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a07210_0 .net "aclk", 0 0, o0x7a0bfadcf0a8;  0 drivers
o0x7a0bfadcf0d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a072d0_0 .net "aresetn", 0 0, o0x7a0bfadcf0d8;  0 drivers
v0x567208a073e0_0 .var "aw_handshake_done", 0 0;
v0x567208a074a0_0 .var "debug_state_writing", 1 0;
v0x567208a07580_0 .net "is_read", 0 0, L_0x567208a0a1d0;  1 drivers
v0x567208a07640_0 .net "is_write", 0 0, L_0x567208a09f20;  1 drivers
v0x567208a07700_0 .var "m_axi_araddr", 31 0;
v0x567208a077e0_0 .var "m_axi_arburst", 1 0;
v0x567208a078c0_0 .var "m_axi_arid", 3 0;
v0x567208a079a0_0 .var "m_axi_arlen", 7 0;
o0x7a0bfadcf288 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a07a80_0 .net "m_axi_arready", 0 0, o0x7a0bfadcf288;  0 drivers
v0x567208a07b40_0 .var "m_axi_arsize", 2 0;
v0x567208a07c20_0 .var "m_axi_arvalid", 0 0;
v0x567208a07ce0_0 .var "m_axi_awaddr", 31 0;
v0x567208a07dc0_0 .var "m_axi_awburst", 1 0;
v0x567208a07ea0_0 .var "m_axi_awid", 3 0;
v0x567208a07f80_0 .var "m_axi_awlen", 7 0;
o0x7a0bfadcf3d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a08060_0 .net "m_axi_awready", 0 0, o0x7a0bfadcf3d8;  0 drivers
v0x567208a08120_0 .var "m_axi_awsize", 2 0;
v0x567208a08200_0 .var "m_axi_awvalid", 0 0;
o0x7a0bfadcf468 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x567208a082c0_0 .net "m_axi_bid", 3 0, o0x7a0bfadcf468;  0 drivers
v0x567208a083a0_0 .var "m_axi_bready", 0 0;
o0x7a0bfadcf4c8 .functor BUFZ 2, c4<zz>; HiZ drive
v0x567208a08460_0 .net "m_axi_bresp", 1 0, o0x7a0bfadcf4c8;  0 drivers
o0x7a0bfadcf4f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a08540_0 .net "m_axi_bvalid", 0 0, o0x7a0bfadcf4f8;  0 drivers
o0x7a0bfadcf528 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x567208a08600_0 .net "m_axi_rdata", 31 0, o0x7a0bfadcf528;  0 drivers
o0x7a0bfadcf558 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x567208a086e0_0 .net "m_axi_rid", 3 0, o0x7a0bfadcf558;  0 drivers
o0x7a0bfadcf588 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a087c0_0 .net "m_axi_rlast", 0 0, o0x7a0bfadcf588;  0 drivers
v0x567208a08880_0 .var "m_axi_rready", 0 0;
o0x7a0bfadcf5e8 .functor BUFZ 2, c4<zz>; HiZ drive
v0x567208a08940_0 .net "m_axi_rresp", 1 0, o0x7a0bfadcf5e8;  0 drivers
o0x7a0bfadcf618 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a08a20_0 .net "m_axi_rvalid", 0 0, o0x7a0bfadcf618;  0 drivers
v0x567208a08cf0_0 .var "m_axi_wdata", 31 0;
v0x567208a08dd0_0 .var "m_axi_wlast", 0 0;
o0x7a0bfadcf6a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a08e90_0 .net "m_axi_wready", 0 0, o0x7a0bfadcf6a8;  0 drivers
v0x567208a08f50_0 .var "m_axi_wstrb", 3 0;
v0x567208a09030_0 .var "m_axi_wvalid", 0 0;
o0x7a0bfadcf738 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x567208a090f0_0 .net "mem_addr", 31 0, o0x7a0bfadcf738;  0 drivers
o0x7a0bfadcf768 .functor BUFZ 1, c4<z>; HiZ drive
v0x567208a091d0_0 .net "mem_instr", 0 0, o0x7a0bfadcf768;  0 drivers
v0x567208a09290_0 .var "mem_rdata", 31 0;
v0x567208a09370_0 .var "mem_ready", 0 0;
v0x567208a09430_0 .net "mem_valid", 0 0, o0x7a0bfadcf7f8;  0 drivers
o0x7a0bfadcf828 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x567208a094f0_0 .net "mem_wdata", 31 0, o0x7a0bfadcf828;  0 drivers
o0x7a0bfadcf858 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x567208a095d0_0 .net "mem_wstrb", 3 0, o0x7a0bfadcf858;  0 drivers
v0x567208a096b0_0 .var "state", 2 0;
v0x567208a09790_0 .var "w_handshake_done", 0 0;
E_0x5672089d94f0/0 .event negedge, v0x567208a072d0_0;
E_0x5672089d94f0/1 .event posedge, v0x567208a07210_0;
E_0x5672089d94f0 .event/or E_0x5672089d94f0/0, E_0x5672089d94f0/1;
L_0x567208a09e50 .reduce/or o0x7a0bfadcf858;
L_0x567208a09ff0 .reduce/or o0x7a0bfadcf858;
L_0x567208a0a0e0 .reduce/nor L_0x567208a09ff0;
    .scope S_0x5672089cbcd0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x567208a07ea0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x567208a07ce0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x567208a07f80_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x567208a08120_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x567208a07dc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a08200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x567208a08cf0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x567208a08f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a08dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a09030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a083a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x567208a078c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x567208a07700_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x567208a079a0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x567208a07b40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x567208a077e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a07c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a08880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a09370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x567208a09290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a073e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x567208a09790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x567208a074a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x567208a096b0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x5672089cbcd0;
T_1 ;
    %wait E_0x5672089d94f0;
    %load/vec4 v0x567208a072d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x567208a07ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x567208a07ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x567208a07f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x567208a08120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x567208a07dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a08200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x567208a08cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x567208a08f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a08dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a083a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x567208a078c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x567208a07700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x567208a079a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x567208a07b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x567208a077e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a07c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a08880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x567208a09290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a073e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x567208a096b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a073e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09790_0, 0;
    %load/vec4 v0x567208a09430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x567208a07640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x567208a07ea0_0, 0;
    %load/vec4 v0x567208a090f0_0;
    %assign/vec4 v0x567208a07ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x567208a07f80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x567208a08120_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x567208a07dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a08200_0, 0;
    %load/vec4 v0x567208a094f0_0;
    %assign/vec4 v0x567208a08cf0_0, 0;
    %load/vec4 v0x567208a095d0_0;
    %assign/vec4 v0x567208a08f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a08dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a09030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a083a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x567208a074a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x567208a07580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x567208a091d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %assign/vec4 v0x567208a078c0_0, 0;
    %load/vec4 v0x567208a090f0_0;
    %assign/vec4 v0x567208a07700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x567208a079a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x567208a07b40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x567208a077e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a07c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a08880_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
T_1.14 ;
T_1.13 ;
T_1.10 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x567208a07a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.20, 9;
    %load/vec4 v0x567208a07c20_0;
    %and;
T_1.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a07c20_0, 0;
T_1.18 ;
    %load/vec4 v0x567208a08a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.23, 9;
    %load/vec4 v0x567208a08880_0;
    %and;
T_1.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %load/vec4 v0x567208a08600_0;
    %assign/vec4 v0x567208a09290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a09370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a08880_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
T_1.21 ;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09370_0, 0;
    %load/vec4 v0x567208a09430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
T_1.24 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x567208a08060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.28, 9;
    %load/vec4 v0x567208a08200_0;
    %and;
T_1.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a08200_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x567208a074a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a073e0_0, 0;
T_1.26 ;
    %load/vec4 v0x567208a08e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.31, 9;
    %load/vec4 v0x567208a09030_0;
    %and;
T_1.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09030_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x567208a074a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a09790_0, 0;
T_1.29 ;
    %load/vec4 v0x567208a073e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.34, 9;
    %load/vec4 v0x567208a09790_0;
    %and;
T_1.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x567208a074a0_0, 0;
T_1.32 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x567208a08540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.37, 9;
    %load/vec4 v0x567208a083a0_0;
    %and;
T_1.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x567208a09370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a083a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
T_1.35 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x567208a09370_0, 0;
    %load/vec4 v0x567208a09430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.38, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x567208a096b0_0, 0;
T_1.38 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "axi4_master_riscv.v";
