   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB120:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 3 Port 0 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->OMR = 0U<< 0;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle0
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle0
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle0
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 1B6C     		ldr	r3, [r3, #64]
  54 002a 23F00703 		bic	r3, r3, #7
  55 002e 1364     		str	r3, [r2, #64]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle0
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle0
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle0
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 1B6C     		ldr	r3, [r3, #64]
  64 0046 43F00403 		orr	r3, r3, #4
  65 004a 1364     		str	r3, [r2, #64]
 139:../Dave/Generated/src/IO004/IO004.c ****                                           PORT3_PDR0_PD0_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
  66              		.loc 1 140 0
  67 004c 40F20003 		movw	r3, #:lower16:IO004_Handle0
  68 0050 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  69 0054 5A68     		ldr	r2, [r3, #4]
  70 0056 40F20003 		movw	r3, #:lower16:IO004_Handle0
  71 005a C0F20003 		movt	r3, #:upper16:IO004_Handle0
  72 005e 5B68     		ldr	r3, [r3, #4]
  73 0060 1B69     		ldr	r3, [r3, #16]
  74 0062 1361     		str	r3, [r2, #16]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 3 Port 1 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 1;
  75              		.loc 1 143 0
  76 0064 40F20003 		movw	r3, #:lower16:IO004_Handle1
  77 0068 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  78 006c 5B68     		ldr	r3, [r3, #4]
  79 006e 4FF00002 		mov	r2, #0
  80 0072 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD1_Msk));
  81              		.loc 1 145 0
  82 0074 40F20003 		movw	r3, #:lower16:IO004_Handle1
  83 0078 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  84 007c 5A68     		ldr	r2, [r3, #4]
  85 007e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  86 0082 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  87 0086 5B68     		ldr	r3, [r3, #4]
  88 0088 1B6C     		ldr	r3, [r3, #64]
  89 008a 23F07003 		bic	r3, r3, #112
  90 008e 1364     		str	r3, [r2, #64]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD1_Pos) & \
  91              		.loc 1 146 0
  92 0090 40F20003 		movw	r3, #:lower16:IO004_Handle1
  93 0094 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  94 0098 5A68     		ldr	r2, [r3, #4]
  95 009a 40F20003 		movw	r3, #:lower16:IO004_Handle1
  96 009e C0F20003 		movt	r3, #:upper16:IO004_Handle1
  97 00a2 5B68     		ldr	r3, [r3, #4]
  98 00a4 1B6C     		ldr	r3, [r3, #64]
  99 00a6 43F04003 		orr	r3, r3, #64
 100 00aa 1364     		str	r3, [r2, #64]
 147:../Dave/Generated/src/IO004/IO004.c ****                                           PORT3_PDR0_PD1_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);   
 101              		.loc 1 148 0
 102 00ac 40F20003 		movw	r3, #:lower16:IO004_Handle1
 103 00b0 C0F20003 		movt	r3, #:upper16:IO004_Handle1
 104 00b4 5A68     		ldr	r2, [r3, #4]
 105 00b6 40F20003 		movw	r3, #:lower16:IO004_Handle1
 106 00ba C0F20003 		movt	r3, #:upper16:IO004_Handle1
 107 00be 5B68     		ldr	r3, [r3, #4]
 108 00c0 1B69     		ldr	r3, [r3, #16]
 109 00c2 1361     		str	r3, [r2, #16]
 149:../Dave/Generated/src/IO004/IO004.c **** 
 150:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 3 Port 2 based on User configuration */
 151:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->OMR = 0U<< 2;
 110              		.loc 1 151 0
 111 00c4 40F20003 		movw	r3, #:lower16:IO004_Handle2
 112 00c8 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 113 00cc 5B68     		ldr	r3, [r3, #4]
 114 00ce 4FF00002 		mov	r2, #0
 115 00d2 5A60     		str	r2, [r3, #4]
 152:../Dave/Generated/src/IO004/IO004.c ****   
 153:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 116              		.loc 1 153 0
 117 00d4 40F20003 		movw	r3, #:lower16:IO004_Handle2
 118 00d8 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 119 00dc 5A68     		ldr	r2, [r3, #4]
 120 00de 40F20003 		movw	r3, #:lower16:IO004_Handle2
 121 00e2 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 122 00e6 5B68     		ldr	r3, [r3, #4]
 123 00e8 1B6C     		ldr	r3, [r3, #64]
 124 00ea 23F4E063 		bic	r3, r3, #1792
 125 00ee 1364     		str	r3, [r2, #64]
 154:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 126              		.loc 1 154 0
 127 00f0 40F20003 		movw	r3, #:lower16:IO004_Handle2
 128 00f4 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 129 00f8 5A68     		ldr	r2, [r3, #4]
 130 00fa 40F20003 		movw	r3, #:lower16:IO004_Handle2
 131 00fe C0F20003 		movt	r3, #:upper16:IO004_Handle2
 132 0102 5B68     		ldr	r3, [r3, #4]
 133 0104 1B6C     		ldr	r3, [r3, #64]
 134 0106 43F48063 		orr	r3, r3, #1024
 135 010a 1364     		str	r3, [r2, #64]
 155:../Dave/Generated/src/IO004/IO004.c ****                                           PORT3_PDR0_PD2_Msk);
 156:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);
 136              		.loc 1 156 0
 137 010c 40F20003 		movw	r3, #:lower16:IO004_Handle2
 138 0110 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 139 0114 5A68     		ldr	r2, [r3, #4]
 140 0116 40F20003 		movw	r3, #:lower16:IO004_Handle2
 141 011a C0F20003 		movt	r3, #:upper16:IO004_Handle2
 142 011e 5B68     		ldr	r3, [r3, #4]
 143 0120 1B69     		ldr	r3, [r3, #16]
 144 0122 1361     		str	r3, [r2, #16]
 157:../Dave/Generated/src/IO004/IO004.c **** }
 145              		.loc 1 157 0
 146 0124 BD46     		mov	sp, r7
 147 0126 80BC     		pop	{r7}
 148 0128 7047     		bx	lr
 149              		.cfi_endproc
 150              	.LFE120:
 152 012a 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 153              		.align	2
 154              		.global	IO004_DisableOutputDriver
 155              		.thumb
 156              		.thumb_func
 158              	IO004_DisableOutputDriver:
 159              	.LFB121:
 158:../Dave/Generated/src/IO004/IO004.c **** 
 159:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 160:../Dave/Generated/src/IO004/IO004.c **** {
 160              		.loc 1 160 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 16
 163              		@ frame_needed = 1, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 165 0000 80B4     		push	{r7}
 166              	.LCFI2:
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 7, -4
 169 0002 85B0     		sub	sp, sp, #20
 170              	.LCFI3:
 171              		.cfi_def_cfa_offset 24
 172 0004 00AF     		add	r7, sp, #0
 173              	.LCFI4:
 174              		.cfi_def_cfa_register 7
 175 0006 7860     		str	r0, [r7, #4]
 176 0008 0B46     		mov	r3, r1
 177 000a FB70     		strb	r3, [r7, #3]
 161:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 178              		.loc 1 161 0
 179 000c 7B68     		ldr	r3, [r7, #4]
 180 000e 5B78     		ldrb	r3, [r3, #1]
 181 0010 FB73     		strb	r3, [r7, #15]
 162:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 163:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 182              		.loc 1 163 0
 183 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 184 0014 032B     		cmp	r3, #3
 185 0016 23D8     		bhi	.L3
 164:../Dave/Generated/src/IO004/IO004.c ****   {
 165:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 186              		.loc 1 165 0
 187 0018 7B68     		ldr	r3, [r7, #4]
 188 001a 5B68     		ldr	r3, [r3, #4]
 189 001c 7A68     		ldr	r2, [r7, #4]
 190 001e 5268     		ldr	r2, [r2, #4]
 191 0020 1169     		ldr	r1, [r2, #16]
 192 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 193 0024 4FEAC202 		lsl	r2, r2, #3
 194 0028 02F10302 		add	r2, r2, #3
 195 002c 4FF01F00 		mov	r0, #31
 196 0030 00FA02F2 		lsl	r2, r0, r2
 197 0034 6FEA0202 		mvn	r2, r2
 198 0038 0A40     		ands	r2, r2, r1
 199 003a 1A61     		str	r2, [r3, #16]
 166:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 200              		.loc 1 166 0
 201 003c 7B68     		ldr	r3, [r7, #4]
 202 003e 5B68     		ldr	r3, [r3, #4]
 203 0040 7A68     		ldr	r2, [r7, #4]
 204 0042 5268     		ldr	r2, [r2, #4]
 205 0044 1169     		ldr	r1, [r2, #16]
 206 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 207 0048 02F01F00 		and	r0, r2, #31
 208 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 209 004e 4FEAC202 		lsl	r2, r2, #3
 210 0052 02F10302 		add	r2, r2, #3
 211 0056 00FA02F2 		lsl	r2, r0, r2
 212 005a 0A43     		orrs	r2, r2, r1
 213 005c 1A61     		str	r2, [r3, #16]
 214 005e 88E0     		b	.L2
 215              	.L3:
 167:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 216              		.loc 1 167 0
 217 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 218 0062 032B     		cmp	r3, #3
 219 0064 2AD9     		bls	.L5
 220              		.loc 1 167 0 is_stmt 0 discriminator 1
 221 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 222 0068 072B     		cmp	r3, #7
 223 006a 27D8     		bhi	.L5
 168:../Dave/Generated/src/IO004/IO004.c ****   {
 169:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 224              		.loc 1 169 0 is_stmt 1
 225 006c FB7B     		ldrb	r3, [r7, #15]
 226 006e A3F10403 		sub	r3, r3, #4
 227 0072 FB73     		strb	r3, [r7, #15]
 170:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 228              		.loc 1 170 0
 229 0074 7B68     		ldr	r3, [r7, #4]
 230 0076 5B68     		ldr	r3, [r3, #4]
 231 0078 7A68     		ldr	r2, [r7, #4]
 232 007a 5268     		ldr	r2, [r2, #4]
 233 007c 5169     		ldr	r1, [r2, #20]
 234 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 235 0080 4FEAC202 		lsl	r2, r2, #3
 236 0084 02F10302 		add	r2, r2, #3
 237 0088 4FF01F00 		mov	r0, #31
 238 008c 00FA02F2 		lsl	r2, r0, r2
 239 0090 6FEA0202 		mvn	r2, r2
 240 0094 0A40     		ands	r2, r2, r1
 241 0096 5A61     		str	r2, [r3, #20]
 171:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 242              		.loc 1 171 0
 243 0098 7B68     		ldr	r3, [r7, #4]
 244 009a 5B68     		ldr	r3, [r3, #4]
 245 009c 7A68     		ldr	r2, [r7, #4]
 246 009e 5268     		ldr	r2, [r2, #4]
 247 00a0 5169     		ldr	r1, [r2, #20]
 248 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 249 00a4 02F01F00 		and	r0, r2, #31
 250 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 251 00aa 4FEAC202 		lsl	r2, r2, #3
 252 00ae 02F10302 		add	r2, r2, #3
 253 00b2 00FA02F2 		lsl	r2, r0, r2
 254 00b6 0A43     		orrs	r2, r2, r1
 255 00b8 5A61     		str	r2, [r3, #20]
 256 00ba 5AE0     		b	.L2
 257              	.L5:
 172:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 258              		.loc 1 172 0
 259 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 260 00be 072B     		cmp	r3, #7
 261 00c0 2AD9     		bls	.L6
 262              		.loc 1 172 0 is_stmt 0 discriminator 1
 263 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 264 00c4 0B2B     		cmp	r3, #11
 265 00c6 27D8     		bhi	.L6
 173:../Dave/Generated/src/IO004/IO004.c ****   {
 174:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 266              		.loc 1 174 0 is_stmt 1
 267 00c8 FB7B     		ldrb	r3, [r7, #15]
 268 00ca A3F10803 		sub	r3, r3, #8
 269 00ce FB73     		strb	r3, [r7, #15]
 175:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 270              		.loc 1 175 0
 271 00d0 7B68     		ldr	r3, [r7, #4]
 272 00d2 5B68     		ldr	r3, [r3, #4]
 273 00d4 7A68     		ldr	r2, [r7, #4]
 274 00d6 5268     		ldr	r2, [r2, #4]
 275 00d8 9169     		ldr	r1, [r2, #24]
 276 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 277 00dc 4FEAC202 		lsl	r2, r2, #3
 278 00e0 02F10302 		add	r2, r2, #3
 279 00e4 4FF01F00 		mov	r0, #31
 280 00e8 00FA02F2 		lsl	r2, r0, r2
 281 00ec 6FEA0202 		mvn	r2, r2
 282 00f0 0A40     		ands	r2, r2, r1
 283 00f2 9A61     		str	r2, [r3, #24]
 176:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 284              		.loc 1 176 0
 285 00f4 7B68     		ldr	r3, [r7, #4]
 286 00f6 5B68     		ldr	r3, [r3, #4]
 287 00f8 7A68     		ldr	r2, [r7, #4]
 288 00fa 5268     		ldr	r2, [r2, #4]
 289 00fc 9169     		ldr	r1, [r2, #24]
 290 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 291 0100 02F01F00 		and	r0, r2, #31
 292 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 293 0106 4FEAC202 		lsl	r2, r2, #3
 294 010a 02F10302 		add	r2, r2, #3
 295 010e 00FA02F2 		lsl	r2, r0, r2
 296 0112 0A43     		orrs	r2, r2, r1
 297 0114 9A61     		str	r2, [r3, #24]
 298 0116 2CE0     		b	.L2
 299              	.L6:
 177:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 300              		.loc 1 177 0
 301 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 302 011a 0B2B     		cmp	r3, #11
 303 011c 29D9     		bls	.L2
 304              		.loc 1 177 0 is_stmt 0 discriminator 1
 305 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 306 0120 0F2B     		cmp	r3, #15
 307 0122 26D8     		bhi	.L2
 178:../Dave/Generated/src/IO004/IO004.c ****   {
 179:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 308              		.loc 1 179 0 is_stmt 1
 309 0124 FB7B     		ldrb	r3, [r7, #15]
 310 0126 A3F10C03 		sub	r3, r3, #12
 311 012a FB73     		strb	r3, [r7, #15]
 180:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 312              		.loc 1 180 0
 313 012c 7B68     		ldr	r3, [r7, #4]
 314 012e 5B68     		ldr	r3, [r3, #4]
 315 0130 7A68     		ldr	r2, [r7, #4]
 316 0132 5268     		ldr	r2, [r2, #4]
 317 0134 D169     		ldr	r1, [r2, #28]
 318 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 319 0138 4FEAC202 		lsl	r2, r2, #3
 320 013c 02F10302 		add	r2, r2, #3
 321 0140 4FF01F00 		mov	r0, #31
 322 0144 00FA02F2 		lsl	r2, r0, r2
 323 0148 6FEA0202 		mvn	r2, r2
 324 014c 0A40     		ands	r2, r2, r1
 325 014e DA61     		str	r2, [r3, #28]
 181:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 326              		.loc 1 181 0
 327 0150 7B68     		ldr	r3, [r7, #4]
 328 0152 5B68     		ldr	r3, [r3, #4]
 329 0154 7A68     		ldr	r2, [r7, #4]
 330 0156 5268     		ldr	r2, [r2, #4]
 331 0158 D169     		ldr	r1, [r2, #28]
 332 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 333 015c 02F01F00 		and	r0, r2, #31
 334 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 335 0162 4FEAC202 		lsl	r2, r2, #3
 336 0166 02F10302 		add	r2, r2, #3
 337 016a 00FA02F2 		lsl	r2, r0, r2
 338 016e 0A43     		orrs	r2, r2, r1
 339 0170 DA61     		str	r2, [r3, #28]
 340              	.L2:
 182:../Dave/Generated/src/IO004/IO004.c ****   }
 183:../Dave/Generated/src/IO004/IO004.c ****   else
 184:../Dave/Generated/src/IO004/IO004.c ****   {
 185:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 186:../Dave/Generated/src/IO004/IO004.c ****   }
 187:../Dave/Generated/src/IO004/IO004.c **** 
 188:../Dave/Generated/src/IO004/IO004.c **** }
 341              		.loc 1 188 0
 342 0172 07F11407 		add	r7, r7, #20
 343 0176 BD46     		mov	sp, r7
 344 0178 80BC     		pop	{r7}
 345 017a 7047     		bx	lr
 346              		.cfi_endproc
 347              	.LFE121:
 349              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 350              		.align	2
 351              		.global	IO004_EnableOutputDriver
 352              		.thumb
 353              		.thumb_func
 355              	IO004_EnableOutputDriver:
 356              	.LFB122:
 189:../Dave/Generated/src/IO004/IO004.c **** 
 190:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 191:../Dave/Generated/src/IO004/IO004.c **** {
 357              		.loc 1 191 0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 16
 360              		@ frame_needed = 1, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 362 0000 80B4     		push	{r7}
 363              	.LCFI5:
 364              		.cfi_def_cfa_offset 4
 365              		.cfi_offset 7, -4
 366 0002 85B0     		sub	sp, sp, #20
 367              	.LCFI6:
 368              		.cfi_def_cfa_offset 24
 369 0004 00AF     		add	r7, sp, #0
 370              	.LCFI7:
 371              		.cfi_def_cfa_register 7
 372 0006 7860     		str	r0, [r7, #4]
 373 0008 0B46     		mov	r3, r1
 374 000a FB70     		strb	r3, [r7, #3]
 192:../Dave/Generated/src/IO004/IO004.c **** 
 193:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 375              		.loc 1 193 0
 376 000c 7B68     		ldr	r3, [r7, #4]
 377 000e 5B78     		ldrb	r3, [r3, #1]
 378 0010 FB73     		strb	r3, [r7, #15]
 194:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 195:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 379              		.loc 1 195 0
 380 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 381 0014 032B     		cmp	r3, #3
 382 0016 23D8     		bhi	.L8
 196:../Dave/Generated/src/IO004/IO004.c ****   {
 197:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 383              		.loc 1 197 0
 384 0018 7B68     		ldr	r3, [r7, #4]
 385 001a 5B68     		ldr	r3, [r3, #4]
 386 001c 7A68     		ldr	r2, [r7, #4]
 387 001e 5268     		ldr	r2, [r2, #4]
 388 0020 1169     		ldr	r1, [r2, #16]
 389 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 390 0024 4FEAC202 		lsl	r2, r2, #3
 391 0028 02F10302 		add	r2, r2, #3
 392 002c 4FF01F00 		mov	r0, #31
 393 0030 00FA02F2 		lsl	r2, r0, r2
 394 0034 6FEA0202 		mvn	r2, r2
 395 0038 0A40     		ands	r2, r2, r1
 396 003a 1A61     		str	r2, [r3, #16]
 198:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 397              		.loc 1 198 0
 398 003c 7B68     		ldr	r3, [r7, #4]
 399 003e 5B68     		ldr	r3, [r3, #4]
 400 0040 7A68     		ldr	r2, [r7, #4]
 401 0042 5268     		ldr	r2, [r2, #4]
 402 0044 1169     		ldr	r1, [r2, #16]
 403 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 404 0048 02F01F00 		and	r0, r2, #31
 405 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 406 004e 4FEAC202 		lsl	r2, r2, #3
 407 0052 02F10302 		add	r2, r2, #3
 408 0056 00FA02F2 		lsl	r2, r0, r2
 409 005a 0A43     		orrs	r2, r2, r1
 410 005c 1A61     		str	r2, [r3, #16]
 411 005e 88E0     		b	.L7
 412              	.L8:
 199:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 413              		.loc 1 199 0
 414 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 415 0062 032B     		cmp	r3, #3
 416 0064 2AD9     		bls	.L10
 417              		.loc 1 199 0 is_stmt 0 discriminator 1
 418 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 419 0068 072B     		cmp	r3, #7
 420 006a 27D8     		bhi	.L10
 200:../Dave/Generated/src/IO004/IO004.c ****   {
 201:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 421              		.loc 1 201 0 is_stmt 1
 422 006c FB7B     		ldrb	r3, [r7, #15]
 423 006e A3F10403 		sub	r3, r3, #4
 424 0072 FB73     		strb	r3, [r7, #15]
 202:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 425              		.loc 1 202 0
 426 0074 7B68     		ldr	r3, [r7, #4]
 427 0076 5B68     		ldr	r3, [r3, #4]
 428 0078 7A68     		ldr	r2, [r7, #4]
 429 007a 5268     		ldr	r2, [r2, #4]
 430 007c 5169     		ldr	r1, [r2, #20]
 431 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 432 0080 4FEAC202 		lsl	r2, r2, #3
 433 0084 02F10302 		add	r2, r2, #3
 434 0088 4FF01F00 		mov	r0, #31
 435 008c 00FA02F2 		lsl	r2, r0, r2
 436 0090 6FEA0202 		mvn	r2, r2
 437 0094 0A40     		ands	r2, r2, r1
 438 0096 5A61     		str	r2, [r3, #20]
 203:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 439              		.loc 1 203 0
 440 0098 7B68     		ldr	r3, [r7, #4]
 441 009a 5B68     		ldr	r3, [r3, #4]
 442 009c 7A68     		ldr	r2, [r7, #4]
 443 009e 5268     		ldr	r2, [r2, #4]
 444 00a0 5169     		ldr	r1, [r2, #20]
 445 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 446 00a4 02F01F00 		and	r0, r2, #31
 447 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 448 00aa 4FEAC202 		lsl	r2, r2, #3
 449 00ae 02F10302 		add	r2, r2, #3
 450 00b2 00FA02F2 		lsl	r2, r0, r2
 451 00b6 0A43     		orrs	r2, r2, r1
 452 00b8 5A61     		str	r2, [r3, #20]
 453 00ba 5AE0     		b	.L7
 454              	.L10:
 204:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 455              		.loc 1 204 0
 456 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 457 00be 072B     		cmp	r3, #7
 458 00c0 2AD9     		bls	.L11
 459              		.loc 1 204 0 is_stmt 0 discriminator 1
 460 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 461 00c4 0B2B     		cmp	r3, #11
 462 00c6 27D8     		bhi	.L11
 205:../Dave/Generated/src/IO004/IO004.c ****   {
 206:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 463              		.loc 1 206 0 is_stmt 1
 464 00c8 FB7B     		ldrb	r3, [r7, #15]
 465 00ca A3F10803 		sub	r3, r3, #8
 466 00ce FB73     		strb	r3, [r7, #15]
 207:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 467              		.loc 1 207 0
 468 00d0 7B68     		ldr	r3, [r7, #4]
 469 00d2 5B68     		ldr	r3, [r3, #4]
 470 00d4 7A68     		ldr	r2, [r7, #4]
 471 00d6 5268     		ldr	r2, [r2, #4]
 472 00d8 9169     		ldr	r1, [r2, #24]
 473 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 474 00dc 4FEAC202 		lsl	r2, r2, #3
 475 00e0 02F10302 		add	r2, r2, #3
 476 00e4 4FF01F00 		mov	r0, #31
 477 00e8 00FA02F2 		lsl	r2, r0, r2
 478 00ec 6FEA0202 		mvn	r2, r2
 479 00f0 0A40     		ands	r2, r2, r1
 480 00f2 9A61     		str	r2, [r3, #24]
 208:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 481              		.loc 1 208 0
 482 00f4 7B68     		ldr	r3, [r7, #4]
 483 00f6 5B68     		ldr	r3, [r3, #4]
 484 00f8 7A68     		ldr	r2, [r7, #4]
 485 00fa 5268     		ldr	r2, [r2, #4]
 486 00fc 9169     		ldr	r1, [r2, #24]
 487 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 488 0100 02F01F00 		and	r0, r2, #31
 489 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 490 0106 4FEAC202 		lsl	r2, r2, #3
 491 010a 02F10302 		add	r2, r2, #3
 492 010e 00FA02F2 		lsl	r2, r0, r2
 493 0112 0A43     		orrs	r2, r2, r1
 494 0114 9A61     		str	r2, [r3, #24]
 495 0116 2CE0     		b	.L7
 496              	.L11:
 209:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 497              		.loc 1 209 0
 498 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 499 011a 0B2B     		cmp	r3, #11
 500 011c 29D9     		bls	.L7
 501              		.loc 1 209 0 is_stmt 0 discriminator 1
 502 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 503 0120 0F2B     		cmp	r3, #15
 504 0122 26D8     		bhi	.L7
 210:../Dave/Generated/src/IO004/IO004.c ****   {
 211:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 505              		.loc 1 211 0 is_stmt 1
 506 0124 FB7B     		ldrb	r3, [r7, #15]
 507 0126 A3F10C03 		sub	r3, r3, #12
 508 012a FB73     		strb	r3, [r7, #15]
 212:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 509              		.loc 1 212 0
 510 012c 7B68     		ldr	r3, [r7, #4]
 511 012e 5B68     		ldr	r3, [r3, #4]
 512 0130 7A68     		ldr	r2, [r7, #4]
 513 0132 5268     		ldr	r2, [r2, #4]
 514 0134 D169     		ldr	r1, [r2, #28]
 515 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 516 0138 4FEAC202 		lsl	r2, r2, #3
 517 013c 02F10302 		add	r2, r2, #3
 518 0140 4FF01F00 		mov	r0, #31
 519 0144 00FA02F2 		lsl	r2, r0, r2
 520 0148 6FEA0202 		mvn	r2, r2
 521 014c 0A40     		ands	r2, r2, r1
 522 014e DA61     		str	r2, [r3, #28]
 213:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 523              		.loc 1 213 0
 524 0150 7B68     		ldr	r3, [r7, #4]
 525 0152 5B68     		ldr	r3, [r3, #4]
 526 0154 7A68     		ldr	r2, [r7, #4]
 527 0156 5268     		ldr	r2, [r2, #4]
 528 0158 D169     		ldr	r1, [r2, #28]
 529 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 530 015c 02F01F00 		and	r0, r2, #31
 531 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 532 0162 4FEAC202 		lsl	r2, r2, #3
 533 0166 02F10302 		add	r2, r2, #3
 534 016a 00FA02F2 		lsl	r2, r0, r2
 535 016e 0A43     		orrs	r2, r2, r1
 536 0170 DA61     		str	r2, [r3, #28]
 537              	.L7:
 214:../Dave/Generated/src/IO004/IO004.c ****   }
 215:../Dave/Generated/src/IO004/IO004.c ****   else
 216:../Dave/Generated/src/IO004/IO004.c ****   {
 217:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 218:../Dave/Generated/src/IO004/IO004.c ****   }
 219:../Dave/Generated/src/IO004/IO004.c **** }
 538              		.loc 1 219 0
 539 0172 07F11407 		add	r7, r7, #20
 540 0176 BD46     		mov	sp, r7
 541 0178 80BC     		pop	{r7}
 542 017a 7047     		bx	lr
 543              		.cfi_endproc
 544              	.LFE122:
 546              		.text
 547              	.Letext0:
 548              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 549              		.file 3 "E:\\GitHub\\Flying-PCB\\Software\\LARIX Flightcontroller\\CORE_Larix_V1.0\\Dave\\Generate
 550              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 551              		.file 5 "E:\\GitHub\\Flying-PCB\\Software\\LARIX Flightcontroller\\CORE_Larix_V1.0\\Dave\\Generate
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\Mya\AppData\Local\Temp\ccAfxGS7.s:20     .text.IO004_Init:00000000 $t
C:\Users\Mya\AppData\Local\Temp\ccAfxGS7.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\Mya\AppData\Local\Temp\ccAfxGS7.s:153    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\Mya\AppData\Local\Temp\ccAfxGS7.s:158    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\Mya\AppData\Local\Temp\ccAfxGS7.s:350    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\Mya\AppData\Local\Temp\ccAfxGS7.s:355    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.84cfd71c6d2dc0bd4021712beaa9efd8
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.851ac7a1268528f4d6739384c2f248a5
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.RTC001.h.113.715d6fcab1863c6656b238bddd304166
                           .group:00000000 wm4.lmm001_debuglog.h.40.8031299705ecf04ad726bd19baff976d
                           .group:00000000 wm4.reent.h.11.a39e4126dcf3c6afd3054e0622577bae
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.LMM001.h.45.fa2df8bae969f45df5071221ac433ffa
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.time.h.2.9857e62ad6ac99431e29d58067232314
                           .group:00000000 wm4.time.h.24.c499d4c1915694df17abb795fd34b719
                           .group:00000000 wm4.time.h.124.10ced469f846269cafc58b59c853e1bb
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:00000000 wm4.unistd.h.2.6ce1b91c4223f6078c1b210c7538c1d2
                           .group:00000000 wm4.unistd.h.251.605bc560cdc6c3b07b599bb71ac4e425
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.148.73b7de3bd065dafbd594b04197a9466e
                           .group:00000000 wm4.reent.h.91.faac4d0ac97c0fcf23d10d0786197642
                           .group:00000000 wm4.SLTHA003.h.104.05371e300b30617373255b3cdb4765a2
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.stdarg.h.31.fa591a4b1df9e413e9f5b8097f9ae89d
                           .group:00000000 wm4.Type_CM.h.61.3660c940695d7d5fef91de9c4081d0f0
                           .group:00000000 wm4.dwc_os.h.82.db2ca40c41e2f648d146b8942e5157d9
                           .group:00000000 wm4.dwc_otg_core_if.h.95.37e41eee47e9a4502e4044edf60ea92d
                           .group:00000000 wm4.usbcore001_device.h.107.6c032c9c28ac6c3f4e5e24a068720cd7
                           .group:00000000 wm4.USB.h.399.44a2bec94122294f06c4d854450494d3
                           .group:00000000 wm4.Common.h.102.bc881ac788d1d7ce84e651cbaa40f2c2
                           .group:00000000 wm4.Common.h.134.5069b632a0407201156f18fde915b80c
                           .group:00000000 wm4.USBMode.h.234.0cc9e23131c025605bb7c0db3ebb8ac9
                           .group:00000000 wm4.StdRequestType.h.93.4e19c7c655f990c2abedbb76a546fcde
                           .group:00000000 wm4.Endpoint.h.116.4ef46b127c9047ed49fe1e0df19e09b8
                           .group:00000000 wm4.StdDescriptors.h.120.0ce817e16dcc91b8cf4a79ba0e0e19b6
                           .group:00000000 wm4.CDC.h.103.7ce3e4692dde29e827f8736493eef7ef
                           .group:00000000 wm4.CDC.h.115.c83a7d6c5b6c8644b3dec6212d4ced09
                           .group:00000000 wm4.Descriptors.h.91.5cf84c2489ee54d154cabfe9e14b5c19
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.fce01a2aa073e958cae0b1cc894db26c
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.CCU4Global_Conf.h.63.10a5fc586e1563647b9633c45b1b739e
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e
                           .group:00000000 wm4.NVIC002_Conf.h.63.85c8666caca8bd9e6c27dcbc8efe5043
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.2b816ac2c964c55a6c88f9c406d78c9f
                           .group:00000000 wm4.ERU001_Conf.h.69.61c28b1ac8f55fb79ee064524d8b6415
                           .group:00000000 wm4.ERU002_Conf.h.49.449ecc05b9e62e9b43f2dc6ead06a5ce
                           .group:00000000 wm4.IO002_Conf.h.51.87e2c8c60b647393fe9ced2cae198f63
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.ADC001.h.72.a0f6b9479a18584b91fa95e6f862978d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107

UNDEFINED SYMBOLS
IO004_Handle0
IO004_Handle1
IO004_Handle2
