

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 21:51:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3084|     3084|  30.840 us|  30.840 us|  3084|  3084|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28  |compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36  |compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4  |     2055|     2055|  20.550 us|  20.550 us|  2055|  2055|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|     818|     882|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     212|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     824|    1094|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28  |compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2  |        0|   0|   39|  151|    0|
    |grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36  |compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4  |        0|  12|  779|  731|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|  12|  818|  882|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  26|          5|    1|          5|
    |reg_file_5_0_address0  |  14|          3|   11|         33|
    |reg_file_5_0_address1  |  14|          3|   11|         33|
    |reg_file_5_0_ce0       |  14|          3|    1|          3|
    |reg_file_5_0_ce1       |  14|          3|    1|          3|
    |reg_file_5_0_d0        |  14|          3|   16|         48|
    |reg_file_5_0_we0       |  14|          3|    1|          3|
    |reg_file_5_0_we1       |   9|          2|    1|          2|
    |reg_file_5_1_address0  |  14|          3|   11|         33|
    |reg_file_5_1_address1  |  14|          3|   11|         33|
    |reg_file_5_1_ce0       |  14|          3|    1|          3|
    |reg_file_5_1_ce1       |  14|          3|    1|          3|
    |reg_file_5_1_d0        |  14|          3|   16|         48|
    |reg_file_5_1_we0       |  14|          3|    1|          3|
    |reg_file_5_1_we1       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 212|         45|   85|        255|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                  |  4|   0|    4|          0|
    |grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      |  6|   0|    6|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_we1       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_d1        |  out|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_we1       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_d1        |  out|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|  reg_file_5_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

