$date
	Sun Oct 23 02:47:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#412439
b11010 !
1"
#412442
b11010 &
b11010 %
1$
#412443
0"
#412446
b1101 &
b1101 %
#412450
b101000 &
b101000 %
#412454
b10100 &
b10100 %
#412458
b1010 &
b1010 %
#412462
b101 &
b101 %
#412466
b10000 &
b10000 %
#412470
b1000 &
b1000 %
#412474
b100 &
b100 %
#412478
b10 &
b10 %
#412482
b1 &
b1 %
1#
#412486
b0 &
0#
b0 %
0$
#1383949
1"
#1383950
b11010 &
b11010 %
1$
#1383951
0"
#1383954
b1101 &
b1101 %
#1383958
b101000 &
b101000 %
#1383962
b10100 &
b10100 %
#1383966
b1010 &
b1010 %
#1383970
b101 &
b101 %
#1383974
b10000 &
b10000 %
#1383978
b1000 &
b1000 %
#1383982
b100 &
b100 %
#1383986
b10 &
b10 %
#1383990
b1 &
1#
b1 %
#1383994
b0 &
b0 %
0#
0$
#2354503
b1101 !
1"
#2354506
b1101 &
b1101 %
1$
#2354507
0"
#2354510
b101000 &
b101000 %
#2354514
b10100 &
b10100 %
#2354518
b1010 &
b1010 %
#2354522
b101 &
b101 %
#2354526
b10000 &
b10000 %
#2354530
b1000 &
b1000 %
#2354534
b100 &
b100 %
#2354538
b10 &
b10 %
#2354542
b1 &
1#
b1 %
#2354546
b0 &
b0 %
0#
0$
#4500012
