Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug 30 17:07:12 2020
| Host         : y-Blade-Stealth running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file exdes_wrapper_methodology_drc_routed.rpt -pb exdes_wrapper_methodology_drc_routed.pb -rpx exdes_wrapper_methodology_drc_routed.rpx
| Design       : exdes_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 202
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| DPIR-2    | Warning  | Asynchronous driver check                  | 144        |
| LUTAR-1   | Warning  | LUT drives async reset alert               | 14         |
| TIMING-10 | Warning  | Missing property on synchronizer           | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 17         |
| TIMING-46 | Warning  | Multicycle path with tied CE pins          | 18         |
| CLKC-11   | Advisory | MMCME4 divide could be done by BUFG_GT     | 2          |
| CLKC-40   | Advisory | Substitute PLLE4 for MMCME4 check          | 3          |
| CLKC-56   | Advisory | MMCME4 with global clock driver has no LOC | 3          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#89 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#90 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#91 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#92 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#93 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#94 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#95 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#96 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#97 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#98 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#99 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#100 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#101 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#102 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#103 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#104 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#105 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#106 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#107 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#108 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#109 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#110 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#111 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#112 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#113 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#114 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#115 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#116 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#117 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#118 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#119 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#120 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#121 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#122 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#123 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#124 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#125 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#126 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#127 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#128 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#129 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#130 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#131 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#132 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#133 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#134 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#135 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#136 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#137 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#138 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#139 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#140 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#141 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#142 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#143 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#144 Warning
Asynchronous driver check  
DSP exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp input pin exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/multOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rPulse_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_cke_reg/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCKECounter_reg[0]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCKECounter_reg[1]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[0]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[10]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[11]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[12]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[13]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[14]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[15]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[16]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[17]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[18]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[19]/CLR,
exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rCycleCnt_reg[1]/CLR (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_resetn_out_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/req_synced_d1_reg/CLR,
exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/AUD_CONFIG_UPDATE_SYNC_INST/req_synced_d1_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/sclk_rd_cnt[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[0]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[1]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[2]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[3]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[4]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[5]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[6]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_clr_reg[7]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[0]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[10]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[11]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[12]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[13]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[14]/CLR,
exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt_reg[15]/CLR (the first 15 of 338 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RX_DDC_OUT_scl_io relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on RX_DDC_OUT_sda_io relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on RX_DET_IN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SI5324_LOL_IN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on TX_DDC_OUT_scl_io relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on TX_DDC_OUT_sda_io relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on TX_HPD_IN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on fmch_iic_scl_io relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on fmch_iic_sda_io relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk_pl_0, clk_pl_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on HDMI_TX_CLK_N_OUT relative to clock(s) clk_pl_0, tx_mgt_refclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on HDMI_TX_CLK_P_OUT relative to clock(s) clk_pl_0, tx_mgt_refclk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED0 relative to clock(s) tx_mgt_refclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on RX_HPD_OUT relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on RX_REFCLK_N_OUT relative to clock(s) clk_pl_0, rx_mgt_refclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on RX_REFCLK_P_OUT relative to clock(s) clk_pl_0, rx_mgt_refclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SI5324_RST_OUT[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-46#1 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[0]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[1]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#2 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[1]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[2]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#3 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[2]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[3]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#4 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[3]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[4]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#5 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[4]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[5]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#6 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[5]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst_reg[6]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#7 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[0]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[1]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#8 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[1]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[2]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#9 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[2]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[3]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#10 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[3]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[4]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#11 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[4]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[5]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#12 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[5]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst_reg[6]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#13 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[0]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[1]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#14 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[1]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[2]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#15 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[2]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[3]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#16 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[3]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[4]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#17 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[4]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[5]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

TIMING-46#18 Warning
Multicycle path with tied CE pins  
One or more multicycle paths are defined between registers exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[5]/Q and exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst_reg[6]/D with a direct connection and the CE pins connected to VCC (see constraint position 95 in the Timing Constraint window in Vivado IDE).  This may result in an inaccurate path requirement.
Related violations: <none>

CLKC-11#1 Advisory
MMCME4 divide could be done by BUFG_GT  
The MMCME4 cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst driven by BUFG_GT cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst uses CLKOUT* output(s) with a DIVIDE value of [1..8] which could be accomplished using a BUFG_GT divide capability. Consider using BUFG_GT(s) to accomplish the desired divide(s).
Related violations: <none>

CLKC-11#2 Advisory
MMCME4 divide could be done by BUFG_GT  
The MMCME4 cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst driven by BUFG_GT cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst uses CLKOUT* output(s) with a DIVIDE value of [1..8] which could be accomplished using a BUFG_GT divide capability. Consider using BUFG_GT(s) to accomplish the desired divide(s).
Related violations: <none>

CLKC-40#1 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst has a single input clock whose source driver, UNKNOWN, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-40#2 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst has a single input clock whose source driver, BUFG_GT exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-40#3 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst has a single input clock whose source driver, BUFG_GT exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#2 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#3 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


