Release 13.3 Map O.76xd (lin)
Xilinx Mapping Report File for Design 'svec_top_fmc_adc_100Ms'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150t-fgg900-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power off -o svec_top_fmc_adc_100Ms_map.ncd
svec_top_fmc_adc_100Ms.ngd svec_top_fmc_adc_100Ms.pcf 
Target Device  : xc6slx150t
Target Package : fgg900
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Jan 16 18:35:40 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    7
Slice Logic Utilization:
  Number of Slice Registers:                 9,051 out of 184,304    4%
    Number used as Flip Flops:               9,051
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     11,186 out of  92,152   12%
    Number used as logic:                   10,781 out of  92,152   11%
      Number using O6 output only:           8,189
      Number using O5 output only:             317
      Number using O5 and O6:                2,275
      Number used as ROM:                        0
    Number used as Memory:                      13 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            13
        Number using O6 output only:             5
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    392
      Number with same-slice register load:    373
      Number with same-slice carry load:        19
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 4,219 out of  23,038   18%
  Nummber of MUXCYs used:                    2,224 out of  46,076    4%
  Number of LUT Flip Flop pairs used:       13,002
    Number with an unused Flip Flop:         4,961 out of  13,002   38%
    Number with an unused LUT:               1,816 out of  13,002   13%
    Number of fully used LUT-FF pairs:       6,225 out of  13,002   47%
    Number of unique control sets:             342
    Number of slice register sites lost
      to control set restrictions:             744 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       350 out of     540   64%
    Number of LOCed IOBs:                      350 out of     350  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        38 out of     268   14%
  Number of RAMB8BWERs:                         12 out of     536    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      2
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                  36 out of     586    6%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   36
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        46 out of     586    7%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 44
  Number of OLOGIC2/OSERDES2s:                  94 out of     586   16%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   94
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             2 out of       8   25%
  Number of BUFPLL_MCBs:                         2 out of       4   50%
  Number of DSP48A1s:                            8 out of     180    4%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                2 out of       4   50%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            5 out of       6   83%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.06

Peak Memory Usage:  631 MB
Total REAL time to MAP completion:  7 mins 47 secs 
Total CPU time to MAP completion (all processors):   8 mins 4 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal ddr0_zio_b connected to top level port ddr0_zio_b
   has been removed.
WARNING:MapLib:701 - Signal ddr1_zio_b connected to top level port ddr1_zio_b
   has been removed.
WARNING:MapLib:41 - All members of TNM group
   "cmp_ddr_ctrl_bank4_cmp_ddr3_ctrl_wrapper_gen_svec_bank4_64b_32b_cmp_ddr3_ctr
   l_memc4_infrastructure_inst_clk0_bufg_in" have been optimized out of the
   design.
WARNING:MapLib:41 - All members of TNM group
   "cmp_ddr_ctrl_bank5_cmp_ddr3_ctrl_wrapper_gen_svec_bank5_64b_32b_cmp_ddr3_ctr
   l_memc5_infrastructure_inst_clk0_bufg_in" have been optimized out of the
   design.
WARNING:MapLib:50 - The period specification
   "TS_cmp_ddr_ctrl_bank4_cmp_ddr3_ctrl_wrapper_gen_svec_bank4_64b_32b_cmp_ddr3_
   ctrl_memc4_infrastructure_inst_clk0_bufg_in" has been discarded because the
   group
   "cmp_ddr_ctrl_bank4_cmp_ddr3_ctrl_wrapper_gen_svec_bank4_64b_32b_cmp_ddr3_ctr
   l_memc4_infrastructure_inst_clk0_bufg_in" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_cmp_ddr_ctrl_bank5_cmp_ddr3_ctrl_wrapper_gen_svec_bank5_64b_32b_cmp_ddr3_
   ctrl_memc5_infrastructure_inst_clk0_bufg_in" has been discarded because the
   group
   "cmp_ddr_ctrl_bank5_cmp_ddr3_ctrl_wrapper_gen_svec_bank5_64b_32b_cmp_ddr3_ctr
   l_memc5_infrastructure_inst_clk0_bufg_in" has been optimized away.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network
   cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl
   /memc4_infrastructure_inst/rst0_sync_r<24> has no load.
INFO:LIT:395 - The above info message is repeated 6 more times for the following
   (max. 5 shown):
   cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl
   /memc5_infrastructure_inst/rst0_sync_r<24>,
   N1821,
   N1823,
   N1827,
   N1829
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  60 block(s) removed
   2 block(s) optimized away
  60 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<24>" is loadless and has been removed.
 Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_24" (FF) removed.
  The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/clk0_bufg" is loadless and has been removed.
   Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/U_BUFG_CLK0" (CKBUF) removed.
    The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/clk0_bufg_in" is loadless and has been removed.
  The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<23>" is loadless and has been removed.
   Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_23" (FF) removed.
    The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<22>" is loadless and has been removed.
     Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_22" (FF) removed.
      The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<21>" is loadless and has been removed.
       Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_21" (FF) removed.
        The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<20>" is loadless and has been removed.
         Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_20" (FF) removed.
          The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<19>" is loadless and has been removed.
           Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_19" (FF) removed.
            The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<18>" is loadless and has been removed.
             Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_18" (FF) removed.
              The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<17>" is loadless and has been removed.
               Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_17" (FF) removed.
                The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<16>" is loadless and has been removed.
                 Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_16" (FF) removed.
                  The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<15>" is loadless and has been removed.
                   Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_15" (FF) removed.
                    The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<14>" is loadless and has been removed.
                     Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_14" (FF) removed.
                      The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<13>" is loadless and has been removed.
                       Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_13" (FF) removed.
                        The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<12>" is loadless and has been removed.
                         Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_12" (FF) removed.
                          The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<11>" is loadless and has been removed.
                           Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_11" (FF) removed.
                            The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<10>" is loadless and has been removed.
                             Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_10" (FF) removed.
                              The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<9>" is loadless and has been removed.
                               Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_9" (FF) removed.
                                The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<8>" is loadless and has been removed.
                                 Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_8" (FF) removed.
                                  The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<7>" is loadless and has been removed.
                                   Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_7" (FF) removed.
                                    The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<6>" is loadless and has been removed.
                                     Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_6" (FF) removed.
                                      The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<5>" is loadless and has been removed.
                                       Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_5" (FF) removed.
                                        The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<4>" is loadless and has been removed.
                                         Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_4" (FF) removed.
                                          The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<3>" is loadless and has been removed.
                                           Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_3" (FF) removed.
                                            The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<2>" is loadless and has been removed.
                                             Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_2" (FF) removed.
                                              The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<1>" is loadless and has been removed.
                                               Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_1" (FF) removed.
                                                The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r<0>" is loadless and has been removed.
                                                 Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst0_sync_r_0" (FF) removed.
*The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst_tmp" is loadless and has been removed.
* Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/rst_tmp1" (ROM) removed.
*  The signal
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/syn_clk0_powerup_pll_locked" is loadless and has been
removed.
*   Loadless block
"cmp_ddr_ctrl_bank4/cmp_ddr3_ctrl_wrapper/gen_svec_bank4_64b_32b.cmp_ddr3_ctrl/m
emc4_infrastructure_inst/syn_clk0_powerup_pll_locked" (FF) removed.
The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<24>" is loadless and has been removed.
 Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_24" (FF) removed.
  The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/clk0_bufg" is loadless and has been removed.
   Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/U_BUFG_CLK0" (CKBUF) removed.
    The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/clk0_bufg_in" is loadless and has been removed.
  The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<23>" is loadless and has been removed.
   Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_23" (FF) removed.
    The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<22>" is loadless and has been removed.
     Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_22" (FF) removed.
      The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<21>" is loadless and has been removed.
       Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_21" (FF) removed.
        The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<20>" is loadless and has been removed.
         Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_20" (FF) removed.
          The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<19>" is loadless and has been removed.
           Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_19" (FF) removed.
            The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<18>" is loadless and has been removed.
             Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_18" (FF) removed.
              The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<17>" is loadless and has been removed.
               Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_17" (FF) removed.
                The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<16>" is loadless and has been removed.
                 Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_16" (FF) removed.
                  The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<15>" is loadless and has been removed.
                   Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_15" (FF) removed.
                    The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<14>" is loadless and has been removed.
                     Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_14" (FF) removed.
                      The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<13>" is loadless and has been removed.
                       Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_13" (FF) removed.
                        The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<12>" is loadless and has been removed.
                         Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_12" (FF) removed.
                          The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<11>" is loadless and has been removed.
                           Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_11" (FF) removed.
                            The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<10>" is loadless and has been removed.
                             Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_10" (FF) removed.
                              The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<9>" is loadless and has been removed.
                               Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_9" (FF) removed.
                                The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<8>" is loadless and has been removed.
                                 Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_8" (FF) removed.
                                  The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<7>" is loadless and has been removed.
                                   Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_7" (FF) removed.
                                    The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<6>" is loadless and has been removed.
                                     Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_6" (FF) removed.
                                      The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<5>" is loadless and has been removed.
                                       Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_5" (FF) removed.
                                        The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<4>" is loadless and has been removed.
                                         Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_4" (FF) removed.
                                          The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<3>" is loadless and has been removed.
                                           Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_3" (FF) removed.
                                            The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<2>" is loadless and has been removed.
                                             Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_2" (FF) removed.
                                              The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<1>" is loadless and has been removed.
                                               Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_1" (FF) removed.
                                                The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r<0>" is loadless and has been removed.
                                                 Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst0_sync_r_0" (FF) removed.
*The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst_tmp" is loadless and has been removed.
* Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/rst_tmp1" (ROM) removed.
*  The signal
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/syn_clk0_powerup_pll_locked" is loadless and has been
removed.
*   Loadless block
"cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl/m
emc5_infrastructure_inst/syn_clk0_powerup_pll_locked" (FF) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ddr0_zio_b" is unused and has been removed.
 Unused block "ddr0_zio_b_OBUFT" (TRI) removed.
The signal "ddr1_zio_b" is unused and has been removed.
 Unused block "ddr1_zio_b_OBUFT" (TRI) removed.
Unused block "ddr0_zio_b" (PAD) removed.
Unused block "ddr1_zio_b" (PAD) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_dco_n_i                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_dco_p_i                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_ext_trigger_n_i               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adc0_ext_trigger_p_i               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adc0_fr_n_i                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_fr_p_i                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_gpio_dac_clr_n_o              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_led_acq_o                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_led_trig_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_si570_oe_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch1_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch2_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch3_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_gpio_ssr_ch4_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_one_wire_b                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_outa_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outa_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outa_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outa_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outa_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outa_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outa_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outa_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outb_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outb_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outb_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outb_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0_outb_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outb_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outb_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_outb_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc0_si570_scl_b                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_si570_sda_b                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_cs_adc_n_o                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_cs_dac1_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_cs_dac2_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_cs_dac3_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_cs_dac4_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_din_i                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adc0_spi_dout_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_spi_sck_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_dco_n_i                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_dco_p_i                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_ext_trigger_n_i               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adc1_ext_trigger_p_i               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adc1_fr_n_i                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_fr_p_i                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_gpio_dac_clr_n_o              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_led_acq_o                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_led_trig_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_si570_oe_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch1_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch2_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch3_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<0>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<1>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<2>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<3>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<4>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<5>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_gpio_ssr_ch4_o<6>             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_one_wire_b                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_outa_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outa_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outa_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outa_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outa_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outa_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outa_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outa_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outb_n_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outb_n_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outb_n_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outb_n_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc1_outb_p_i<0>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outb_p_i<1>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outb_p_i<2>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_outb_p_i<3>                   | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| adc1_si570_scl_b                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_si570_sda_b                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_cs_adc_n_o                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_cs_dac1_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_cs_dac2_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_cs_dac3_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_cs_dac4_n_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_din_i                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adc1_spi_dout_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc1_spi_sck_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| carrier_one_wire_b                 | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| carrier_scl_b                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| carrier_sda_b                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk_20m_vcxo_i                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ddr0_a_o<0>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<1>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<2>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<3>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<4>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<5>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<6>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<7>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<8>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<9>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<10>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<11>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<12>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_a_o<13>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_ba_o<0>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_ba_o<1>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_ba_o<2>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_cas_n_o                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_ck_n_o                        | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| ddr0_ck_p_o                        | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| ddr0_cke_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_dq_b<0>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<1>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<2>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<3>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<4>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<5>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<6>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<7>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<8>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<9>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<10>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<11>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<12>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<13>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<14>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_dq_b<15>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr0_ldm_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| ddr0_ldqs_n_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| ddr0_ldqs_p_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| ddr0_odt_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_ras_n_o                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_reset_n_o                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr0_rzq_b                         | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| ddr0_udm_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| ddr0_udqs_n_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| ddr0_udqs_p_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| ddr0_we_n_o                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<0>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<1>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<2>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<3>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<4>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<5>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<6>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<7>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<8>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<9>                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<10>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<11>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<12>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_a_o<13>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_ba_o<0>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_ba_o<1>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_ba_o<2>                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_cas_n_o                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_ck_n_o                        | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| ddr1_ck_p_o                        | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| ddr1_cke_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_dq_b<0>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<1>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<2>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<3>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<4>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<5>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<6>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<7>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<8>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<9>                       | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<10>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<11>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<12>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<13>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<14>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_dq_b<15>                      | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| ddr1_ldm_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| ddr1_ldqs_n_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| ddr1_ldqs_p_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| ddr1_odt_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_ras_n_o                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_reset_n_o                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| ddr1_rzq_b                         | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| ddr1_udm_o                         | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| ddr1_udqs_n_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| ddr1_udqs_p_b                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| ddr1_we_n_o                        | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| fmc0_prsnt_m2c_n_i                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fmc0_scl_b                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fmc0_sda_b                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fmc1_prsnt_m2c_n_i                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fmc1_scl_b                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fmc1_sda_b                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<0>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<1>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<2>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<3>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_line_o<0>                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_line_o<1>                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_line_oen_o<0>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fp_led_line_oen_o<1>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| pcbrev_i<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcbrev_i<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcbrev_i<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcbrev_i<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcbrev_i<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rst_n_i                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_addr_b<1>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<2>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<3>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<4>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<5>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<6>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<7>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<8>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<9>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<10>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<11>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<12>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<13>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<14>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<15>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<16>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<17>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<18>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<19>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<20>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<21>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<22>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<23>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<24>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<25>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<26>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<27>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<28>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<29>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<30>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_b<31>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_dir_o                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_addr_oe_n_o                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_am_i<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_am_i<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_am_i<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_am_i<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_am_i<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_am_i<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_as_n_i                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_berr_o                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<0>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<1>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<2>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<3>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<4>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<5>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<6>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<7>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<8>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<9>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<10>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<11>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<12>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<13>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<14>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<15>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<16>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<17>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<18>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<19>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<20>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<21>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<22>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<23>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<24>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<25>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<26>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<27>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<28>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<29>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<30>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_b<31>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_dir_o                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_data_oe_n_o                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_ds_n_i<0>                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_ds_n_i<1>                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_dtack_n_o                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_dtack_oe_o                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_ga_i<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_ga_i<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_ga_i<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_ga_i<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_ga_i<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_ga_i<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_iack_n_i                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_iackin_n_i                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_iackout_n_o                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<2>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<3>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<4>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<5>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<6>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_irq_n_o<7>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_lword_n_b                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_retry_n_o                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_retry_oe_o                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vme_sysreset_n_i                   | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vme_write_n_i                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
