<module name="INTRCONN_SOCKET_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REVISION_CM2" acronym="REVISION_CM2" offset="0x0" width="32" description="This register contains the IP revision code for the CM2 part of the PRCM">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x- - TI Internal data." description="Revision Number" range="" rwaccess="R"/>
  </register>
  <register id="CM_CM2_PROFILING_CLKCTRL" acronym="CM_CM2_PROFILING_CLKCTRL" offset="0x40" width="32" description="This register manages the CM2_PROFILING clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by software. INTRCONN configuration port is not accessible."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware along with L3INSTR domain."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM2_DEBUG_CFG" acronym="CM2_DEBUG_CFG" offset="0xF0" width="32" description="This register is used to configure the CM2's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. [warm reset insensitive]">
    <bitfield id="SEL3" width="8" begin="31" end="24" resetval="0x03" description="Internal signal block select for debug word byte-3" range="" rwaccess="RW"/>
    <bitfield id="SEL2" width="8" begin="23" end="16" resetval="0x02" description="Internal signal block select for debug word byte-2" range="" rwaccess="RW"/>
    <bitfield id="SEL1" width="8" begin="15" end="8" resetval="0x01" description="Internal signal block select for debug word byte-1" range="" rwaccess="RW"/>
    <bitfield id="SEL0" width="8" begin="7" end="0" resetval="0x00" description="Internal signal block select for debug word byte-0" range="" rwaccess="RW"/>
  </register>
</module>
