#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 21 11:57:25 2023
# Process ID: 39504
# Current directory: E:/LONGXIN/nscscc2023_mips_v2.0/2023323
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29268 E:\LONGXIN\nscscc2023_mips_v2.0\2023323\thinpad_top.xpr
# Log file: E:/LONGXIN/nscscc2023_mips_v2.0/2023323/vivado.log
# Journal file: E:/LONGXIN/nscscc2023_mips_v2.0/2023323\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from 'E:/LONGXIN/nscscc2023_mips_v2.0/Gitlab/2023323' since last save.
WARNING: [Project 1-312] File not found as 'E:/LONGXIN/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/data_ram.v'; using path 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/data_ram.v' instead.
WARNING: [Project 1-312] File not found as 'E:/LONGXIN/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/inst_rom.v'; using path 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/inst_rom.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'E:/LONGXIN/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/data_ram.v'; using path 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/data_ram.v' instead.
WARNING: [Project 1-312] File not found as 'E:/LONGXIN/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/inst_rom.v'; using path 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/inst_rom.v' instead.
WARNING: [Project 1-312] File not found as 'E:/LONGXIN/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/data_ram.v'; using path 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/data_ram.v' instead.
WARNING: [Project 1-312] File not found as 'E:/LONGXIN/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/inst_rom.v'; using path 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/trymips2/inst_rom.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Input_Depth {32768} CONFIG.Output_Depth {32768} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {32770} CONFIG.Full_Threshold_Negate_Value {32769}] [get_ips fifo_generator_0]
generate_target all [get_files  E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 16 fifo_generator_0_synth_1
[Mon Aug 21 12:08:55 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.ip_user_files -ipstatic_source_dir E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.cache/compile_simlib/modelsim} {questa=E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.cache/compile_simlib/questa} {riviera=E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.cache/compile_simlib/riviera} {activehdl=E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Mon Aug 21 12:09:47 2023] Launched synth_1...
Run output will be captured here: E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.runs/synth_1/runme.log
[Mon Aug 21 12:09:47 2023] Launched impl_1...
Run output will be captured here: E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1232.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1945.883 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1945.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1945.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.082 ; gain = 1058.887
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Mon Aug 21 12:13:39 2023] Launched impl_1...
Run output will be captured here: E:/LONGXIN/nscscc2023_mips_v2.0/2023323/thinpad_top.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 12:19:29 2023...
