#ChipScope Core Inserter Project File Version 3.0
#Mon Jan 22 16:37:38 CST 2024
Project.device.designInputFile=F\:\\02git\\HighSpeedAcquisitionCard\\PRO\\FPGA13pro\\sdram_rw_test_cs.ngc
Project.device.designOutputFile=F\:\\02git\\HighSpeedAcquisitionCard\\PRO\\FPGA13pro\\sdram_rw_test_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=F\:\\02git\\HighSpeedAcquisitionCard\\PRO\\FPGA13pro\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=1
Project.filter<0>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_50m
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=wr_data<0>
Project.unit<0>.dataChannel<10>=wr_data<10>
Project.unit<0>.dataChannel<11>=wr_data<11>
Project.unit<0>.dataChannel<12>=wr_data<12>
Project.unit<0>.dataChannel<13>=wr_data<13>
Project.unit<0>.dataChannel<14>=wr_data<14>
Project.unit<0>.dataChannel<15>=wr_data<15>
Project.unit<0>.dataChannel<16>=rd_data<0>
Project.unit<0>.dataChannel<17>=rd_data<1>
Project.unit<0>.dataChannel<18>=rd_data<2>
Project.unit<0>.dataChannel<19>=rd_data<3>
Project.unit<0>.dataChannel<1>=wr_data<1>
Project.unit<0>.dataChannel<20>=rd_data<4>
Project.unit<0>.dataChannel<21>=rd_data<5>
Project.unit<0>.dataChannel<22>=rd_data<6>
Project.unit<0>.dataChannel<23>=rd_data<7>
Project.unit<0>.dataChannel<24>=rd_data<8>
Project.unit<0>.dataChannel<25>=rd_data<9>
Project.unit<0>.dataChannel<26>=rd_data<10>
Project.unit<0>.dataChannel<27>=rd_data<11>
Project.unit<0>.dataChannel<28>=rd_data<12>
Project.unit<0>.dataChannel<29>=rd_data<13>
Project.unit<0>.dataChannel<2>=wr_data<2>
Project.unit<0>.dataChannel<30>=rd_data<14>
Project.unit<0>.dataChannel<31>=rd_data<15>
Project.unit<0>.dataChannel<3>=wr_data<3>
Project.unit<0>.dataChannel<4>=wr_data<4>
Project.unit<0>.dataChannel<5>=wr_data<5>
Project.unit<0>.dataChannel<6>=wr_data<6>
Project.unit<0>.dataChannel<7>=wr_data<7>
Project.unit<0>.dataChannel<8>=wr_data<8>
Project.unit<0>.dataChannel<9>=wr_data<9>
Project.unit<0>.dataDepth=16384
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=32
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=wr_data<0>
Project.unit<0>.triggerChannel<0><10>=wr_data<10>
Project.unit<0>.triggerChannel<0><11>=wr_data<11>
Project.unit<0>.triggerChannel<0><12>=wr_data<12>
Project.unit<0>.triggerChannel<0><13>=wr_data<13>
Project.unit<0>.triggerChannel<0><14>=wr_data<14>
Project.unit<0>.triggerChannel<0><15>=wr_data<15>
Project.unit<0>.triggerChannel<0><1>=wr_data<1>
Project.unit<0>.triggerChannel<0><2>=wr_data<2>
Project.unit<0>.triggerChannel<0><3>=wr_data<3>
Project.unit<0>.triggerChannel<0><4>=wr_data<4>
Project.unit<0>.triggerChannel<0><5>=wr_data<5>
Project.unit<0>.triggerChannel<0><6>=wr_data<6>
Project.unit<0>.triggerChannel<0><7>=wr_data<7>
Project.unit<0>.triggerChannel<0><8>=wr_data<8>
Project.unit<0>.triggerChannel<0><9>=wr_data<9>
Project.unit<0>.triggerChannel<1><0>=rd_data<0>
Project.unit<0>.triggerChannel<1><10>=rd_data<10>
Project.unit<0>.triggerChannel<1><11>=rd_data<11>
Project.unit<0>.triggerChannel<1><12>=rd_data<12>
Project.unit<0>.triggerChannel<1><13>=rd_data<13>
Project.unit<0>.triggerChannel<1><14>=rd_data<14>
Project.unit<0>.triggerChannel<1><15>=rd_data<15>
Project.unit<0>.triggerChannel<1><1>=rd_data<1>
Project.unit<0>.triggerChannel<1><2>=rd_data<2>
Project.unit<0>.triggerChannel<1><3>=rd_data<3>
Project.unit<0>.triggerChannel<1><4>=rd_data<4>
Project.unit<0>.triggerChannel<1><5>=rd_data<5>
Project.unit<0>.triggerChannel<1><6>=rd_data<6>
Project.unit<0>.triggerChannel<1><7>=rd_data<7>
Project.unit<0>.triggerChannel<1><8>=rd_data<8>
Project.unit<0>.triggerChannel<1><9>=rd_data<9>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerPortCount=2
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortWidth<0>=16
Project.unit<0>.triggerPortWidth<1>=16
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
