<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>aufgabe2</design>
	<target_verilog>Z:\digital_systems\aufgabe2_all\aufgabe2\synthesis\aufgabe2.vm</target_verilog>
</SynplifyOutput>
