// Seed: 2069741501
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  wand  id_4
    , id_8,
    output tri1  id_5
    , id_9,
    input  tri   id_6
);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wire id_2
);
  logic id_4 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2;
  localparam id_1 = -1'd0;
endmodule
module module_3 #(
    parameter id_0  = 32'd89,
    parameter id_11 = 32'd72,
    parameter id_2  = 32'd8,
    parameter id_3  = 32'd58,
    parameter id_4  = 32'd98,
    parameter id_5  = 32'd36
) (
    input  uwire _id_0,
    output tri   id_1,
    output tri   _id_2,
    input  wor   _id_3,
    input  tri0  _id_4,
    input  tri   _id_5,
    output tri1  id_6
);
  logic [1 : id_5  ==  -1] id_8;
  localparam id_9 = 1;
  logic [id_4 : id_2] id_10 = id_5 == 1;
  always @(id_10 or posedge id_8);
  module_2 modCall_1 ();
  wire _id_11;
  assign id_8[id_3] = id_9[~-1 : id_0&id_11];
endmodule
