
# ![FPGA tumbnail (1)](https://github.com/user-attachments/assets/d10333e9-b0aa-48be-8cba-ccf93b681a89)
üî∞ Verilog for Beginners ‚Äì Basic Digital Gates Simulation | Sly Fox Electronics

Welcome to the **Verilog for Beginners** project! This repository is part of a practical introduction to digital logic design using **Verilog HDL** and **Xilinx Vivado**.

üì∫ **[Watch the full tutorial on Sly Fox Electronics YouTube channel](https://www.youtube.com/watch?v=avZnFp4ngpg)**  
‚≠ê Designed especially for beginners who are stepping into the world of **FPGA programming** and **digital electronics**.

---

## üß† What You‚Äôll Learn

- How to write Verilog code for basic digital logic gates:
  - AND
  - OR
  - NOT
  - NAND
  - NOR
  - XOR
- How to simulate Verilog modules using a **testbench** in Vivado.
- Understand the **waveform output** and verify gate logic behavior.

---

## üõ†Ô∏è Project Details

- **Language:** Verilog HDL  
- **Software:** Xilinx Vivado (Tested on Vivado 2020.2 and later)  
- **Level:** Beginner  
- **Category:** Digital Design, FPGA Simulation  
- **Simulation Tool:** Vivado Simulator

---



