<!-- GitHub Profile README for Ineni Prasad -->

<h1 align="center">Hi 👋, I'm Ineni Prasad</h1>
<h3 align="center">Aspiring VLSI Engineer | B.Tech ECE Student | Frontend RTL Designer</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&duration=3000&pause=1000&center=true&vCenter=true&width=435&lines=VLSI+Trainee+%7C+Verilog+HDL+%7C+FPGA+Learner;Passionate+about+Chip+Design+and+RTL+Coding;Eager+to+Join+a+Core+Semiconductor+Team!" alt="Typing SVG" />
</p>

---

## 🙋‍♂️ About Me

- 🎓 I'm a **3rd Year B.Tech ECE student**
- 🔍 Trainee at **Technical Hub** with hands-on training in **VLSI and Verilog HDL**
- 💡 Exploring **Frontend RTL Design**, **ASIC flow**, and **FPGA-based development**
- 💻 Proficient in **C, Python, Java, Verilog HDL**
- 🧠 Strong in **Digital Electronics** and **Logic Design**
- 🎯 Goal: Become a **VLSI Engineer** in a product-based semiconductor company (like AMD or Intel)
- 📫 How to reach me: **[ineni.prasad@email.com](mailto:ineni.prasad@email.com)**  
- 💬 Ask me about: FSM design, RTL coding, Verilog testbenches, and digital logic

---

## 🛠️ Skills & Tools

| Category        | Technologies & Tools                            |
|----------------|--------------------------------------------------|
| **Languages**   | C, Python, Java, Verilog HDL                    |
| **Web**         | HTML, CSS                                       |
| **Hardware Tools** | MATLAB, PSpice, FPGA Boards, Vivado IDE     |
| **Domain**      | Digital Logic, FSM Design, RTL Coding, VLSI    |
| **Platforms**   | CodeChef ⭐⭐⭐⭐⭐ in C, CodeMind 500+ problems     |

---

## 💼 Projects

### 🔌 Vending Machine FSM (Verilog HDL)
> A Finite State Machine-based vending machine that allows selection of multiple products, calculates total cost, and simulates UPI-based payment and product dispensing.  
**Features**:
- 3-state FSM: IDLE, HOLD, EXECUTE  
- Product selection via 6-bit input  
- UPI payment signal handling  
- Quantity memory and price memory arrays  
- Custom testbench for all transactions  

### 🚌 Bus Ticketing System (Verilog HDL)
> A ticket booking and revenue tracking system for bus stages using FSM and memory logic.  
**Features**:
- FSMs for trip direction, payment, and station management  
- Memory arrays for passenger names, ticket prices, availability  
- Tracks total daily revenue  
- Seat availability check and assignment logic  

### 📊 Digital Clock & Stopwatch (FPGA-Based)
> Designed a basic digital clock and stopwatch on an FPGA using Verilog and 7-segment displays.  
**Features**:
- Counter-based logic  
- Reset and start-stop toggle  
- Multiplexed display output on FPGA

---

## 📈 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=your-github-username&show_icons=true&theme=radical" alt="GitHub Stats" />
  <br>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=your-github-username&theme=radical" alt="GitHub Streak" />
</p>

---

## 🔗 Connect with Me

<p align="center">
  <a href="https://linkedin.com/in/ineni-prasad"><img src="https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin" /></a>
  <a href="mailto:ineni.prasad@email.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" /></a>
</p>

---

