// ==============================================================
// File generated on Wed Sep 25 19:14:34 -03 2024
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================

extern void AESL_WRAP_pe (
hls::stream<struct ap_axiu<8, 4, 5, 5 > > (&SLI_AXIS),
hls::stream<struct ap_axiu<8, 4, 5, 5 > > (&MRI_AXIS),
hls::stream<struct ap_axiu<8, 4, 5, 5 > > (&STW_AXIS),
hls::stream<struct ap_axiu<8, 4, 5, 5 > > (&MBW_AXIS),
hls::stream<struct ap_axiu<16, 4, 5, 5 > > (&STA_AXIS),
hls::stream<struct ap_axiu<16, 4, 5, 5 > > (&MBA_AXIS));
