#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 14 07:48:13 2021
# Process ID: 7284
# Current directory: C:/Users/Wrelks/FPGA/artyLogicExamples/artyLogicExamples.runs/synth_1
# Command line: vivado.exe -log simpleAdder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleAdder.tcl
# Log file: C:/Users/Wrelks/FPGA/artyLogicExamples/artyLogicExamples.runs/synth_1/simpleAdder.vds
# Journal file: C:/Users/Wrelks/FPGA/artyLogicExamples/artyLogicExamples.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source simpleAdder.tcl -notrace
