Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Dec 15 18:10:56 2019
| Host         : zekin-pc running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file Basys3_Abacus_Top_timing_summary_routed.rpt -pb Basys3_Abacus_Top_timing_summary_routed.pb -rpx Basys3_Abacus_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_Abacus_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk50_reg/Q (HIGH)

 There are 4926 register/latch pins with no clock driven by root clock pin: counter/cnt_reg[0]/Q (HIGH)

 There are 4926 register/latch pins with no clock driven by root clock pin: counter/cnt_reg[1]/Q (HIGH)

 There are 4926 register/latch pins with no clock driven by root clock pin: counter/cnt_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.146        0.000                      0                  100        0.237        0.000                      0                  100        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.146        0.000                      0                  100        0.237        0.000                      0                  100        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.180ns (25.704%)  route 3.411ns (74.296%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.603     9.917    tx_con/pbuf
    SLICE_X3Y109         FDRE                                         r  tx_con/pbuf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X3Y109         FDRE                                         r  tx_con/pbuf_reg[16]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.063    tx_con/pbuf_reg[16]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.180ns (25.704%)  route 3.411ns (74.296%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.603     9.917    tx_con/pbuf
    SLICE_X3Y109         FDRE                                         r  tx_con/pbuf_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X3Y109         FDRE                                         r  tx_con/pbuf_reg[24]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.063    tx_con/pbuf_reg[24]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.180ns (25.704%)  route 3.411ns (74.296%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.603     9.917    tx_con/pbuf
    SLICE_X3Y109         FDRE                                         r  tx_con/pbuf_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X3Y109         FDRE                                         r  tx_con/pbuf_reg[8]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.063    tx_con/pbuf_reg[8]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.180ns (25.832%)  route 3.388ns (74.168%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.580     9.894    tx_con/pbuf
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[11]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.049    tx_con/pbuf_reg[11]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.180ns (25.832%)  route 3.388ns (74.168%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.580     9.894    tx_con/pbuf
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[14]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.049    tx_con/pbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.180ns (25.832%)  route 3.388ns (74.168%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.580     9.894    tx_con/pbuf
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[27]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.049    tx_con/pbuf_reg[27]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.180ns (25.832%)  route 3.388ns (74.168%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.580     9.894    tx_con/pbuf
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.681    15.022    tx_con/clk
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[30]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.049    tx_con/pbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.180ns (25.932%)  route 3.370ns (74.068%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.563     9.877    tx_con/pbuf
    SLICE_X5Y111         FDRE                                         r  tx_con/pbuf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.679    15.020    tx_con/clk
    SLICE_X5Y111         FDRE                                         r  tx_con/pbuf_reg[3]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.047    tx_con/pbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.180ns (25.932%)  route 3.370ns (74.068%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.563     9.877    tx_con/pbuf
    SLICE_X5Y111         FDRE                                         r  tx_con/pbuf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.679    15.020    tx_con/clk
    SLICE_X5Y111         FDRE                                         r  tx_con/pbuf_reg[4]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.047    tx_con/pbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.180ns (25.932%)  route 3.370ns (74.068%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.805     5.326    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           1.230     7.012    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.162 r  get_tx/ready_INST_0_i_4/O
                         net (fo=2, routed)           0.818     7.980    get_tx/ready_INST_0_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  get_tx/ready_INST_0_i_2/O
                         net (fo=1, routed)           0.158     8.464    get_tx/ready_INST_0_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  get_tx/ready_INST_0/O
                         net (fo=6, routed)           0.601     9.190    tx_con/tready
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     9.314 r  tx_con/pbuf[31]_i_1/O
                         net (fo=28, routed)          0.563     9.877    tx_con/pbuf
    SLICE_X5Y111         FDRE                                         r  tx_con/pbuf_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.679    15.020    tx_con/clk
    SLICE_X5Y111         FDRE                                         r  tx_con/pbuf_reg[6]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.047    tx_con/pbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.190ns (46.645%)  route 0.217ns (53.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.671     1.555    get_tx/clk
    SLICE_X4Y112         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  get_tx/running_reg/Q
                         net (fo=14, routed)          0.217     1.913    get_tx/running_reg_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.049     1.962 r  get_tx/shift[7]_i_2/O
                         net (fo=1, routed)           0.000     1.962    get_tx/p_1_in[7]
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.948     2.076    get_tx/clk
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[7]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.131     1.725    get_tx/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.115%)  route 0.217ns (53.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.671     1.555    get_tx/clk
    SLICE_X4Y112         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  get_tx/running_reg/Q
                         net (fo=14, routed)          0.217     1.913    get_tx/running_reg_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.045     1.958 r  get_tx/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.958    get_tx/p_1_in[6]
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.948     2.076    get_tx/clk
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[6]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.121     1.715    get_tx/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.556    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           0.170     1.867    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.043     1.910 r  get_tx/count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.910    get_tx/count[3]_i_3_n_0
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.946     2.074    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[3]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107     1.663    get_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tx_con/tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.289%)  route 0.177ns (48.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.556    tx_con/clk
    SLICE_X4Y111         FDRE                                         r  tx_con/tstart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  tx_con/tstart_reg/Q
                         net (fo=3, routed)           0.177     1.873    get_tx/start
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045     1.918 r  get_tx/running_i_1/O
                         net (fo=1, routed)           0.000     1.918    get_tx/running_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  get_tx/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.944     2.072    get_tx/clk
    SLICE_X4Y112         FDRE                                         r  get_tx/running_reg/C
                         clock pessimism             -0.502     1.570    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.091     1.661    get_tx/running_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     1.557    get_tx/clk
    SLICE_X3Y111         FDRE                                         r  get_tx/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  get_tx/shift_reg[8]/Q
                         net (fo=2, routed)           0.167     1.865    get_tx/shift__0[8]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045     1.910 r  get_tx/shift[8]_i_1/O
                         net (fo=1, routed)           0.000     1.910    get_tx/shift[8]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  get_tx/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.948     2.076    get_tx/clk
    SLICE_X3Y111         FDRE                                         r  get_tx/shift_reg[8]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091     1.648    get_tx/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 get_tx/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.670     1.554    get_tx/clk
    SLICE_X5Y113         FDRE                                         r  get_tx/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  get_tx/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.814    get_tx/cd_count[7]
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  get_tx/cd_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.859    get_tx/cd_count[4]_i_2_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  get_tx/cd_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    get_tx/cd_count_reg[4]_i_1_n_4
    SLICE_X5Y113         FDRE                                         r  get_tx/cd_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.943     2.071    get_tx/clk
    SLICE_X5Y113         FDRE                                         r  get_tx/cd_count_reg[7]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.105     1.659    get_tx/cd_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk50_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk50_reg/Q
                         net (fo=4, routed)           0.168     1.755    clk50
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  clk50_i_1/O
                         net (fo=1, routed)           0.000     1.800    p_0_in__0
    SLICE_X37Y46         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk50_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk50_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 get_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.556    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  get_tx/count_reg[0]/Q
                         net (fo=5, routed)           0.170     1.867    get_tx/count_reg_n_0_[0]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045     1.912 r  get_tx/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    get_tx/count[1]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.946     2.074    get_tx/clk
    SLICE_X3Y112         FDRE                                         r  get_tx/count_reg[1]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.092     1.648    get_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     1.557    get_tx/clk
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.148     1.705 r  get_tx/shift_reg[3]/Q
                         net (fo=1, routed)           0.148     1.852    get_tx/shift__0[3]
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.098     1.950 r  get_tx/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    get_tx/p_1_in[2]
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.948     2.076    get_tx/clk
    SLICE_X2Y111         FDRE                                         r  get_tx/shift_reg[2]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120     1.677    get_tx/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.556    get_tx/clk
    SLICE_X2Y112         FDRE                                         r  get_tx/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  get_tx/shift_reg[1]/Q
                         net (fo=1, routed)           0.148     1.851    get_tx/shift__0[1]
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.098     1.949 r  get_tx/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.949    get_tx/p_1_in[0]
    SLICE_X2Y112         FDRE                                         r  get_tx/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.946     2.074    get_tx/clk
    SLICE_X2Y112         FDRE                                         r  get_tx/shift_reg[0]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120     1.676    get_tx/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114   get_tx/cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114   get_tx/cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115   get_tx/cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115   get_tx/cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115   get_tx/cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115   get_tx/cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112   get_tx/cd_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112   get_tx/cd_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   tx_con/running_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   tx_con/sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   tx_con/sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   tx_con/sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112   get_tx/cd_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112   get_tx/cd_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112   get_tx/cd_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112   get_tx/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   get_tx/shift_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   get_tx/shift_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   get_tx/shift_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   get_tx/shift_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   get_tx/shift_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   get_tx/shift_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   get_tx/shift_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   tx_con/pbuf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108   tx_con/pbuf_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108   tx_con/pbuf_reg[11]/C



