Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Gllamas/Documents/ECE424L/Calculator/CT_isim_beh.exe -prj C:/Users/Gllamas/Documents/ECE424L/Calculator/CT_beh.prj work.CT 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/FAadder.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/PA4.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/FAdiv.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/FA.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/PM4.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/B2BCD.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/ArrayDivider.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/AddSub.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/Controlunit.vhd" into library work
Parsing VHDL file "C:/Users/Gllamas/Documents/ECE424L/Calculator/CT.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture faa of entity FA [fa_default]
Compiling architecture pm4a of entity PM4 [pm4_default]
Compiling architecture fadiva of entity FAdiv [fadiv_default]
Compiling architecture arraydividera of entity ArrayDivider [arraydivider_default]
Compiling architecture faaa of entity FAadder [faadder_default]
Compiling architecture pa4aa of entity PA4add [pa4add_default]
Compiling architecture behavioral of entity AddSub [addsub_default]
Compiling architecture b2bcda of entity B2BCD [b2bcd_default]
Compiling architecture behavioral of entity Controlunit [controlunit_default]
Compiling architecture behavior of entity ct
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/Gllamas/Documents/ECE424L/Calculator/CT_isim_beh.exe
Fuse Memory Usage: 37012 KB
Fuse CPU Usage: 3280 ms
