16:00:39
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:4:48:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":55:20:55:24|Referenced variable clock is not in sensitivity list
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":66:12:66:16|Signal clock in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":66:4:66:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":77:12:77:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":69:12:69:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":50:8:50:9|Latch generated from process for signal clock_divider(13 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":39:42:39:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":50:8:50:9|Latch generated from process for signal debug; possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":50:8:50:9|Latch generated from process for signal clock; possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:12:96:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:8:96:9|Found combinational loop at x[9]
@E: CL219 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":8:8:8:12|Multiple non-tristate drivers for net debug in SimpleVGA
@E: CL229 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":8:8:8:12|Unresolved tristate drivers for net debug in SimpleVGA

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:00:50 2015

###########################################################]
@E: MF420 |Netlist read from file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:00:50 2015

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:00:50 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CG234 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":36:13:36:25|Duplicate definition of hsyncduration
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":112:16:112:16|Expecting architecture identifier
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:07:16 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:07:16 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":60:32:60:35|Expecting ;
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":60:32:60:35|Expecting sequential statement
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":110:16:110:16|Expecting architecture identifier
3 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:15:42 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:15:42 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":59:32:59:35|Expecting ;
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":59:32:59:35|Expecting sequential statement
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":109:16:109:16|Expecting architecture identifier
3 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:16:46 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:16:46 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":80:25:80:28|Expecting ;
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":80:25:80:28|Expecting sequential statement
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:02 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:02 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
Post processing for work.simplevga.vga
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:8:48:9|Latch generated from process for signal Reset; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:49 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:49 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:49 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:50 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                                Requested     Requested     Clock                                   Clock                
Clock                                Frequency     Period        Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz                 1.0 MHz       1000.000      inferred                                Autoconstr_clkgroup_0
SimpleVGA|ClockVGA_derived_clock     1.0 MHz       1000.000      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
System                               1.0 MHz       1000.000      system                                  system_clkgroup      
==============================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":48:8:48:9|Found inferred clock SimpleVGA|Clock12MHz which controls 15 sequential elements including Counter[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 16:18:52 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N:"u:\simplevga_icestick\simplevga.vhdl":48:8:48:9|Found counter in view:work.SimpleVGA(vga) inst Counter[13:0]
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":95:27:95:34|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":95:49:95:56|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

@N: MF578 :"u:\simplevga_icestick\simplevga.vhdl":73:8:73:9|Incompatible asynchronous control logic preventing generated clock conversion of Pixel (view:work.SimpleVGA(vga)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1017 :|SB_GB inserted on the net ClockVGA.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":7:8:7:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Reset
1) instance Reset_latch (view:work.SimpleVGA(vga)), output net "Reset" in work.SimpleVGA(vga)
    net        Reset
    input  pin Reset_latch/I1
    instance   Reset_latch (cell SB_LUT4)
    output pin Reset_latch/O
    net        Reset
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 instances converted, 23 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0002       Clock12MHz_ibuf_gb_io     SB_GB_IO               15         ClockVGA       
=============================================================================================
============================================== Gated/Generated Clocks ==============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ClockVGA            SB_DFFR                23         Pixel               Inferred clock from port
====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_167
1) instance Reset_latch (view:work.SimpleVGA(vga)), output net "G_167" in work.SimpleVGA(vga)
    net        G_167
    input  pin Reset_latch/I1
    instance   Reset_latch (cell SB_LUT4)
    output pin Reset_latch/O
    net        G_167
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 1000.00ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock SimpleVGA|ClockVGA_derived_clock with period 1000.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 17 16:18:58 2015
#


Top view:               SimpleVGA
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 988.948

                                     Requested     Estimated     Requested     Estimated                  Clock                                   Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack        Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz                 1.0 MHz       90.5 MHz      1000.000      11.052        988.948      inferred                                Autoconstr_clkgroup_0
SimpleVGA|ClockVGA_derived_clock     1.0 MHz       51.5 MHz      1000.000      19.412        1961.176     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
=======================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz              SimpleVGA|Clock12MHz              |  1000.000    988.949   |  No paths    -      |  No paths    -      |  No paths    -    
SimpleVGA|ClockVGA_derived_clock  SimpleVGA|ClockVGA_derived_clock  |  1000.000    1961.176  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

               Starting                                                    Arrival            
Instance       Reference                Type        Pin     Net            Time        Slack  
               Clock                                                                          
----------------------------------------------------------------------------------------------
Counter[0]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[0]     0.540       988.948
Counter[3]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[3]     0.540       988.956
Counter[4]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[4]     0.540       988.984
Counter[1]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[1]     0.540       990.572
Counter[2]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[2]     0.540       990.621
Counter[5]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[5]     0.540       990.642
Counter[6]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[6]     0.540       992.259
Counter[7]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[7]     0.540       992.308
Counter[8]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[8]     0.540       992.329
Counter[9]     SimpleVGA|Clock12MHz     SB_DFFR     Q       Counter[9]     0.540       992.343
==============================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                       Required            
Instance       Reference                Type        Pin     Net               Time         Slack  
               Clock                                                                              
--------------------------------------------------------------------------------------------------
Counter[0]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[0]     999.895      988.948
Counter[1]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[1]     999.895      988.948
Counter[2]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[2]     999.895      988.948
Counter[3]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[3]     999.895      988.948
Counter[4]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[4]     999.895      988.948
Counter[5]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[5]     999.895      988.948
Counter[6]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[6]     999.895      988.948
Counter[7]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[7]     999.895      988.948
Counter[8]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[8]     999.895      988.948
Counter[9]     SimpleVGA|Clock12MHz     SB_DFFR     D       Counter_lm[9]     999.895      988.948
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      10.946
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     988.949

    Number of logic level(s):                5
    Starting point:                          Counter[0] / Q
    Ending point:                            Counter[0] / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Counter[0]               SB_DFFR     Q        Out     0.540     0.540       -         
Counter[0]               Net         -        -       1.599     -           3         
Counter_RNIVB1D1[0]      SB_LUT4     I0       In      -         2.139       -         
Counter_RNIVB1D1[0]      SB_LUT4     O        Out     0.386     2.525       -         
un2_counterlto4_2        Net         -        -       1.371     -           1         
Counter_RNIVO2Q2[1]      SB_LUT4     I3       In      -         3.896       -         
Counter_RNIVO2Q2[1]      SB_LUT4     O        Out     0.316     4.211       -         
un2_counterlt7           Net         -        -       1.371     -           1         
Counter_RNICJ474[6]      SB_LUT4     I3       In      -         5.582       -         
Counter_RNICJ474[6]      SB_LUT4     O        Out     0.316     5.898       -         
un2_counterlt11          Net         -        -       1.371     -           1         
Counter_RNI7QMJ6[13]     SB_LUT4     I2       In      -         7.269       -         
Counter_RNI7QMJ6[13]     SB_LUT4     O        Out     0.351     7.620       -         
un2_counter_0            Net         -        -       1.371     -           15        
Counter_RNO[0]           SB_LUT4     I0       In      -         8.991       -         
Counter_RNO[0]           SB_LUT4     O        Out     0.449     9.439       -         
Counter_lm[0]            Net         -        -       1.507     -           1         
Counter[0]               SB_DFFR     D        In      -         10.946      -         
======================================================================================
Total path delay (propagation time + setup) of 11.051 is 2.461(22.3%) logic and 8.590(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|ClockVGA_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival             
Instance     Reference                            Type       Pin     Net      Time        Slack   
             Clock                                                                                
--------------------------------------------------------------------------------------------------
y[9]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[9]     0.540       1961.176
y[8]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[8]     0.540       1964.579
y[7]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[7]     0.540       1968.347
x[9]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[9]     0.540       1970.863
y[6]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[6]     0.540       1972.031
x[8]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[8]     0.540       1972.813
y[5]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[5]     0.540       1975.715
x[7]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[7]     0.540       1976.749
y[4]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       y[4]     0.540       1979.399
x[6]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     Q       x[6]     0.540       1980.714
==================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                            Required             
Instance     Reference                            Type       Pin     Net         Time         Slack   
             Clock                                                                                    
------------------------------------------------------------------------------------------------------
Pixel        SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       N_32_i      1999.895     1961.176
VSync        SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       N_131_i     1999.895     1990.404
y[0]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_2         1999.895     1990.404
y[2]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_11        1999.895     1990.439
y[3]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_10        1999.895     1990.439
y[9]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_9         1999.895     1990.439
y[4]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_4         1999.895     1992.160
y[5]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_5         1999.895     1992.160
y[6]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_6         1999.895     1992.160
y[7]         SimpleVGA|ClockVGA_derived_clock     SB_DFF     D       y_7         1999.895     1992.160
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1999.895

    - Propagation time:                      38.719
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1961.176

    Number of logic level(s):                30
    Starting point:                          y[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            SimpleVGA|ClockVGA_derived_clock [rising] on pin C
    The end   point is clocked by            SimpleVGA|ClockVGA_derived_clock [rising] on pin C
    -Timing constraint applied as multi cycle path with factor 2 (from c:SimpleVGA|ClockVGA_derived_clock to c:SimpleVGA|ClockVGA_derived_clock)

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
y[9]                                                          SB_DFF       Q        Out     0.540     0.540       -         
y[9]                                                          Net          -        -       0.834     -           5         
un2_y_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         1.374       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     1.632       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         1.646       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     1.772       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         1.786       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     1.912       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           2         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9SLC        SB_LUT4      I3       In      -         2.298       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9SLC        SB_LUT4      O        Out     0.316     2.614       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9SLC        Net          -        -       1.371     -           4         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIIOBP        SB_LUT4      I0       In      -         3.985       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIIOBP        SB_LUT4      O        Out     0.449     4.433       -         
un2_y_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIIOBP        Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c                SB_CARRY     I0       In      -         5.338       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c                SB_CARRY     CO       Out     0.258     5.596       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF        SB_LUT4      I1       In      -         5.982       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF        SB_LUT4      O        Out     0.400     6.382       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF        Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF_0      SB_LUT4      I0       In      -         7.753       -         
un2_y_if_generate_plus\.mult1_un33_sum_cry_6_c_RNIJ7MF_0      SB_LUT4      O        Out     0.449     8.201       -         
un2_y_if_generate_plus\.mult1_un33_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I0       In      -         9.106       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.364       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12       SB_LUT4      I3       In      -         9.750       -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12       SB_LUT4      O        Out     0.316     10.065      -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12_0     SB_LUT4      I0       In      -         11.436      -         
un2_y_if_generate_plus\.mult1_un40_sum_cry_6_c_RNITLS12_0     SB_LUT4      O        Out     0.449     11.885      -         
un2_y_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         12.790      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.048      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3       SB_LUT4      I3       In      -         13.434      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3       SB_LUT4      O        Out     0.316     13.749      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3_0     SB_LUT4      I0       In      -         15.120      -         
un2_y_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIJJ1M3_0     SB_LUT4      O        Out     0.449     15.569      -         
un2_y_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         16.474      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.732      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7       SB_LUT4      I3       In      -         17.118      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7       SB_LUT4      O        Out     0.316     17.433      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7_0     SB_LUT4      I0       In      -         18.804      -         
un2_y_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIEETD7_0     SB_LUT4      O        Out     0.449     19.253      -         
un2_y_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         20.158      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.416      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE       SB_LUT4      I3       In      -         20.802      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE       SB_LUT4      O        Out     0.316     21.117      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE_0     SB_LUT4      I0       In      -         22.488      -         
un2_y_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI5Q1VE_0     SB_LUT4      O        Out     0.449     22.937      -         
un2_y_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         23.842      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.099      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI22UUT       SB_LUT4      I3       In      -         24.485      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI22UUT       SB_LUT4      O        Out     0.316     24.801      -         
un2_y_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI22UUT       Net          -        -       1.371     -           8         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         26.172      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     26.621      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            Net          -        -       0.905     -           2         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         27.526      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     27.783      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNINAPFR1      SB_LUT4      I3       In      -         28.169      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNINAPFR1      SB_LUT4      O        Out     0.316     28.485      -         
un2_y_if_generate_plus\.mult1_un75_sum_cry_6_c_RNINAPFR1      Net          -        -       1.371     -           4         
Pixel_RNO_11                                                  SB_LUT4      I2       In      -         29.856      -         
Pixel_RNO_11                                                  SB_LUT4      O        Out     0.379     30.235      -         
N_83                                                          Net          -        -       1.371     -           1         
Pixel_RNO_9                                                   SB_LUT4      I2       In      -         31.606      -         
Pixel_RNO_9                                                   SB_LUT4      O        Out     0.379     31.984      -         
un13lto4_i_1                                                  Net          -        -       1.371     -           1         
Pixel_RNO_5                                                   SB_LUT4      I3       In      -         33.355      -         
Pixel_RNO_5                                                   SB_LUT4      O        Out     0.316     33.671      -         
N_49                                                          Net          -        -       1.371     -           1         
Pixel_RNO_0                                                   SB_LUT4      I2       In      -         35.042      -         
Pixel_RNO_0                                                   SB_LUT4      O        Out     0.351     35.392      -         
N_47                                                          Net          -        -       1.371     -           1         
Pixel_RNO                                                     SB_LUT4      I0       In      -         36.764      -         
Pixel_RNO                                                     SB_LUT4      O        Out     0.449     37.212      -         
N_32_i                                                        Net          -        -       1.507     -           1         
Pixel                                                         SB_DFF       D        In      -         38.719      -         
============================================================================================================================
Total path delay (propagation time + setup) of 38.824 is 10.580(27.3%) logic and 28.244(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        94 uses
SB_DFF          23 uses
SB_DFFR         15 uses
SB_GB           1 use
SB_LUT4         146 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 (2%)
Total load per clock:
   SimpleVGA|Clock12MHz: 1
   SimpleVGA|ClockVGA_derived_clock: 1

Mapping Summary:
Total  LUTs: 146 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 80MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 16:18:58 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
Warning: pin clock_12MHz doesn't exist in the design netlist.ignoring the set_io command on line 9 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin debug doesn't exist in the design netlist.ignoring the set_io command on line 10 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin hsync doesn't exist in the design netlist.ignoring the set_io command on line 11 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin pixel doesn't exist in the design netlist.ignoring the set_io command on line 12 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
Warning: pin vsync doesn't exist in the design netlist.ignoring the set_io command on line 13 of file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf 
parse file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	38
    Number of Carrys    	:	94
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1035: Removing timing arc from pin "Reset_latch_LC_35/in1" to pin "Reset_latch_LC_35/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Reset_latch_LC_35/in3" to pin "Reset_latch_LC_35/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	154
    Number of DFFs      	:	38
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	63
        CARRY Only       	:	16
        LUT with CARRY   	:	53
    LogicCells                  :	170/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.8 (sec)

Final Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	38
    Number of Carrys    	:	94
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	170/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: SimpleVGA|Clock12MHz | Frequency: 173.43 MHz | Target: 1.00 MHz
Clock: SimpleVGA|ClockVGA_derived_clock | Frequency: 72.16 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 242
used logic cells: 170
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 242
used logic cells: 170
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in3" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in1" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 261 
I1212: Iteration  1 :    50 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in1" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Reset_latch_LC_1_8_0/in3" to pin "Reset_latch_LC_1_8_0/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
