m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim
vchars
Z1 !s110 1576221030
!i10b 1
!s100 8VXU6=NhG[fL<A:BMi0JZ1
IVD2R>mF266IVGgZ:=IDJh3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1576156314
8C:/Users/Siriy/Desktop/Projects/VGA/Chars.v
FC:/Users/Siriy/Desktop/Projects/VGA/Chars.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1576221030.000000
!s107 C:/Users/Siriy/Desktop/Projects/VGA/Chars.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Siriy/Desktop/Projects/VGA|C:/Users/Siriy/Desktop/Projects/VGA/Chars.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/Siriy/Desktop/Projects/VGA
Z7 tCvgOpt 0
vvga
R1
!i10b 1
!s100 Z4kGUCN@1n]F=0j4>1D1:3
ImPj<E=iBOmU8Z0GUT9HDh2
R2
R0
w1575018060
8C:/Users/Siriy/Desktop/Projects/VGA/VGA.v
FC:/Users/Siriy/Desktop/Projects/VGA/VGA.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Siriy/Desktop/Projects/VGA/VGA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Siriy/Desktop/Projects/VGA|C:/Users/Siriy/Desktop/Projects/VGA/VGA.v|
!i113 1
R5
R6
R7
vvga_TOP
!s110 1576222874
!i10b 1
!s100 b_OkoDWIeK8HF=I_=VHG`1
IVP9=1h0:MzG6Qb`3CJPcl2
R2
R0
w1576222788
8C:/Users/Siriy/Desktop/Projects/VGA/VGA_TOP.v
FC:/Users/Siriy/Desktop/Projects/VGA/VGA_TOP.v
L0 2
R3
r1
!s85 0
31
!s108 1576222874.000000
!s107 C:/Users/Siriy/Desktop/Projects/VGA/VGA_TOP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Siriy/Desktop/Projects/VGA|C:/Users/Siriy/Desktop/Projects/VGA/VGA_TOP.v|
!i113 1
R5
R6
R7
nvga_@t@o@p
vvga_TOP_vlg_tst
R1
!i10b 1
!s100 V:D7Ve^=KS?YJ@2W[l[H<3
IE2jA6Ue9]jg9_ka1Q`5;k0
R2
R0
w1575018215
8C:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim/vga_TOP.vt
FC:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim/vga_TOP.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 C:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim/vga_TOP.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim|C:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim/vga_TOP.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/Siriy/Desktop/Projects/VGA/simulation/modelsim
R7
nvga_@t@o@p_vlg_tst
