[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"genrtl"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressor|naiveCompressor>compressor_out_bits_last",
    "sources":[
      "~naiveCompressor|naiveCompressor>compressor_in_bits_last"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressor|naiveCompressor>compressor_out_valid",
    "sources":[
      "~naiveCompressor|naiveCompressor>compressor_in_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressor|naiveCompressor>compressor_out_bits_byte",
    "sources":[
      "~naiveCompressor|naiveCompressor>compressor_in_bits_byte"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressor|naiveCompressor>compressor_in_ready",
    "sources":[
      "~naiveCompressor|naiveCompressor>compressor_out_ready"
    ]
  }
]