# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/square.vhd" \
"../../../../project_1.srcs/sources_1/new/fsm_rw.vhd" \
"../../../../project_1.srcs/sources_1/new/MUX.vhd" \
"../../../../project_1.srcs/sources_1/new/additionneur.vhd" \
"../../../../project_1.srcs/sources_1/new/cmp_16bits.vhd" \
"../../../../project_1.srcs/sources_1/new/compteur.vhd" \
"../../../../project_1.srcs/sources_1/new/rdc_load_Nbits.vhd" \
"../../../../project_1.srcs/sources_1/new/reg_1b.vhd" \
"../../../../project_1.srcs/sources_1/new/registre.vhd" \
"../../../../project_1.srcs/sources_1/new/tx_uart.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncBase.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/EEPROM_8b.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/TWI_SlaveCtl.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/GlitchFilter.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncAsync.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/DVI_Constants.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncAsyncReset.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/PhaseAlign.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/InputSERDES.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/ChannelBond.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/ResyncToBUFG.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/TMDS_Decoder.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/TMDS_Clocking.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/dvi2rgb.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/sim/HDMI_bd_dvi2rgb_0_0.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/ClockGen.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/rgb2dvi.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/sim/HDMI_bd_rgb2dvi_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/sim/HDMI_bd.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_square_0_0/sim/HDMI_bd_square_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_fsm_rw_0_0/sim/HDMI_bd_fsm_rw_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_transmetteur_UART_0_0/sim/HDMI_bd_transmetteur_UART_0_0.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd" \

# Do not sort compile order
nosort
