;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/30/2016 6:08:27 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x21B90000  	8633
0x0008	0x206D0000  	8301
0x000C	0x206D0000  	8301
0x0010	0x206D0000  	8301
0x0014	0x206D0000  	8301
0x0018	0x206D0000  	8301
0x001C	0x206D0000  	8301
0x0020	0x206D0000  	8301
0x0024	0x206D0000  	8301
0x0028	0x206D0000  	8301
0x002C	0x206D0000  	8301
0x0030	0x206D0000  	8301
0x0034	0x206D0000  	8301
0x0038	0x206D0000  	8301
0x003C	0x206D0000  	8301
0x0040	0x206D0000  	8301
0x0044	0x206D0000  	8301
0x0048	0x206D0000  	8301
0x004C	0x206D0000  	8301
0x0050	0x206D0000  	8301
0x0054	0x206D0000  	8301
0x0058	0x206D0000  	8301
0x005C	0x206D0000  	8301
0x0060	0x206D0000  	8301
0x0064	0x206D0000  	8301
0x0068	0x206D0000  	8301
0x006C	0x206D0000  	8301
0x0070	0x206D0000  	8301
0x0074	0x206D0000  	8301
0x0078	0x206D0000  	8301
0x007C	0x206D0000  	8301
0x0080	0x206D0000  	8301
0x0084	0x206D0000  	8301
0x0088	0x206D0000  	8301
0x008C	0x206D0000  	8301
0x0090	0x206D0000  	8301
0x0094	0x206D0000  	8301
0x0098	0x206D0000  	8301
0x009C	0x206D0000  	8301
0x00A0	0x206D0000  	8301
0x00A4	0x206D0000  	8301
0x00A8	0x206D0000  	8301
0x00AC	0x206D0000  	8301
0x00B0	0x206D0000  	8301
0x00B4	0x206D0000  	8301
0x00B8	0x206D0000  	8301
0x00BC	0x206D0000  	8301
0x00C0	0x206D0000  	8301
0x00C4	0x206D0000  	8301
0x00C8	0x206D0000  	8301
0x00CC	0x206D0000  	8301
0x00D0	0x206D0000  	8301
0x00D4	0x206D0000  	8301
0x00D8	0x206D0000  	8301
0x00DC	0x206D0000  	8301
0x00E0	0x206D0000  	8301
0x00E4	0x206D0000  	8301
0x00E8	0x206D0000  	8301
0x00EC	0x206D0000  	8301
0x00F0	0x206D0000  	8301
0x00F4	0x206D0000  	8301
0x00F8	0x206D0000  	8301
0x00FC	0x206D0000  	8301
0x0100	0x206D0000  	8301
0x0104	0x206D0000  	8301
0x0108	0x206D0000  	8301
0x010C	0x206D0000  	8301
0x0110	0x206D0000  	8301
0x0114	0x206D0000  	8301
0x0118	0x206D0000  	8301
0x011C	0x206D0000  	8301
0x0120	0x206D0000  	8301
0x0124	0x206D0000  	8301
0x0128	0x206D0000  	8301
0x012C	0x206D0000  	8301
0x0130	0x206D0000  	8301
0x0134	0x206D0000  	8301
0x0138	0x206D0000  	8301
0x013C	0x206D0000  	8301
0x0140	0x206D0000  	8301
0x0144	0x206D0000  	8301
0x0148	0x206D0000  	8301
0x014C	0x206D0000  	8301
; end of ____SysVT
_main:
;Fingerprint_click_example.c, 15 :: 		void main()
0x21B8	0xB081    SUB	SP, SP, #4
0x21BA	0xF7FFFF5B  BL	8308
0x21BE	0xF000FDAB  BL	11544
0x21C2	0xF7FFFF49  BL	8280
0x21C6	0xF000FD67  BL	11416
;Fingerprint_click_example.c, 20 :: 		_SPI_SSI_1, &_GPIO_MODULE_SPI3_PC10_11_12 );
0x21CA	0x4A41    LDR	R2, [PC, #260]
0x21CC	0xF2403104  MOVW	R1, #772
;Fingerprint_click_example.c, 17 :: 		SPI3_Init_Advanced( _SPI_FPCLK_DIV2, _SPI_MASTER | _SPI_8_BIT |
0x21D0	0x2000    MOVS	R0, #0
;Fingerprint_click_example.c, 20 :: 		_SPI_SSI_1, &_GPIO_MODULE_SPI3_PC10_11_12 );
0x21D2	0xF7FFFCAD  BL	_SPI3_Init_Advanced+0
;Fingerprint_click_example.c, 22 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_13 );
0x21D6	0xF2420100  MOVW	R1, #8192
0x21DA	0x483E    LDR	R0, [PC, #248]
0x21DC	0xF7FFFEFA  BL	_GPIO_Digital_Output+0
;Fingerprint_click_example.c, 23 :: 		Delay_ms(3000);
0x21E0	0xF24507FF  MOVW	R7, #20735
0x21E4	0xF2C02725  MOVT	R7, #549
L_main0:
0x21E8	0x1E7F    SUBS	R7, R7, #1
0x21EA	0xD1FD    BNE	L_main0
0x21EC	0xBF00    NOP
0x21EE	0xBF00    NOP
0x21F0	0xBF00    NOP
0x21F2	0xBF00    NOP
0x21F4	0xBF00    NOP
;Fingerprint_click_example.c, 26 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x21F6	0x21F0    MOVS	R1, #240
0x21F8	0xF2401040  MOVW	R0, #320
0x21FC	0xF7FFFD0A  BL	_TFT_Init_ILI9341_8bit+0
;Fingerprint_click_example.c, 27 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2200	0x2101    MOVS	R1, #1
0x2202	0xF2400000  MOVW	R0, #0
0x2206	0xF7FEFEFD  BL	_TFT_Set_Pen+0
;Fingerprint_click_example.c, 28 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x220A	0x2200    MOVS	R2, #0
0x220C	0xF2400100  MOVW	R1, #0
0x2210	0x4831    LDR	R0, [PC, #196]
0x2212	0xF7FFFD5F  BL	_TFT_Set_Font+0
;Fingerprint_click_example.c, 29 :: 		TFT_Fill_Screen(CL_Aqua);
0x2216	0xF64070FF  MOVW	R0, #4095
0x221A	0xF7FFFCB3  BL	_TFT_Fill_Screen+0
;Fingerprint_click_example.c, 31 :: 		TFT_Write_Text("TFT Initialized, waiting for fingerprint click",10,10);
0x221E	0x482F    LDR	R0, [PC, #188]
0x2220	0x220A    MOVS	R2, #10
0x2222	0x210A    MOVS	R1, #10
0x2224	0xF7FFFE2A  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 32 :: 		Delay_ms(1000);
0x2228	0xF64127FF  MOVW	R7, #6911
0x222C	0xF2C007B7  MOVT	R7, #183
L_main2:
0x2230	0x1E7F    SUBS	R7, R7, #1
0x2232	0xD1FD    BNE	L_main2
0x2234	0xBF00    NOP
0x2236	0xBF00    NOP
0x2238	0xBF00    NOP
0x223A	0xBF00    NOP
0x223C	0xBF00    NOP
;Fingerprint_click_example.c, 33 :: 		TFT_Set_Address_Ptr(0,0);
0x223E	0x2100    MOVS	R1, #0
0x2240	0x2000    MOVS	R0, #0
0x2242	0x4C27    LDR	R4, [PC, #156]
0x2244	0x6824    LDR	R4, [R4, #0]
0x2246	0x47A0    BLX	R4
;Fingerprint_click_example.c, 34 :: 		delay_ms(10000); // wait for the click to go out of bootloader mode
0x2248	0xF64057FF  MOVW	R7, #3583
0x224C	0xF2C07727  MOVT	R7, #1831
L_main4:
0x2250	0x1E7F    SUBS	R7, R7, #1
0x2252	0xD1FD    BNE	L_main4
0x2254	0xBF00    NOP
0x2256	0xBF00    NOP
0x2258	0xBF00    NOP
0x225A	0xBF00    NOP
0x225C	0xBF00    NOP
;Fingerprint_click_example.c, 36 :: 		TFT_Write_Text("Reset fingerprint to default...", 10, 30);
0x225E	0x4821    LDR	R0, [PC, #132]
0x2260	0x221E    MOVS	R2, #30
0x2262	0x210A    MOVS	R1, #10
0x2264	0xF7FFFE0A  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 37 :: 		fingerprint_reset_default();
0x2268	0xF7FFFA12  BL	_fingerprint_reset_default+0
;Fingerprint_click_example.c, 38 :: 		TFT_Write_Text("passed", 200, 30);
0x226C	0x481E    LDR	R0, [PC, #120]
0x226E	0x221E    MOVS	R2, #30
0x2270	0x21C8    MOVS	R1, #200
0x2272	0xF7FFFE03  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 40 :: 		TFT_Write_Text("Fingerprint ready test...", 10, 50);
0x2276	0x481D    LDR	R0, [PC, #116]
0x2278	0x2232    MOVS	R2, #50
0x227A	0x210A    MOVS	R1, #10
0x227C	0xF7FFFDFE  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 41 :: 		fingerprint_is_ready();
0x2280	0xF7FFFB66  BL	_fingerprint_is_ready+0
;Fingerprint_click_example.c, 42 :: 		TFT_Write_Text("passed", 200, 50);
0x2284	0x481A    LDR	R0, [PC, #104]
0x2286	0x2232    MOVS	R2, #50
0x2288	0x21C8    MOVS	R1, #200
0x228A	0xF7FFFDF7  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 44 :: 		TFT_Write_Text("Fingerprint capture image...", 10, 70);
0x228E	0x4819    LDR	R0, [PC, #100]
0x2290	0x2246    MOVS	R2, #70
0x2292	0x210A    MOVS	R1, #10
0x2294	0xF7FFFDF2  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 45 :: 		fingerprint_capture_image();
0x2298	0xF7FFFAFA  BL	_fingerprint_capture_image+0
;Fingerprint_click_example.c, 46 :: 		TFT_Write_Text("passed", 200, 70);
0x229C	0x4816    LDR	R0, [PC, #88]
0x229E	0x2246    MOVS	R2, #70
0x22A0	0x21C8    MOVS	R1, #200
0x22A2	0xF7FFFDEB  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 48 :: 		TFT_Write_Text("Displaying image", 10, 90);
0x22A6	0x4815    LDR	R0, [PC, #84]
0x22A8	0x225A    MOVS	R2, #90
0x22AA	0x210A    MOVS	R1, #10
0x22AC	0xF7FFFDE6  BL	_TFT_Write_Text+0
;Fingerprint_click_example.c, 49 :: 		delay_ms(3000);
0x22B0	0xF24507FF  MOVW	R7, #20735
0x22B4	0xF2C02725  MOVT	R7, #549
L_main6:
0x22B8	0x1E7F    SUBS	R7, R7, #1
0x22BA	0xD1FD    BNE	L_main6
0x22BC	0xBF00    NOP
0x22BE	0xBF00    NOP
0x22C0	0xBF00    NOP
0x22C2	0xBF00    NOP
0x22C4	0xBF00    NOP
;Fingerprint_click_example.c, 50 :: 		fingerprint_display_image();
0x22C6	0xF7FFFA7B  BL	_fingerprint_display_image+0
;Fingerprint_click_example.c, 51 :: 		fingerprint_end_image_transfer();
0x22CA	0xF7FFFB95  BL	_fingerprint_end_image_transfer+0
;Fingerprint_click_example.c, 53 :: 		}
L_end_main:
L__main_end_loop:
0x22CE	0xE7FE    B	L__main_end_loop
0x22D0	0x2C2C0000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x22D4	0x14004001  	GPIOD_BASE+0
0x22D8	0x23000000  	_TFT_defaultFont+0
0x22DC	0x00002000  	?lstr1_Fingerprint_click_example+0
0x22E0	0x00B42000  	_TFT_Set_Address_Ptr+0
0x22E4	0x002F2000  	?lstr2_Fingerprint_click_example+0
0x22E8	0x004F2000  	?lstr3_Fingerprint_click_example+0
0x22EC	0x00562000  	?lstr4_Fingerprint_click_example+0
0x22F0	0x00702000  	?lstr5_Fingerprint_click_example+0
0x22F4	0x00772000  	?lstr6_Fingerprint_click_example+0
0x22F8	0x00942000  	?lstr7_Fingerprint_click_example+0
0x22FC	0x009B2000  	?lstr8_Fingerprint_click_example+0
; end of _main
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 277 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1AB8	0xB083    SUB	SP, SP, #12
0x1ABA	0xF8CDE000  STR	LR, [SP, #0]
0x1ABE	0xF8AD0004  STRH	R0, [SP, #4]
0x1AC2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Index_Ptr(0x02);
0x1AC6	0x2002    MOVS	R0, #2
0x1AC8	0x4C17    LDR	R4, [PC, #92]
0x1ACA	0x6824    LDR	R4, [R4, #0]
0x1ACC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 279 :: 		TFT_Write_Command_Ptr(x>>8);
0x1ACE	0xF8BD2004  LDRH	R2, [SP, #4]
0x1AD2	0x0A14    LSRS	R4, R2, #8
0x1AD4	0xB2E0    UXTB	R0, R4
0x1AD6	0x4C15    LDR	R4, [PC, #84]
0x1AD8	0x6824    LDR	R4, [R4, #0]
0x1ADA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Index_Ptr(0x03);
0x1ADC	0x2003    MOVS	R0, #3
0x1ADE	0x4C12    LDR	R4, [PC, #72]
0x1AE0	0x6824    LDR	R4, [R4, #0]
0x1AE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 281 :: 		TFT_Write_Command_Ptr(x);
0x1AE4	0xF8BD0004  LDRH	R0, [SP, #4]
0x1AE8	0x4C10    LDR	R4, [PC, #64]
0x1AEA	0x6824    LDR	R4, [R4, #0]
0x1AEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 282 :: 		TFT_Set_Index_Ptr(0x06);
0x1AEE	0x2006    MOVS	R0, #6
0x1AF0	0x4C0D    LDR	R4, [PC, #52]
0x1AF2	0x6824    LDR	R4, [R4, #0]
0x1AF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 283 :: 		TFT_Write_Command_Ptr(y>>8);
0x1AF6	0xF8BD2008  LDRH	R2, [SP, #8]
0x1AFA	0x0A14    LSRS	R4, R2, #8
0x1AFC	0xB2E0    UXTB	R0, R4
0x1AFE	0x4C0B    LDR	R4, [PC, #44]
0x1B00	0x6824    LDR	R4, [R4, #0]
0x1B02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 284 :: 		TFT_Set_Index_Ptr(0x07);
0x1B04	0x2007    MOVS	R0, #7
0x1B06	0x4C08    LDR	R4, [PC, #32]
0x1B08	0x6824    LDR	R4, [R4, #0]
0x1B0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 285 :: 		TFT_Write_Command_Ptr(y);
0x1B0C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1B10	0x4C06    LDR	R4, [PC, #24]
0x1B12	0x6824    LDR	R4, [R4, #0]
0x1B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 286 :: 		TFT_Set_Index_Ptr(0x22);
0x1B16	0x2022    MOVS	R0, #34
0x1B18	0x4C03    LDR	R4, [PC, #12]
0x1B1A	0x6824    LDR	R4, [R4, #0]
0x1B1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 287 :: 		}
L_end_TFT_Set_Address:
0x1B1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B22	0xB003    ADD	SP, SP, #12
0x1B24	0x4770    BX	LR
0x1B26	0xBF00    NOP
0x1B28	0x01002000  	_TFT_Set_Index_Ptr+0
0x1B2C	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 54 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0C00	0xB081    SUB	SP, SP, #4
0x0C02	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 55 :: 		TFT_RS = 0;
0x0C06	0x2200    MOVS	R2, #0
0x0C08	0xB252    SXTB	R2, R2
0x0C0A	0x4908    LDR	R1, [PC, #32]
0x0C0C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 56 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0C0E	0xF7FFFD65  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 57 :: 		TFT_Write_Strobe();
0x0C12	0x2200    MOVS	R2, #0
0x0C14	0xB252    SXTB	R2, R2
0x0C16	0x4906    LDR	R1, [PC, #24]
0x0C18	0x600A    STR	R2, [R1, #0]
0x0C1A	0xBF00    NOP
0x0C1C	0x2201    MOVS	R2, #1
0x0C1E	0xB252    SXTB	R2, R2
0x0C20	0x4903    LDR	R1, [PC, #12]
0x0C22	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 58 :: 		}
L_end_TFT_Set_Index:
0x0C24	0xF8DDE000  LDR	LR, [SP, #0]
0x0C28	0xB001    ADD	SP, SP, #4
0x0C2A	0x4770    BX	LR
0x0C2C	0x01B04223  	TFT_RS+0
0x0C30	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 43 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
0x06DC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 46 :: 		temp &= 0xFF00;
0x06DE	0x4A05    LDR	R2, [PC, #20]
0x06E0	0x8811    LDRH	R1, [R2, #0]
0x06E2	0xF401417F  AND	R1, R1, #65280
0x06E6	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 47 :: 		TFT_DataPort = value | temp;
0x06E8	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x06EC	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 48 :: 		}
L_end_Write_to_Port:
0x06EE	0xB001    ADD	SP, SP, #4
0x06F0	0x4770    BX	LR
0x06F2	0xBF00    NOP
0x06F4	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 64 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x0CBC	0xB081    SUB	SP, SP, #4
0x0CBE	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 65 :: 		TFT_RS = 1;
0x0CC2	0x2201    MOVS	R2, #1
0x0CC4	0xB252    SXTB	R2, R2
0x0CC6	0x4908    LDR	R1, [PC, #32]
0x0CC8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 66 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x0CCA	0xF7FFFD07  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 67 :: 		TFT_Write_Strobe();
0x0CCE	0x2200    MOVS	R2, #0
0x0CD0	0xB252    SXTB	R2, R2
0x0CD2	0x4906    LDR	R1, [PC, #24]
0x0CD4	0x600A    STR	R2, [R1, #0]
0x0CD6	0xBF00    NOP
0x0CD8	0x2201    MOVS	R2, #1
0x0CDA	0xB252    SXTB	R2, R2
0x0CDC	0x4903    LDR	R1, [PC, #12]
0x0CDE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 68 :: 		}
L_end_TFT_Write_Command:
0x0CE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE4	0xB001    ADD	SP, SP, #4
0x0CE6	0x4770    BX	LR
0x0CE8	0x01B04223  	TFT_RS+0
0x0CEC	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 2883 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x07AC	0xB082    SUB	SP, SP, #8
0x07AE	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2884 :: 		Delay_1us(); Delay_1us();
0x07B2	0xF7FFFFA1  BL	_Delay_1us+0
0x07B6	0xF7FFFF9F  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2885 :: 		TFT_CS = 0;
0x07BA	0x2300    MOVS	R3, #0
0x07BC	0xB25B    SXTB	R3, R3
0x07BE	0x490C    LDR	R1, [PC, #48]
0x07C0	0x9101    STR	R1, [SP, #4]
0x07C2	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2886 :: 		TFT_RD = 1;
0x07C4	0x2201    MOVS	R2, #1
0x07C6	0xB252    SXTB	R2, R2
0x07C8	0x490A    LDR	R1, [PC, #40]
0x07CA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2887 :: 		TFT_RS = 0;
0x07CC	0x490A    LDR	R1, [PC, #40]
0x07CE	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2888 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x07D0	0xF7FFFF84  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2889 :: 		TFT_WR = 0;
0x07D4	0x2200    MOVS	R2, #0
0x07D6	0xB252    SXTB	R2, R2
0x07D8	0x4908    LDR	R1, [PC, #32]
0x07DA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2890 :: 		TFT_WR = 1;
0x07DC	0x2201    MOVS	R2, #1
0x07DE	0xB252    SXTB	R2, R2
0x07E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2891 :: 		TFT_CS = 1;
0x07E2	0x9901    LDR	R1, [SP, #4]
0x07E4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2892 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x07E6	0xF8DDE000  LDR	LR, [SP, #0]
0x07EA	0xB002    ADD	SP, SP, #8
0x07EC	0x4770    BX	LR
0x07EE	0xBF00    NOP
0x07F0	0x01BC4223  	TFT_CS+0
0x07F4	0x01A84223  	TFT_RD+0
0x07F8	0x01B04223  	TFT_RS+0
0x07FC	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x06F8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x06FA	0xF240070B  MOVW	R7, #11
0x06FE	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0702	0x1E7F    SUBS	R7, R7, #1
0x0704	0xD1FD    BNE	L_Delay_1us0
0x0706	0xBF00    NOP
0x0708	0xBF00    NOP
0x070A	0xBF00    NOP
0x070C	0xBF00    NOP
0x070E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0710	0xB001    ADD	SP, SP, #4
0x0712	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 2898 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0964	0xB082    SUB	SP, SP, #8
0x0966	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2899 :: 		TFT_CS = 0;
0x096A	0x2200    MOVS	R2, #0
0x096C	0xB252    SXTB	R2, R2
0x096E	0x490E    LDR	R1, [PC, #56]
0x0970	0x9101    STR	R1, [SP, #4]
0x0972	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2900 :: 		TFT_RD = 1;
0x0974	0x2201    MOVS	R2, #1
0x0976	0xB252    SXTB	R2, R2
0x0978	0x490C    LDR	R1, [PC, #48]
0x097A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2901 :: 		TFT_RS = 1;
0x097C	0x490C    LDR	R1, [PC, #48]
0x097E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2902 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0980	0xF7FFFEAC  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2903 :: 		TFT_WR = 0;
0x0984	0x2200    MOVS	R2, #0
0x0986	0xB252    SXTB	R2, R2
0x0988	0x490A    LDR	R1, [PC, #40]
0x098A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2904 :: 		TFT_WR = 1;
0x098C	0x2201    MOVS	R2, #1
0x098E	0xB252    SXTB	R2, R2
0x0990	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2905 :: 		TFT_CS = 1;
0x0992	0x9901    LDR	R1, [SP, #4]
0x0994	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2906 :: 		Delay_1us(); Delay_1us();
0x0996	0xF7FFFEAF  BL	_Delay_1us+0
0x099A	0xF7FFFEAD  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2907 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x099E	0xF8DDE000  LDR	LR, [SP, #0]
0x09A2	0xB002    ADD	SP, SP, #8
0x09A4	0x4770    BX	LR
0x09A6	0xBF00    NOP
0x09A8	0x01BC4223  	TFT_CS+0
0x09AC	0x01A84223  	TFT_RD+0
0x09B0	0x01B04223  	TFT_RS+0
0x09B4	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 386 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x1D40	0xB083    SUB	SP, SP, #12
0x1D42	0xF8CDE000  STR	LR, [SP, #0]
0x1D46	0xF8AD0004  STRH	R0, [SP, #4]
0x1D4A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 387 :: 		TFT_Set_Index_Ptr(0x2A);
0x1D4E	0x202A    MOVS	R0, #42
0x1D50	0x4C13    LDR	R4, [PC, #76]
0x1D52	0x6824    LDR	R4, [R4, #0]
0x1D54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 388 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D56	0xF8BD2004  LDRH	R2, [SP, #4]
0x1D5A	0x0A14    LSRS	R4, R2, #8
0x1D5C	0xB2E0    UXTB	R0, R4
0x1D5E	0x4C11    LDR	R4, [PC, #68]
0x1D60	0x6824    LDR	R4, [R4, #0]
0x1D62	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 389 :: 		TFT_Write_Command_Ptr(x);
0x1D64	0xF8BD0004  LDRH	R0, [SP, #4]
0x1D68	0x4C0E    LDR	R4, [PC, #56]
0x1D6A	0x6824    LDR	R4, [R4, #0]
0x1D6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 390 :: 		TFT_Set_Index_Ptr(0x2B);
0x1D6E	0x202B    MOVS	R0, #43
0x1D70	0x4C0B    LDR	R4, [PC, #44]
0x1D72	0x6824    LDR	R4, [R4, #0]
0x1D74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 391 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D76	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D7A	0x0A14    LSRS	R4, R2, #8
0x1D7C	0xB2E0    UXTB	R0, R4
0x1D7E	0x4C09    LDR	R4, [PC, #36]
0x1D80	0x6824    LDR	R4, [R4, #0]
0x1D82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 392 :: 		TFT_Write_Command_Ptr(y);
0x1D84	0xF8BD0008  LDRH	R0, [SP, #8]
0x1D88	0x4C06    LDR	R4, [PC, #24]
0x1D8A	0x6824    LDR	R4, [R4, #0]
0x1D8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 393 :: 		TFT_Set_Index_Ptr(0x2C);
0x1D8E	0x202C    MOVS	R0, #44
0x1D90	0x4C03    LDR	R4, [PC, #12]
0x1D92	0x6824    LDR	R4, [R4, #0]
0x1D94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 394 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1D96	0xF8DDE000  LDR	LR, [SP, #0]
0x1D9A	0xB003    ADD	SP, SP, #12
0x1D9C	0x4770    BX	LR
0x1D9E	0xBF00    NOP
0x1DA0	0x01002000  	_TFT_Set_Index_Ptr+0
0x1DA4	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 611 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1DA8	0xB083    SUB	SP, SP, #12
0x1DAA	0xF8CDE000  STR	LR, [SP, #0]
0x1DAE	0xF8AD0004  STRH	R0, [SP, #4]
0x1DB2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 612 :: 		if (TFT_Disp_Rotation == 90) {
0x1DB6	0x4A2E    LDR	R2, [PC, #184]
0x1DB8	0x7812    LDRB	R2, [R2, #0]
0x1DBA	0x2A5A    CMP	R2, #90
0x1DBC	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 613 :: 		TFT_Set_Index_Ptr(0x02);
0x1DBE	0x2002    MOVS	R0, #2
0x1DC0	0x4C2C    LDR	R4, [PC, #176]
0x1DC2	0x6824    LDR	R4, [R4, #0]
0x1DC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 614 :: 		TFT_Write_Command_Ptr(x>>8);
0x1DC6	0xF8BD2004  LDRH	R2, [SP, #4]
0x1DCA	0x0A14    LSRS	R4, R2, #8
0x1DCC	0xB2E0    UXTB	R0, R4
0x1DCE	0x4C2A    LDR	R4, [PC, #168]
0x1DD0	0x6824    LDR	R4, [R4, #0]
0x1DD2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 615 :: 		TFT_Set_Index_Ptr(0x03);
0x1DD4	0x2003    MOVS	R0, #3
0x1DD6	0x4C27    LDR	R4, [PC, #156]
0x1DD8	0x6824    LDR	R4, [R4, #0]
0x1DDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 616 :: 		TFT_Write_Command_Ptr(x);
0x1DDC	0xF8BD0004  LDRH	R0, [SP, #4]
0x1DE0	0x4C25    LDR	R4, [PC, #148]
0x1DE2	0x6824    LDR	R4, [R4, #0]
0x1DE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 617 :: 		TFT_Set_Index_Ptr(0x06);
0x1DE6	0x2006    MOVS	R0, #6
0x1DE8	0x4C22    LDR	R4, [PC, #136]
0x1DEA	0x6824    LDR	R4, [R4, #0]
0x1DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 618 :: 		TFT_Write_Command_Ptr(y>>8);
0x1DEE	0xF8BD2008  LDRH	R2, [SP, #8]
0x1DF2	0x0A14    LSRS	R4, R2, #8
0x1DF4	0xB2E0    UXTB	R0, R4
0x1DF6	0x4C20    LDR	R4, [PC, #128]
0x1DF8	0x6824    LDR	R4, [R4, #0]
0x1DFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 619 :: 		TFT_Set_Index_Ptr(0x07);
0x1DFC	0x2007    MOVS	R0, #7
0x1DFE	0x4C1D    LDR	R4, [PC, #116]
0x1E00	0x6824    LDR	R4, [R4, #0]
0x1E02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 620 :: 		TFT_Write_Command_Ptr(y);
0x1E04	0xF8BD0008  LDRH	R0, [SP, #8]
0x1E08	0x4C1B    LDR	R4, [PC, #108]
0x1E0A	0x6824    LDR	R4, [R4, #0]
0x1E0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 621 :: 		}
0x1E0E	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 623 :: 		TFT_Set_Index_Ptr(0x02);
0x1E10	0x2002    MOVS	R0, #2
0x1E12	0x4C18    LDR	R4, [PC, #96]
0x1E14	0x6824    LDR	R4, [R4, #0]
0x1E16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 624 :: 		TFT_Write_Command_Ptr(y>>8);
0x1E18	0xF8BD2008  LDRH	R2, [SP, #8]
0x1E1C	0x0A14    LSRS	R4, R2, #8
0x1E1E	0xB2E0    UXTB	R0, R4
0x1E20	0x4C15    LDR	R4, [PC, #84]
0x1E22	0x6824    LDR	R4, [R4, #0]
0x1E24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 625 :: 		TFT_Set_Index_Ptr(0x03);
0x1E26	0x2003    MOVS	R0, #3
0x1E28	0x4C12    LDR	R4, [PC, #72]
0x1E2A	0x6824    LDR	R4, [R4, #0]
0x1E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 626 :: 		TFT_Write_Command_Ptr(y);
0x1E2E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1E32	0x4C11    LDR	R4, [PC, #68]
0x1E34	0x6824    LDR	R4, [R4, #0]
0x1E36	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 627 :: 		TFT_Set_Index_Ptr(0x06);
0x1E38	0x2006    MOVS	R0, #6
0x1E3A	0x4C0E    LDR	R4, [PC, #56]
0x1E3C	0x6824    LDR	R4, [R4, #0]
0x1E3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 628 :: 		TFT_Write_Command_Ptr(x>>8);
0x1E40	0xF8BD2004  LDRH	R2, [SP, #4]
0x1E44	0x0A14    LSRS	R4, R2, #8
0x1E46	0xB2E0    UXTB	R0, R4
0x1E48	0x4C0B    LDR	R4, [PC, #44]
0x1E4A	0x6824    LDR	R4, [R4, #0]
0x1E4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 629 :: 		TFT_Set_Index_Ptr(0x07);
0x1E4E	0x2007    MOVS	R0, #7
0x1E50	0x4C08    LDR	R4, [PC, #32]
0x1E52	0x6824    LDR	R4, [R4, #0]
0x1E54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 630 :: 		TFT_Write_Command_Ptr(x);
0x1E56	0xF8BD0004  LDRH	R0, [SP, #4]
0x1E5A	0x4C07    LDR	R4, [PC, #28]
0x1E5C	0x6824    LDR	R4, [R4, #0]
0x1E5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 631 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 632 :: 		TFT_Set_Index_Ptr(0x22);
0x1E60	0x2022    MOVS	R0, #34
0x1E62	0x4C04    LDR	R4, [PC, #16]
0x1E64	0x6824    LDR	R4, [R4, #0]
0x1E66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 633 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1E68	0xF8DDE000  LDR	LR, [SP, #0]
0x1E6C	0xB003    ADD	SP, SP, #12
0x1E6E	0x4770    BX	LR
0x1E70	0x00B02000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1E74	0x01002000  	_TFT_Set_Index_Ptr+0
0x1E78	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 877 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1FF0	0xB083    SUB	SP, SP, #12
0x1FF2	0xF8CDE000  STR	LR, [SP, #0]
0x1FF6	0xF8AD0004  STRH	R0, [SP, #4]
0x1FFA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 878 :: 		TFT_Set_Index_Ptr(0x2A);
0x1FFE	0x202A    MOVS	R0, #42
0x2000	0x4C13    LDR	R4, [PC, #76]
0x2002	0x6824    LDR	R4, [R4, #0]
0x2004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 879 :: 		TFT_Write_Command_Ptr(x>>8);
0x2006	0xF8BD2004  LDRH	R2, [SP, #4]
0x200A	0x0A14    LSRS	R4, R2, #8
0x200C	0xB2E0    UXTB	R0, R4
0x200E	0x4C11    LDR	R4, [PC, #68]
0x2010	0x6824    LDR	R4, [R4, #0]
0x2012	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 880 :: 		TFT_Write_Command_Ptr(x);
0x2014	0xF8BD0004  LDRH	R0, [SP, #4]
0x2018	0x4C0E    LDR	R4, [PC, #56]
0x201A	0x6824    LDR	R4, [R4, #0]
0x201C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 881 :: 		TFT_Set_Index_Ptr(0x2B);
0x201E	0x202B    MOVS	R0, #43
0x2020	0x4C0B    LDR	R4, [PC, #44]
0x2022	0x6824    LDR	R4, [R4, #0]
0x2024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 882 :: 		TFT_Write_Command_Ptr(y>>8);
0x2026	0xF8BD2008  LDRH	R2, [SP, #8]
0x202A	0x0A14    LSRS	R4, R2, #8
0x202C	0xB2E0    UXTB	R0, R4
0x202E	0x4C09    LDR	R4, [PC, #36]
0x2030	0x6824    LDR	R4, [R4, #0]
0x2032	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 883 :: 		TFT_Write_Command_Ptr(y);
0x2034	0xF8BD0008  LDRH	R0, [SP, #8]
0x2038	0x4C06    LDR	R4, [PC, #24]
0x203A	0x6824    LDR	R4, [R4, #0]
0x203C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 884 :: 		TFT_Set_Index_Ptr(0x2C);
0x203E	0x202C    MOVS	R0, #44
0x2040	0x4C03    LDR	R4, [PC, #12]
0x2042	0x6824    LDR	R4, [R4, #0]
0x2044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 885 :: 		}
L_end_TFT_Set_Address_R61526:
0x2046	0xF8DDE000  LDR	LR, [SP, #0]
0x204A	0xB003    ADD	SP, SP, #12
0x204C	0x4770    BX	LR
0x204E	0xBF00    NOP
0x2050	0x01002000  	_TFT_Set_Index_Ptr+0
0x2054	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1377 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x1F04	0xB083    SUB	SP, SP, #12
0x1F06	0xF8CDE000  STR	LR, [SP, #0]
0x1F0A	0xF8AD0004  STRH	R0, [SP, #4]
0x1F0E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1378 :: 		TFT_Set_Index_Ptr(0x2A);
0x1F12	0x202A    MOVS	R0, #42
0x1F14	0x4C13    LDR	R4, [PC, #76]
0x1F16	0x6824    LDR	R4, [R4, #0]
0x1F18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1379 :: 		TFT_Write_Command_Ptr(x>>8);
0x1F1A	0xF8BD2004  LDRH	R2, [SP, #4]
0x1F1E	0x0A14    LSRS	R4, R2, #8
0x1F20	0xB2E0    UXTB	R0, R4
0x1F22	0x4C11    LDR	R4, [PC, #68]
0x1F24	0x6824    LDR	R4, [R4, #0]
0x1F26	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1380 :: 		TFT_Write_Command_Ptr(x);
0x1F28	0xF8BD0004  LDRH	R0, [SP, #4]
0x1F2C	0x4C0E    LDR	R4, [PC, #56]
0x1F2E	0x6824    LDR	R4, [R4, #0]
0x1F30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1381 :: 		TFT_Set_Index_Ptr(0x2B);
0x1F32	0x202B    MOVS	R0, #43
0x1F34	0x4C0B    LDR	R4, [PC, #44]
0x1F36	0x6824    LDR	R4, [R4, #0]
0x1F38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1382 :: 		TFT_Write_Command_Ptr(y>>8);
0x1F3A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1F3E	0x0A14    LSRS	R4, R2, #8
0x1F40	0xB2E0    UXTB	R0, R4
0x1F42	0x4C09    LDR	R4, [PC, #36]
0x1F44	0x6824    LDR	R4, [R4, #0]
0x1F46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1383 :: 		TFT_Write_Command_Ptr(y);
0x1F48	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F4C	0x4C06    LDR	R4, [PC, #24]
0x1F4E	0x6824    LDR	R4, [R4, #0]
0x1F50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1384 :: 		TFT_Set_Index_Ptr(0x2C);
0x1F52	0x202C    MOVS	R0, #44
0x1F54	0x4C03    LDR	R4, [PC, #12]
0x1F56	0x6824    LDR	R4, [R4, #0]
0x1F58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1385 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x1F5A	0xF8DDE000  LDR	LR, [SP, #0]
0x1F5E	0xB003    ADD	SP, SP, #12
0x1F60	0x4770    BX	LR
0x1F62	0xBF00    NOP
0x1F64	0x01002000  	_TFT_Set_Index_Ptr+0
0x1F68	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1634 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x1F6C	0xB083    SUB	SP, SP, #12
0x1F6E	0xF8CDE000  STR	LR, [SP, #0]
0x1F72	0xF8AD0004  STRH	R0, [SP, #4]
0x1F76	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1635 :: 		TFT_Set_Index_Ptr(0x2A);
0x1F7A	0x202A    MOVS	R0, #42
0x1F7C	0x4C13    LDR	R4, [PC, #76]
0x1F7E	0x6824    LDR	R4, [R4, #0]
0x1F80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1636 :: 		TFT_Write_Command_Ptr(x>>8);
0x1F82	0xF8BD2004  LDRH	R2, [SP, #4]
0x1F86	0x0A14    LSRS	R4, R2, #8
0x1F88	0xB2E0    UXTB	R0, R4
0x1F8A	0x4C11    LDR	R4, [PC, #68]
0x1F8C	0x6824    LDR	R4, [R4, #0]
0x1F8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1637 :: 		TFT_Write_Command_Ptr(x);
0x1F90	0xF8BD0004  LDRH	R0, [SP, #4]
0x1F94	0x4C0E    LDR	R4, [PC, #56]
0x1F96	0x6824    LDR	R4, [R4, #0]
0x1F98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1638 :: 		TFT_Set_Index_Ptr(0x2B);
0x1F9A	0x202B    MOVS	R0, #43
0x1F9C	0x4C0B    LDR	R4, [PC, #44]
0x1F9E	0x6824    LDR	R4, [R4, #0]
0x1FA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1639 :: 		TFT_Write_Command_Ptr(y>>8);
0x1FA2	0xF8BD2008  LDRH	R2, [SP, #8]
0x1FA6	0x0A14    LSRS	R4, R2, #8
0x1FA8	0xB2E0    UXTB	R0, R4
0x1FAA	0x4C09    LDR	R4, [PC, #36]
0x1FAC	0x6824    LDR	R4, [R4, #0]
0x1FAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1640 :: 		TFT_Write_Command_Ptr(y);
0x1FB0	0xF8BD0008  LDRH	R0, [SP, #8]
0x1FB4	0x4C06    LDR	R4, [PC, #24]
0x1FB6	0x6824    LDR	R4, [R4, #0]
0x1FB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1641 :: 		TFT_Set_Index_Ptr(0x2C);
0x1FBA	0x202C    MOVS	R0, #44
0x1FBC	0x4C03    LDR	R4, [PC, #12]
0x1FBE	0x6824    LDR	R4, [R4, #0]
0x1FC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1642 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x1FC2	0xF8DDE000  LDR	LR, [SP, #0]
0x1FC6	0xB003    ADD	SP, SP, #12
0x1FC8	0x4770    BX	LR
0x1FCA	0xBF00    NOP
0x1FCC	0x01002000  	_TFT_Set_Index_Ptr+0
0x1FD0	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2112 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x15EC	0xB083    SUB	SP, SP, #12
0x15EE	0xF8CDE000  STR	LR, [SP, #0]
0x15F2	0xF8AD0004  STRH	R0, [SP, #4]
0x15F6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2113 :: 		TFT_Set_Index_Ptr(0x2A);
0x15FA	0x202A    MOVS	R0, #42
0x15FC	0x4C13    LDR	R4, [PC, #76]
0x15FE	0x6824    LDR	R4, [R4, #0]
0x1600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Write_Command_Ptr(x>>8);
0x1602	0xF8BD2004  LDRH	R2, [SP, #4]
0x1606	0x0A14    LSRS	R4, R2, #8
0x1608	0xB2E0    UXTB	R0, R4
0x160A	0x4C11    LDR	R4, [PC, #68]
0x160C	0x6824    LDR	R4, [R4, #0]
0x160E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2115 :: 		TFT_Write_Command_Ptr(x);
0x1610	0xF8BD0004  LDRH	R0, [SP, #4]
0x1614	0x4C0E    LDR	R4, [PC, #56]
0x1616	0x6824    LDR	R4, [R4, #0]
0x1618	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2116 :: 		TFT_Set_Index_Ptr(0x2B);
0x161A	0x202B    MOVS	R0, #43
0x161C	0x4C0B    LDR	R4, [PC, #44]
0x161E	0x6824    LDR	R4, [R4, #0]
0x1620	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2117 :: 		TFT_Write_Command_Ptr(y>>8);
0x1622	0xF8BD2008  LDRH	R2, [SP, #8]
0x1626	0x0A14    LSRS	R4, R2, #8
0x1628	0xB2E0    UXTB	R0, R4
0x162A	0x4C09    LDR	R4, [PC, #36]
0x162C	0x6824    LDR	R4, [R4, #0]
0x162E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2118 :: 		TFT_Write_Command_Ptr(y);
0x1630	0xF8BD0008  LDRH	R0, [SP, #8]
0x1634	0x4C06    LDR	R4, [PC, #24]
0x1636	0x6824    LDR	R4, [R4, #0]
0x1638	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2119 :: 		TFT_Set_Index_Ptr(0x2C);
0x163A	0x202C    MOVS	R0, #44
0x163C	0x4C03    LDR	R4, [PC, #12]
0x163E	0x6824    LDR	R4, [R4, #0]
0x1640	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2120 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1642	0xF8DDE000  LDR	LR, [SP, #0]
0x1646	0xB003    ADD	SP, SP, #12
0x1648	0x4770    BX	LR
0x164A	0xBF00    NOP
0x164C	0x01002000  	_TFT_Set_Index_Ptr+0
0x1650	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x15D8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x15DA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x15DE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x15E2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x15E6	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x15E8	0xB001    ADD	SP, SP, #4
0x15EA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x1654	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x1656	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x165A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x165E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x1662	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x1664	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x1668	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x166A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x166C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x166E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x1672	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x1676	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x1678	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x167C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x167E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x1680	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x1684	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x1688	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x168A	0xB001    ADD	SP, SP, #4
0x168C	0x4770    BX	LR
; end of ___FillZeros
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x1B30	0xB083    SUB	SP, SP, #12
0x1B32	0xF8CDE000  STR	LR, [SP, #0]
0x1B36	0xF88D0004  STRB	R0, [SP, #4]
0x1B3A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x1B3C	0x4C0B    LDR	R4, [PC, #44]
0x1B3E	0x4B0C    LDR	R3, [PC, #48]
0x1B40	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x1B42	0x4C0C    LDR	R4, [PC, #48]
0x1B44	0x4B0C    LDR	R3, [PC, #48]
0x1B46	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x1B48	0x2401    MOVS	R4, #1
0x1B4A	0xB264    SXTB	R4, R4
0x1B4C	0x4B0B    LDR	R3, [PC, #44]
0x1B4E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x1B50	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x1B52	0xF7FFFA8F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x1B56	0x9A02    LDR	R2, [SP, #8]
0x1B58	0xF89D1004  LDRB	R1, [SP, #4]
0x1B5C	0x4808    LDR	R0, [PC, #32]
0x1B5E	0xF7FFFB11  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x1B62	0xF8DDE000  LDR	LR, [SP, #0]
0x1B66	0xB003    ADD	SP, SP, #12
0x1B68	0x4770    BX	LR
0x1B6A	0xBF00    NOP
0x1B6C	0x05B10000  	_SPI3_Read+0
0x1B70	0x00C02000  	_SPI_Rd_Ptr+0
0x1B74	0x07310000  	_SPI3_Write+0
0x1B78	0x00BC2000  	_SPI_Wr_Ptr+0
0x1B7C	0x03BC4242  	RCC_APB1ENR+0
0x1B80	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x1074	0xB081    SUB	SP, SP, #4
0x1076	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x107A	0x2201    MOVS	R2, #1
0x107C	0xB252    SXTB	R2, R2
0x107E	0x493E    LDR	R1, [PC, #248]
0x1080	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x1082	0xF2000168  ADDW	R1, R0, #104
0x1086	0x680B    LDR	R3, [R1, #0]
0x1088	0xF06F6100  MVN	R1, #134217728
0x108C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x1090	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x1092	0xF0036100  AND	R1, R3, #134217728
0x1096	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x1098	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x109A	0xF0024100  AND	R1, R2, #-2147483648
0x109E	0xF1B14F00  CMP	R1, #-2147483648
0x10A2	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x10A4	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x10A6	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x10A8	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x10AA	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x10AC	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x10AE	0xF4042170  AND	R1, R4, #983040
0x10B2	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x10B4	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x10B6	0xF64F71FF  MOVW	R1, #65535
0x10BA	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x10BE	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x10C0	0xF4041140  AND	R1, R4, #3145728
0x10C4	0xF5B11F40  CMP	R1, #3145728
0x10C8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x10CA	0xF06F6170  MVN	R1, #251658240
0x10CE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x10D2	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x10D4	0x492A    LDR	R1, [PC, #168]
0x10D6	0x680A    LDR	R2, [R1, #0]
0x10D8	0xF06F6170  MVN	R1, #251658240
0x10DC	0x400A    ANDS	R2, R1
0x10DE	0x4928    LDR	R1, [PC, #160]
0x10E0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x10E2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x10E4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x10E6	0xF4041180  AND	R1, R4, #1048576
0x10EA	0xF5B11F80  CMP	R1, #1048576
0x10EE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x10F0	0xF04F0103  MOV	R1, #3
0x10F4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x10F6	0x43C9    MVN	R1, R1
0x10F8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x10FC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x1100	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x1102	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x1104	0x0D61    LSRS	R1, R4, #21
0x1106	0x0109    LSLS	R1, R1, #4
0x1108	0xFA05F101  LSL	R1, R5, R1
0x110C	0x43C9    MVN	R1, R1
0x110E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x1110	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x1114	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x1116	0x0D61    LSRS	R1, R4, #21
0x1118	0x0109    LSLS	R1, R1, #4
0x111A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x111E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x1120	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x1122	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x1126	0xF1B14F00  CMP	R1, #-2147483648
0x112A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x112C	0x4913    LDR	R1, [PC, #76]
0x112E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x1130	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x1132	0x4913    LDR	R1, [PC, #76]
0x1134	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x1136	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x113A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x113C	0xEA4F018A  LSL	R1, R10, #2
0x1140	0xEB090101  ADD	R1, R9, R1, LSL #0
0x1144	0x6809    LDR	R1, [R1, #0]
0x1146	0xF1B13FFF  CMP	R1, #-1
0x114A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x114C	0xF1090134  ADD	R1, R9, #52
0x1150	0xEA4F038A  LSL	R3, R10, #2
0x1154	0x18C9    ADDS	R1, R1, R3
0x1156	0x6809    LDR	R1, [R1, #0]
0x1158	0x460A    MOV	R2, R1
0x115A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x115E	0x6809    LDR	R1, [R1, #0]
0x1160	0x4608    MOV	R0, R1
0x1162	0x4611    MOV	R1, R2
0x1164	0xF7FFF952  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x1168	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x116C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x116E	0xF8DDE000  LDR	LR, [SP, #0]
0x1172	0xB001    ADD	SP, SP, #4
0x1174	0x4770    BX	LR
0x1176	0xBF00    NOP
0x1178	0x03004242  	RCC_APB2ENRbits+0
0x117C	0x001C4001  	AFIO_MAPR2+0
0x1180	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x040C	0xB083    SUB	SP, SP, #12
0x040E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0412	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0416	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0418	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x041A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x041E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0420	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0422	0x4A19    LDR	R2, [PC, #100]
0x0424	0x9202    STR	R2, [SP, #8]
0x0426	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0428	0x4A18    LDR	R2, [PC, #96]
0x042A	0x9202    STR	R2, [SP, #8]
0x042C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x042E	0x4A18    LDR	R2, [PC, #96]
0x0430	0x9202    STR	R2, [SP, #8]
0x0432	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0434	0x4A17    LDR	R2, [PC, #92]
0x0436	0x9202    STR	R2, [SP, #8]
0x0438	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x043A	0x4A17    LDR	R2, [PC, #92]
0x043C	0x9202    STR	R2, [SP, #8]
0x043E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0440	0x4A16    LDR	R2, [PC, #88]
0x0442	0x9202    STR	R2, [SP, #8]
0x0444	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0446	0x4A16    LDR	R2, [PC, #88]
0x0448	0x9202    STR	R2, [SP, #8]
0x044A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x044C	0x2800    CMP	R0, #0
0x044E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0450	0x2801    CMP	R0, #1
0x0452	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0454	0x2802    CMP	R0, #2
0x0456	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0458	0x2803    CMP	R0, #3
0x045A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x045C	0x2804    CMP	R0, #4
0x045E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0460	0x2805    CMP	R0, #5
0x0462	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0464	0x2806    CMP	R0, #6
0x0466	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0468	0x2201    MOVS	R2, #1
0x046A	0xB212    SXTH	R2, R2
0x046C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x046E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0472	0x9802    LDR	R0, [SP, #8]
0x0474	0x460A    MOV	R2, R1
0x0476	0xF8BD1004  LDRH	R1, [SP, #4]
0x047A	0xF7FFFEAF  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x047E	0xF8DDE000  LDR	LR, [SP, #0]
0x0482	0xB003    ADD	SP, SP, #12
0x0484	0x4770    BX	LR
0x0486	0xBF00    NOP
0x0488	0x08004001  	#1073809408
0x048C	0x0C004001  	#1073810432
0x0490	0x10004001  	#1073811456
0x0494	0x14004001  	#1073812480
0x0498	0x18004001  	#1073813504
0x049C	0x1C004001  	#1073814528
0x04A0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x1184	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x1186	0x2300    MOVS	R3, #0
0x1188	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x118A	0x00CB    LSLS	R3, R1, #3
0x118C	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x118E	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x1192	0x6804    LDR	R4, [R0, #0]
0x1194	0xB29B    UXTH	R3, R3
0x1196	0xEA440303  ORR	R3, R4, R3, LSL #0
0x119A	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x119C	0x1D05    ADDS	R5, R0, #4
0x119E	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x11A0	0x461C    MOV	R4, R3
0x11A2	0x682B    LDR	R3, [R5, #0]
0x11A4	0xF3640382  BFI	R3, R4, #2, #1
0x11A8	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x11AA	0xF200051C  ADDW	R5, R0, #28
0x11AE	0x2400    MOVS	R4, #0
0x11B0	0x682B    LDR	R3, [R5, #0]
0x11B2	0xF36423CB  BFI	R3, R4, #11, #1
0x11B6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x11B8	0x2401    MOVS	R4, #1
0x11BA	0x6803    LDR	R3, [R0, #0]
0x11BC	0xF3641386  BFI	R3, R4, #6, #1
0x11C0	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x11C2	0xB001    ADD	SP, SP, #4
0x11C4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1FD4	0xB081    SUB	SP, SP, #4
0x1FD6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1FDA	0x4A04    LDR	R2, [PC, #16]
0x1FDC	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1FDE	0xF7FEF8FD  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x1FE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1FE6	0xB001    ADD	SP, SP, #4
0x1FE8	0x4770    BX	LR
0x1FEA	0xBF00    NOP
0x1FEC	0x00140008  	#524308
; end of _GPIO_Digital_Output
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2046 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1C14	0xB081    SUB	SP, SP, #4
0x1C16	0xF8CDE000  STR	LR, [SP, #0]
0x1C1A	0xB28C    UXTH	R4, R1
0x1C1C	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2047 :: 		__controller = _8BIT_CONTROLLER;
0x1C1E	0xF24003FF  MOVW	R3, #255
0x1C22	0x4A1F    LDR	R2, [PC, #124]
0x1C24	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2048 :: 		if (Is_TFT_Set() != 1) {
0x1C26	0xF7FFFACF  BL	_Is_TFT_Set+0
0x1C2A	0x2801    CMP	R0, #1
0x1C2C	0xD008    BEQ	L_TFT_Init_ILI9341_8bit109
;__Lib_TFT_Defs.c, 2049 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x1C2E	0x4B1D    LDR	R3, [PC, #116]
0x1C30	0x4A1D    LDR	R2, [PC, #116]
0x1C32	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2050 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x1C34	0x4B1D    LDR	R3, [PC, #116]
0x1C36	0x4A1E    LDR	R2, [PC, #120]
0x1C38	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2051 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x1C3A	0x4B1E    LDR	R3, [PC, #120]
0x1C3C	0x4A1E    LDR	R2, [PC, #120]
0x1C3E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2052 :: 		}
L_TFT_Init_ILI9341_8bit109:
;__Lib_TFT_Defs.c, 2054 :: 		TFT_DISP_WIDTH = display_width;
0x1C40	0x4A1E    LDR	R2, [PC, #120]
0x1C42	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2055 :: 		TFT_DISP_HEIGHT = display_height;
0x1C44	0x4A1E    LDR	R2, [PC, #120]
0x1C46	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2056 :: 		if (display_width >= display_height)
0x1C48	0x42A1    CMP	R1, R4
0x1C4A	0xD303    BCC	L_TFT_Init_ILI9341_8bit110
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2057 :: 		TFT_Disp_Rotation = 0;
0x1C4C	0x2300    MOVS	R3, #0
0x1C4E	0x4A1D    LDR	R2, [PC, #116]
0x1C50	0x7013    STRB	R3, [R2, #0]
0x1C52	0xE002    B	L_TFT_Init_ILI9341_8bit111
L_TFT_Init_ILI9341_8bit110:
;__Lib_TFT_Defs.c, 2059 :: 		TFT_Disp_Rotation = 90;
0x1C54	0x235A    MOVS	R3, #90
0x1C56	0x4A1B    LDR	R2, [PC, #108]
0x1C58	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit111:
;__Lib_TFT_Defs.c, 2061 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x1C5A	0x2101    MOVS	R1, #1
0x1C5C	0xF2400000  MOVW	R0, #0
0x1C60	0xF7FFF9D0  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2062 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x1C64	0x2300    MOVS	R3, #0
0x1C66	0x2200    MOVS	R2, #0
0x1C68	0xB408    PUSH	(R3)
0x1C6A	0xB404    PUSH	(R2)
0x1C6C	0x2300    MOVS	R3, #0
0x1C6E	0x2200    MOVS	R2, #0
0x1C70	0x2100    MOVS	R1, #0
0x1C72	0x2000    MOVS	R0, #0
0x1C74	0xF7FFF9D2  BL	_TFT_Set_Brush+0
0x1C78	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2064 :: 		TFT_Move_Cursor(0, 0);
0x1C7A	0x2100    MOVS	R1, #0
0x1C7C	0x2000    MOVS	R0, #0
0x1C7E	0xF7FFF9ED  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2065 :: 		ExternalFontSet = 0;
0x1C82	0x2300    MOVS	R3, #0
0x1C84	0x4A10    LDR	R2, [PC, #64]
0x1C86	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2066 :: 		TFT_Set_DataPort_Direction();
0x1C88	0xF7FFFC8E  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2068 :: 		TFT_Reset_ILI9341();
0x1C8C	0xF7FFFAA4  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2069 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x1C90	0x4B0E    LDR	R3, [PC, #56]
0x1C92	0x4A0F    LDR	R2, [PC, #60]
0x1C94	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2070 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x1C96	0xF8DDE000  LDR	LR, [SP, #0]
0x1C9A	0xB001    ADD	SP, SP, #4
0x1C9C	0x4770    BX	LR
0x1C9E	0xBF00    NOP
0x1CA0	0x00B22000  	__Lib_TFT_Defs___controller+0
0x1CA4	0x0C010000  	_TFT_Set_Index+0
0x1CA8	0x01002000  	_TFT_Set_Index_Ptr+0
0x1CAC	0x0CBD0000  	_TFT_Write_Command+0
0x1CB0	0x01042000  	_TFT_Write_Command_Ptr+0
0x1CB4	0x074D0000  	_TFT_Write_Data+0
0x1CB8	0x00B82000  	_TFT_Write_Data_Ptr+0
0x1CBC	0x00C82000  	_TFT_DISP_WIDTH+0
0x1CC0	0x00CA2000  	_TFT_DISP_HEIGHT+0
0x1CC4	0x00B02000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1CC8	0x00D92000  	_ExternalFontSet+0
0x1CCC	0x1F6D0000  	_TFT_Set_Address_ILI9342+0
0x1CD0	0x00B42000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x11C8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x11CA	0x4802    LDR	R0, [PC, #8]
0x11CC	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x11CE	0xB001    ADD	SP, SP, #4
0x11D0	0x4770    BX	LR
0x11D2	0xBF00    NOP
0x11D4	0x00AE2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x1004	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x1006	0x4A03    LDR	R2, [PC, #12]
0x1008	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x100A	0x4A03    LDR	R2, [PC, #12]
0x100C	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x100E	0xB001    ADD	SP, SP, #4
0x1010	0x4770    BX	LR
0x1012	0xBF00    NOP
0x1014	0x00F42000  	__Lib_TFT_PenColor+0
0x1018	0x00F62000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x101C	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x101E	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1022	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x1026	0x4C07    LDR	R4, [PC, #28]
0x1028	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x102A	0x4C07    LDR	R4, [PC, #28]
0x102C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x102E	0x4C07    LDR	R4, [PC, #28]
0x1030	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x1032	0x4C07    LDR	R4, [PC, #28]
0x1034	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x1036	0x4C07    LDR	R4, [PC, #28]
0x1038	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x103A	0x4C07    LDR	R4, [PC, #28]
0x103C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x103E	0xB001    ADD	SP, SP, #4
0x1040	0x4770    BX	LR
0x1042	0xBF00    NOP
0x1044	0x00F72000  	__Lib_TFT_BrushEnabled+0
0x1048	0x00F82000  	__Lib_TFT_BrushColor+0
0x104C	0x00FA2000  	__Lib_TFT_GradientEnabled+0
0x1050	0x00FB2000  	__Lib_TFT_GradientOrientation+0
0x1054	0x00FC2000  	__Lib_TFT_GradColorFrom+0
0x1058	0x00FE2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x105C	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x105E	0x4A03    LDR	R2, [PC, #12]
0x1060	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x1062	0x4A03    LDR	R2, [PC, #12]
0x1064	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x1066	0xB001    ADD	SP, SP, #4
0x1068	0x4770    BX	LR
0x106A	0xBF00    NOP
0x106C	0x00DE2000  	__Lib_TFT_x_cord+0
0x1070	0x00DA2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 149 :: 		static void TFT_Set_DataPort_Direction() {
0x15A8	0xB082    SUB	SP, SP, #8
0x15AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 151 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x15AE	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 152 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x15B2	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 156 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);    // za  digitalni output
0x15B6	0x4806    LDR	R0, [PC, #24]
0x15B8	0x8800    LDRH	R0, [R0, #0]
0x15BA	0x9101    STR	R1, [SP, #4]
0x15BC	0x4A05    LDR	R2, [PC, #20]
0x15BE	0xB281    UXTH	R1, R0
0x15C0	0x9801    LDR	R0, [SP, #4]
0x15C2	0xF7FEFE0B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x15C6	0xF8DDE000  LDR	LR, [SP, #0]
0x15CA	0xB002    ADD	SP, SP, #8
0x15CC	0x4770    BX	LR
0x15CE	0xBF00    NOP
0x15D0	0x00B22000  	__Lib_TFT_Defs___controller+0
0x15D4	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 1828 :: 		static void TFT_Reset_ILI9341(){
0x11D8	0xB081    SUB	SP, SP, #4
0x11DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1829 :: 		TFT_Set_Pin_Directions();
0x11DE	0xF7FFF961  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1831 :: 		Delay_100ms();
0x11E2	0xF7FFF8F5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1832 :: 		TFT_RST = 1;
0x11E6	0x2101    MOVS	R1, #1
0x11E8	0xB249    SXTB	R1, R1
0x11EA	0x4895    LDR	R0, [PC, #596]
0x11EC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1833 :: 		Delay_100ms();
0x11EE	0xF7FFF8EF  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1834 :: 		Delay_100ms();
0x11F2	0xF7FFF8ED  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1836 :: 		TFT_CS = 0;
0x11F6	0x2100    MOVS	R1, #0
0x11F8	0xB249    SXTB	R1, R1
0x11FA	0x4892    LDR	R0, [PC, #584]
0x11FC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1837 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x11FE	0x2001    MOVS	R0, #1
0x1200	0x4C91    LDR	R4, [PC, #580]
0x1202	0x6824    LDR	R4, [R4, #0]
0x1204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1838 :: 		Delay_5ms();
0x1206	0xF7FFF8F3  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 1839 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x120A	0x2028    MOVS	R0, #40
0x120C	0x4C8E    LDR	R4, [PC, #568]
0x120E	0x6824    LDR	R4, [R4, #0]
0x1210	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1841 :: 		TFT_Set_Index_Ptr(0xcf);
0x1212	0x20CF    MOVS	R0, #207
0x1214	0x4C8C    LDR	R4, [PC, #560]
0x1216	0x6824    LDR	R4, [R4, #0]
0x1218	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1842 :: 		TFT_Write_Command_Ptr(0x00);
0x121A	0x2000    MOVS	R0, #0
0x121C	0x4C8B    LDR	R4, [PC, #556]
0x121E	0x6824    LDR	R4, [R4, #0]
0x1220	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1843 :: 		TFT_Write_Command_Ptr(0x83);
0x1222	0x2083    MOVS	R0, #131
0x1224	0x4C89    LDR	R4, [PC, #548]
0x1226	0x6824    LDR	R4, [R4, #0]
0x1228	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1844 :: 		TFT_Write_Command_Ptr(0x30);
0x122A	0x2030    MOVS	R0, #48
0x122C	0x4C87    LDR	R4, [PC, #540]
0x122E	0x6824    LDR	R4, [R4, #0]
0x1230	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1846 :: 		TFT_Set_Index_Ptr(0xed);
0x1232	0x20ED    MOVS	R0, #237
0x1234	0x4C84    LDR	R4, [PC, #528]
0x1236	0x6824    LDR	R4, [R4, #0]
0x1238	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1847 :: 		TFT_Write_Command_Ptr(0x64);
0x123A	0x2064    MOVS	R0, #100
0x123C	0x4C83    LDR	R4, [PC, #524]
0x123E	0x6824    LDR	R4, [R4, #0]
0x1240	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1848 :: 		TFT_Write_Command_Ptr(0x03);
0x1242	0x2003    MOVS	R0, #3
0x1244	0x4C81    LDR	R4, [PC, #516]
0x1246	0x6824    LDR	R4, [R4, #0]
0x1248	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1849 :: 		TFT_Write_Command_Ptr(0x12);
0x124A	0x2012    MOVS	R0, #18
0x124C	0x4C7F    LDR	R4, [PC, #508]
0x124E	0x6824    LDR	R4, [R4, #0]
0x1250	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1850 :: 		TFT_Write_Command_Ptr(0x81);
0x1252	0x2081    MOVS	R0, #129
0x1254	0x4C7D    LDR	R4, [PC, #500]
0x1256	0x6824    LDR	R4, [R4, #0]
0x1258	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1852 :: 		TFT_Set_Index_Ptr(0xe8);
0x125A	0x20E8    MOVS	R0, #232
0x125C	0x4C7A    LDR	R4, [PC, #488]
0x125E	0x6824    LDR	R4, [R4, #0]
0x1260	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1853 :: 		TFT_Write_Command_Ptr(0x85);
0x1262	0x2085    MOVS	R0, #133
0x1264	0x4C79    LDR	R4, [PC, #484]
0x1266	0x6824    LDR	R4, [R4, #0]
0x1268	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1854 :: 		TFT_Write_Command_Ptr(0x01);
0x126A	0x2001    MOVS	R0, #1
0x126C	0x4C77    LDR	R4, [PC, #476]
0x126E	0x6824    LDR	R4, [R4, #0]
0x1270	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1855 :: 		TFT_Write_Command_Ptr(0x79);
0x1272	0x2079    MOVS	R0, #121
0x1274	0x4C75    LDR	R4, [PC, #468]
0x1276	0x6824    LDR	R4, [R4, #0]
0x1278	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1857 :: 		TFT_Set_Index_Ptr(0xcb);
0x127A	0x20CB    MOVS	R0, #203
0x127C	0x4C72    LDR	R4, [PC, #456]
0x127E	0x6824    LDR	R4, [R4, #0]
0x1280	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1858 :: 		TFT_Write_Command_Ptr(0x39);
0x1282	0x2039    MOVS	R0, #57
0x1284	0x4C71    LDR	R4, [PC, #452]
0x1286	0x6824    LDR	R4, [R4, #0]
0x1288	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1859 :: 		TFT_Write_Command_Ptr(0x2c);
0x128A	0x202C    MOVS	R0, #44
0x128C	0x4C6F    LDR	R4, [PC, #444]
0x128E	0x6824    LDR	R4, [R4, #0]
0x1290	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1860 :: 		TFT_Write_Command_Ptr(0x00);
0x1292	0x2000    MOVS	R0, #0
0x1294	0x4C6D    LDR	R4, [PC, #436]
0x1296	0x6824    LDR	R4, [R4, #0]
0x1298	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1861 :: 		TFT_Write_Command_Ptr(0x34);
0x129A	0x2034    MOVS	R0, #52
0x129C	0x4C6B    LDR	R4, [PC, #428]
0x129E	0x6824    LDR	R4, [R4, #0]
0x12A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1862 :: 		TFT_Write_Command_Ptr(0x02);
0x12A2	0x2002    MOVS	R0, #2
0x12A4	0x4C69    LDR	R4, [PC, #420]
0x12A6	0x6824    LDR	R4, [R4, #0]
0x12A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1864 :: 		TFT_Set_Index_Ptr(0xf7);
0x12AA	0x20F7    MOVS	R0, #247
0x12AC	0x4C66    LDR	R4, [PC, #408]
0x12AE	0x6824    LDR	R4, [R4, #0]
0x12B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1865 :: 		TFT_Write_Command_Ptr(0x20);
0x12B2	0x2020    MOVS	R0, #32
0x12B4	0x4C65    LDR	R4, [PC, #404]
0x12B6	0x6824    LDR	R4, [R4, #0]
0x12B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1867 :: 		TFT_Set_Index_Ptr(0xea);
0x12BA	0x20EA    MOVS	R0, #234
0x12BC	0x4C62    LDR	R4, [PC, #392]
0x12BE	0x6824    LDR	R4, [R4, #0]
0x12C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1868 :: 		TFT_Write_Command_Ptr(0x00);
0x12C2	0x2000    MOVS	R0, #0
0x12C4	0x4C61    LDR	R4, [PC, #388]
0x12C6	0x6824    LDR	R4, [R4, #0]
0x12C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1869 :: 		TFT_Write_Command_Ptr(0x00);
0x12CA	0x2000    MOVS	R0, #0
0x12CC	0x4C5F    LDR	R4, [PC, #380]
0x12CE	0x6824    LDR	R4, [R4, #0]
0x12D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1871 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x12D2	0x20C0    MOVS	R0, #192
0x12D4	0x4C5C    LDR	R4, [PC, #368]
0x12D6	0x6824    LDR	R4, [R4, #0]
0x12D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Write_Command_Ptr(0x26);
0x12DA	0x2026    MOVS	R0, #38
0x12DC	0x4C5B    LDR	R4, [PC, #364]
0x12DE	0x6824    LDR	R4, [R4, #0]
0x12E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1874 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x12E2	0x20C1    MOVS	R0, #193
0x12E4	0x4C58    LDR	R4, [PC, #352]
0x12E6	0x6824    LDR	R4, [R4, #0]
0x12E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1875 :: 		TFT_Write_Command_Ptr(0x11);
0x12EA	0x2011    MOVS	R0, #17
0x12EC	0x4C57    LDR	R4, [PC, #348]
0x12EE	0x6824    LDR	R4, [R4, #0]
0x12F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x12F2	0x20C5    MOVS	R0, #197
0x12F4	0x4C54    LDR	R4, [PC, #336]
0x12F6	0x6824    LDR	R4, [R4, #0]
0x12F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1878 :: 		TFT_Write_Command_Ptr(0x35);
0x12FA	0x2035    MOVS	R0, #53
0x12FC	0x4C53    LDR	R4, [PC, #332]
0x12FE	0x6824    LDR	R4, [R4, #0]
0x1300	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Write_Command_Ptr(0x3e);
0x1302	0x203E    MOVS	R0, #62
0x1304	0x4C51    LDR	R4, [PC, #324]
0x1306	0x6824    LDR	R4, [R4, #0]
0x1308	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1881 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x130A	0x20C7    MOVS	R0, #199
0x130C	0x4C4E    LDR	R4, [PC, #312]
0x130E	0x6824    LDR	R4, [R4, #0]
0x1310	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Write_Command_Ptr(0xbe);
0x1312	0x20BE    MOVS	R0, #190
0x1314	0x4C4D    LDR	R4, [PC, #308]
0x1316	0x6824    LDR	R4, [R4, #0]
0x1318	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x131A	0x2036    MOVS	R0, #54
0x131C	0x4C4A    LDR	R4, [PC, #296]
0x131E	0x6824    LDR	R4, [R4, #0]
0x1320	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		if (TFT_Disp_Rotation == 90)
0x1322	0x484B    LDR	R0, [PC, #300]
0x1324	0x7800    LDRB	R0, [R0, #0]
0x1326	0x285A    CMP	R0, #90
0x1328	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI934197
;__Lib_TFT_Defs.c, 1886 :: 		if (Is_TFT_Rotated_180())
0x132A	0xF7FFF91D  BL	_Is_TFT_Rotated_180+0
0x132E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI934198
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr (0x88);
0x1330	0x2088    MOVS	R0, #136
0x1332	0x4C46    LDR	R4, [PC, #280]
0x1334	0x6824    LDR	R4, [R4, #0]
0x1336	0x47A0    BLX	R4
0x1338	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI934199
L___Lib_TFT_Defs_TFT_Reset_ILI934198:
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Write_Command_Ptr (0x48);
0x133A	0x2048    MOVS	R0, #72
0x133C	0x4C43    LDR	R4, [PC, #268]
0x133E	0x6824    LDR	R4, [R4, #0]
0x1340	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI934199:
0x1342	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341100
L___Lib_TFT_Defs_TFT_Reset_ILI934197:
;__Lib_TFT_Defs.c, 1891 :: 		if (Is_TFT_Rotated_180())
0x1344	0xF7FFF910  BL	_Is_TFT_Rotated_180+0
0x1348	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341101
;__Lib_TFT_Defs.c, 1892 :: 		TFT_Write_Command_Ptr (0xE8);
0x134A	0x20E8    MOVS	R0, #232
0x134C	0x4C3F    LDR	R4, [PC, #252]
0x134E	0x6824    LDR	R4, [R4, #0]
0x1350	0x47A0    BLX	R4
0x1352	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341102
L___Lib_TFT_Defs_TFT_Reset_ILI9341101:
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr (0x28);
0x1354	0x2028    MOVS	R0, #40
0x1356	0x4C3D    LDR	R4, [PC, #244]
0x1358	0x6824    LDR	R4, [R4, #0]
0x135A	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341102:
L___Lib_TFT_Defs_TFT_Reset_ILI9341100:
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x135C	0x203A    MOVS	R0, #58
0x135E	0x4C3A    LDR	R4, [PC, #232]
0x1360	0x6824    LDR	R4, [R4, #0]
0x1362	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1364	0x2055    MOVS	R0, #85
0x1366	0x4C39    LDR	R4, [PC, #228]
0x1368	0x6824    LDR	R4, [R4, #0]
0x136A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x136C	0x20B1    MOVS	R0, #177
0x136E	0x4C36    LDR	R4, [PC, #216]
0x1370	0x6824    LDR	R4, [R4, #0]
0x1372	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x00);
0x1374	0x2000    MOVS	R0, #0
0x1376	0x4C35    LDR	R4, [PC, #212]
0x1378	0x6824    LDR	R4, [R4, #0]
0x137A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1901 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x137C	0x201B    MOVS	R0, #27
0x137E	0x4C33    LDR	R4, [PC, #204]
0x1380	0x6824    LDR	R4, [R4, #0]
0x1382	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1904 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1384	0x20F2    MOVS	R0, #242
0x1386	0x4C30    LDR	R4, [PC, #192]
0x1388	0x6824    LDR	R4, [R4, #0]
0x138A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Write_Command_Ptr(0x08);
0x138C	0x2008    MOVS	R0, #8
0x138E	0x4C2F    LDR	R4, [PC, #188]
0x1390	0x6824    LDR	R4, [R4, #0]
0x1392	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1907 :: 		TFT_Set_Index_Ptr(0x26);
0x1394	0x2026    MOVS	R0, #38
0x1396	0x4C2C    LDR	R4, [PC, #176]
0x1398	0x6824    LDR	R4, [R4, #0]
0x139A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x139C	0x2001    MOVS	R0, #1
0x139E	0x4C2B    LDR	R4, [PC, #172]
0x13A0	0x6824    LDR	R4, [R4, #0]
0x13A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1910 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x13A4	0x20E0    MOVS	R0, #224
0x13A6	0x4C28    LDR	R4, [PC, #160]
0x13A8	0x6824    LDR	R4, [R4, #0]
0x13AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Write_Command_Ptr(0x1f);
0x13AC	0x201F    MOVS	R0, #31
0x13AE	0x4C27    LDR	R4, [PC, #156]
0x13B0	0x6824    LDR	R4, [R4, #0]
0x13B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0x1a);
0x13B4	0x201A    MOVS	R0, #26
0x13B6	0x4C25    LDR	R4, [PC, #148]
0x13B8	0x6824    LDR	R4, [R4, #0]
0x13BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0x18);
0x13BC	0x2018    MOVS	R0, #24
0x13BE	0x4C23    LDR	R4, [PC, #140]
0x13C0	0x6824    LDR	R4, [R4, #0]
0x13C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1914 :: 		TFT_Write_Command_Ptr(0x0a);
0x13C4	0x200A    MOVS	R0, #10
0x13C6	0x4C21    LDR	R4, [PC, #132]
0x13C8	0x6824    LDR	R4, [R4, #0]
0x13CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Write_Command_Ptr(0x0f);
0x13CC	0x200F    MOVS	R0, #15
0x13CE	0x4C1F    LDR	R4, [PC, #124]
0x13D0	0x6824    LDR	R4, [R4, #0]
0x13D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0x06);
0x13D4	0x2006    MOVS	R0, #6
0x13D6	0x4C1D    LDR	R4, [PC, #116]
0x13D8	0x6824    LDR	R4, [R4, #0]
0x13DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x45);
0x13DC	0x2045    MOVS	R0, #69
0x13DE	0x4C1B    LDR	R4, [PC, #108]
0x13E0	0x6824    LDR	R4, [R4, #0]
0x13E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x87);
0x13E4	0x2087    MOVS	R0, #135
0x13E6	0x4C19    LDR	R4, [PC, #100]
0x13E8	0x6824    LDR	R4, [R4, #0]
0x13EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x32);
0x13EC	0x2032    MOVS	R0, #50
0x13EE	0x4C17    LDR	R4, [PC, #92]
0x13F0	0x6824    LDR	R4, [R4, #0]
0x13F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x0a);
0x13F4	0x200A    MOVS	R0, #10
0x13F6	0x4C15    LDR	R4, [PC, #84]
0x13F8	0x6824    LDR	R4, [R4, #0]
0x13FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x07);
0x13FC	0x2007    MOVS	R0, #7
0x13FE	0x4C13    LDR	R4, [PC, #76]
0x1400	0x6824    LDR	R4, [R4, #0]
0x1402	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x02);
0x1404	0x2002    MOVS	R0, #2
0x1406	0x4C11    LDR	R4, [PC, #68]
0x1408	0x6824    LDR	R4, [R4, #0]
0x140A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x07);
0x140C	0x2007    MOVS	R0, #7
0x140E	0x4C0F    LDR	R4, [PC, #60]
0x1410	0x6824    LDR	R4, [R4, #0]
0x1412	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x05);
0x1414	0x2005    MOVS	R0, #5
0x1416	0x4C0D    LDR	R4, [PC, #52]
0x1418	0x6824    LDR	R4, [R4, #0]
0x141A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x00);
0x141C	0x2000    MOVS	R0, #0
0x141E	0x4C0B    LDR	R4, [PC, #44]
0x1420	0x6824    LDR	R4, [R4, #0]
0x1422	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x1424	0x20E1    MOVS	R0, #225
0x1426	0x4C08    LDR	R4, [PC, #32]
0x1428	0x6824    LDR	R4, [R4, #0]
0x142A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x00);
0x142C	0x2000    MOVS	R0, #0
0x142E	0x4C07    LDR	R4, [PC, #28]
0x1430	0x6824    LDR	R4, [R4, #0]
0x1432	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x25);
0x1434	0x2025    MOVS	R0, #37
0x1436	0x4C05    LDR	R4, [PC, #20]
0x1438	0x6824    LDR	R4, [R4, #0]
0x143A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1930 :: 		TFT_Write_Command_Ptr(0x27);
0x143C	0x2027    MOVS	R0, #39
0x143E	0xE009    B	#18
0x1440	0x01A04223  	TFT_RST+0
0x1444	0x01BC4223  	TFT_CS+0
0x1448	0x01002000  	_TFT_Set_Index_Ptr+0
0x144C	0x01042000  	_TFT_Write_Command_Ptr+0
0x1450	0x00B02000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1454	0x4C4F    LDR	R4, [PC, #316]
0x1456	0x6824    LDR	R4, [R4, #0]
0x1458	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Write_Command_Ptr(0x05);
0x145A	0x2005    MOVS	R0, #5
0x145C	0x4C4D    LDR	R4, [PC, #308]
0x145E	0x6824    LDR	R4, [R4, #0]
0x1460	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0x10);
0x1462	0x2010    MOVS	R0, #16
0x1464	0x4C4B    LDR	R4, [PC, #300]
0x1466	0x6824    LDR	R4, [R4, #0]
0x1468	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x09);
0x146A	0x2009    MOVS	R0, #9
0x146C	0x4C49    LDR	R4, [PC, #292]
0x146E	0x6824    LDR	R4, [R4, #0]
0x1470	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x3a);
0x1472	0x203A    MOVS	R0, #58
0x1474	0x4C47    LDR	R4, [PC, #284]
0x1476	0x6824    LDR	R4, [R4, #0]
0x1478	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x78);
0x147A	0x2078    MOVS	R0, #120
0x147C	0x4C45    LDR	R4, [PC, #276]
0x147E	0x6824    LDR	R4, [R4, #0]
0x1480	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x4d);
0x1482	0x204D    MOVS	R0, #77
0x1484	0x4C43    LDR	R4, [PC, #268]
0x1486	0x6824    LDR	R4, [R4, #0]
0x1488	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x05);
0x148A	0x2005    MOVS	R0, #5
0x148C	0x4C41    LDR	R4, [PC, #260]
0x148E	0x6824    LDR	R4, [R4, #0]
0x1490	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x18);
0x1492	0x2018    MOVS	R0, #24
0x1494	0x4C3F    LDR	R4, [PC, #252]
0x1496	0x6824    LDR	R4, [R4, #0]
0x1498	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x0d);
0x149A	0x200D    MOVS	R0, #13
0x149C	0x4C3D    LDR	R4, [PC, #244]
0x149E	0x6824    LDR	R4, [R4, #0]
0x14A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x38);
0x14A2	0x2038    MOVS	R0, #56
0x14A4	0x4C3B    LDR	R4, [PC, #236]
0x14A6	0x6824    LDR	R4, [R4, #0]
0x14A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x3a);
0x14AA	0x203A    MOVS	R0, #58
0x14AC	0x4C39    LDR	R4, [PC, #228]
0x14AE	0x6824    LDR	R4, [R4, #0]
0x14B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x1f);
0x14B2	0x201F    MOVS	R0, #31
0x14B4	0x4C37    LDR	R4, [PC, #220]
0x14B6	0x6824    LDR	R4, [R4, #0]
0x14B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1946 :: 		TFT_Set_Index_Ptr(0x2A);
0x14BA	0x202A    MOVS	R0, #42
0x14BC	0x4C36    LDR	R4, [PC, #216]
0x14BE	0x6824    LDR	R4, [R4, #0]
0x14C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Write_Command_Ptr(0);
0x14C2	0x2000    MOVS	R0, #0
0x14C4	0x4C33    LDR	R4, [PC, #204]
0x14C6	0x6824    LDR	R4, [R4, #0]
0x14C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1948 :: 		TFT_Write_Command_Ptr(0);
0x14CA	0x2000    MOVS	R0, #0
0x14CC	0x4C31    LDR	R4, [PC, #196]
0x14CE	0x6824    LDR	R4, [R4, #0]
0x14D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x14D2	0x4832    LDR	R0, [PC, #200]
0x14D4	0x8800    LDRH	R0, [R0, #0]
0x14D6	0x1E40    SUBS	R0, R0, #1
0x14D8	0xB280    UXTH	R0, R0
0x14DA	0x0A04    LSRS	R4, R0, #8
0x14DC	0xB2E0    UXTB	R0, R4
0x14DE	0x4C2D    LDR	R4, [PC, #180]
0x14E0	0x6824    LDR	R4, [R4, #0]
0x14E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x14E4	0x482D    LDR	R0, [PC, #180]
0x14E6	0x8800    LDRH	R0, [R0, #0]
0x14E8	0x1E44    SUBS	R4, R0, #1
0x14EA	0xB2E0    UXTB	R0, R4
0x14EC	0x4C29    LDR	R4, [PC, #164]
0x14EE	0x6824    LDR	R4, [R4, #0]
0x14F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Set_Index_Ptr(0x2B);
0x14F2	0x202B    MOVS	R0, #43
0x14F4	0x4C28    LDR	R4, [PC, #160]
0x14F6	0x6824    LDR	R4, [R4, #0]
0x14F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(0);
0x14FA	0x2000    MOVS	R0, #0
0x14FC	0x4C25    LDR	R4, [PC, #148]
0x14FE	0x6824    LDR	R4, [R4, #0]
0x1500	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Write_Command_Ptr(0);
0x1502	0x2000    MOVS	R0, #0
0x1504	0x4C23    LDR	R4, [PC, #140]
0x1506	0x6824    LDR	R4, [R4, #0]
0x1508	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x150A	0x4825    LDR	R0, [PC, #148]
0x150C	0x8800    LDRH	R0, [R0, #0]
0x150E	0x1E40    SUBS	R0, R0, #1
0x1510	0xB280    UXTH	R0, R0
0x1512	0x0A04    LSRS	R4, R0, #8
0x1514	0xB2E0    UXTB	R0, R4
0x1516	0x4C1F    LDR	R4, [PC, #124]
0x1518	0x6824    LDR	R4, [R4, #0]
0x151A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x151C	0x4820    LDR	R0, [PC, #128]
0x151E	0x8800    LDRH	R0, [R0, #0]
0x1520	0x1E44    SUBS	R4, R0, #1
0x1522	0xB2E0    UXTB	R0, R4
0x1524	0x4C1B    LDR	R4, [PC, #108]
0x1526	0x6824    LDR	R4, [R4, #0]
0x1528	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x152A	0x20B7    MOVS	R0, #183
0x152C	0x4C1A    LDR	R4, [PC, #104]
0x152E	0x6824    LDR	R4, [R4, #0]
0x1530	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1959 :: 		TFT_Write_Command_Ptr(0x07);
0x1532	0x2007    MOVS	R0, #7
0x1534	0x4C17    LDR	R4, [PC, #92]
0x1536	0x6824    LDR	R4, [R4, #0]
0x1538	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x153A	0x20B6    MOVS	R0, #182
0x153C	0x4C16    LDR	R4, [PC, #88]
0x153E	0x6824    LDR	R4, [R4, #0]
0x1540	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1962 :: 		TFT_Write_Command_Ptr(0x0a);
0x1542	0x200A    MOVS	R0, #10
0x1544	0x4C13    LDR	R4, [PC, #76]
0x1546	0x6824    LDR	R4, [R4, #0]
0x1548	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr(0x82);
0x154A	0x2082    MOVS	R0, #130
0x154C	0x4C11    LDR	R4, [PC, #68]
0x154E	0x6824    LDR	R4, [R4, #0]
0x1550	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1964 :: 		TFT_Write_Command_Ptr(0x27);
0x1552	0x2027    MOVS	R0, #39
0x1554	0x4C0F    LDR	R4, [PC, #60]
0x1556	0x6824    LDR	R4, [R4, #0]
0x1558	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr(0x00);
0x155A	0x2000    MOVS	R0, #0
0x155C	0x4C0D    LDR	R4, [PC, #52]
0x155E	0x6824    LDR	R4, [R4, #0]
0x1560	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1967 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x1562	0x2011    MOVS	R0, #17
0x1564	0x4C0C    LDR	R4, [PC, #48]
0x1566	0x6824    LDR	R4, [R4, #0]
0x1568	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1968 :: 		Delay_100ms();
0x156A	0xF7FEFF31  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1969 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x156E	0x2029    MOVS	R0, #41
0x1570	0x4C09    LDR	R4, [PC, #36]
0x1572	0x6824    LDR	R4, [R4, #0]
0x1574	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1970 :: 		Delay_100ms();
0x1576	0xF7FEFF2B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1971 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x157A	0x202C    MOVS	R0, #44
0x157C	0x4C06    LDR	R4, [PC, #24]
0x157E	0x6824    LDR	R4, [R4, #0]
0x1580	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1972 :: 		TFT_CS = 1;
0x1582	0x2101    MOVS	R1, #1
0x1584	0xB249    SXTB	R1, R1
0x1586	0x4807    LDR	R0, [PC, #28]
0x1588	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1973 :: 		}
L_end_TFT_Reset_ILI9341:
0x158A	0xF8DDE000  LDR	LR, [SP, #0]
0x158E	0xB001    ADD	SP, SP, #4
0x1590	0x4770    BX	LR
0x1592	0xBF00    NOP
0x1594	0x01042000  	_TFT_Write_Command_Ptr+0
0x1598	0x01002000  	_TFT_Set_Index_Ptr+0
0x159C	0x00C82000  	_TFT_DISP_WIDTH+0
0x15A0	0x00CA2000  	_TFT_DISP_HEIGHT+0
0x15A4	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 86 :: 		static void TFT_Set_Pin_Directions() {
0x04A4	0xB081    SUB	SP, SP, #4
0x04A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 89 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x04AA	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 90 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x04AE	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 91 :: 		MOV   R1, #1
0x04B2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 92 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x04B6	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 94 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x04BA	0x4A25    LDR	R2, [PC, #148]
0x04BC	0xB289    UXTH	R1, R1
0x04BE	0xF7FFFE8D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 97 :: 		TFT_RST = 0;
0x04C2	0x2100    MOVS	R1, #0
0x04C4	0xB249    SXTB	R1, R1
0x04C6	0x4823    LDR	R0, [PC, #140]
0x04C8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 101 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x04CA	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 102 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x04CE	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 103 :: 		MOV   R1, #1
0x04D2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 104 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x04D6	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 106 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x04DA	0x4A1D    LDR	R2, [PC, #116]
0x04DC	0xB289    UXTH	R1, R1
0x04DE	0xF7FFFE7D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 109 :: 		TFT_RS = 1;
0x04E2	0x2101    MOVS	R1, #1
0x04E4	0xB249    SXTB	R1, R1
0x04E6	0x481C    LDR	R0, [PC, #112]
0x04E8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 113 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x04EA	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 114 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x04EE	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 115 :: 		MOV   R1, #1
0x04F2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 116 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x04F6	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 118 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x04FA	0x4A15    LDR	R2, [PC, #84]
0x04FC	0xB289    UXTH	R1, R1
0x04FE	0xF7FFFE6D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 121 :: 		TFT_CS = 1;
0x0502	0x2101    MOVS	R1, #1
0x0504	0xB249    SXTB	R1, R1
0x0506	0x4815    LDR	R0, [PC, #84]
0x0508	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 125 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x050A	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 126 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x050E	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 127 :: 		MOV   R1, #1
0x0512	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 128 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x0516	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 130 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x051A	0x4A0D    LDR	R2, [PC, #52]
0x051C	0xB289    UXTH	R1, R1
0x051E	0xF7FFFE5D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 134 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x0522	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 135 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x0526	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 136 :: 		MOV   R1, #1
0x052A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 137 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x052E	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 139 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0532	0x4A07    LDR	R2, [PC, #28]
0x0534	0xB289    UXTH	R1, R1
0x0536	0xF7FFFE51  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 141 :: 		TFT_RD = 1;
0x053A	0x2101    MOVS	R1, #1
0x053C	0xB249    SXTB	R1, R1
0x053E	0x4808    LDR	R0, [PC, #32]
0x0540	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 142 :: 		TFT_WR = 1;
0x0542	0x4808    LDR	R0, [PC, #32]
0x0544	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 143 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0546	0xF8DDE000  LDR	LR, [SP, #0]
0x054A	0xB001    ADD	SP, SP, #4
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x00140008  	#524308
0x0554	0x01A04223  	TFT_RST+0
0x0558	0x01B04223  	TFT_RS+0
0x055C	0x01BC4223  	TFT_CS+0
0x0560	0x01A84223  	TFT_RD+0
0x0564	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x03D0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x03D2	0xF644777F  MOVW	R7, #20351
0x03D6	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x03DA	0x1E7F    SUBS	R7, R7, #1
0x03DC	0xD1FD    BNE	L_Delay_100ms20
0x03DE	0xBF00    NOP
0x03E0	0xBF00    NOP
0x03E2	0xBF00    NOP
0x03E4	0xBF00    NOP
0x03E6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x03E8	0xB001    ADD	SP, SP, #4
0x03EA	0x4770    BX	LR
; end of _Delay_100ms
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
0x03F0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x03F2	0xF64E275F  MOVW	R7, #59999
0x03F6	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x03FA	0x1E7F    SUBS	R7, R7, #1
0x03FC	0xD1FD    BNE	L_Delay_5ms16
0x03FE	0xBF00    NOP
0x0400	0xBF00    NOP
0x0402	0xBF00    NOP
0x0404	0xBF00    NOP
0x0406	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0408	0xB001    ADD	SP, SP, #4
0x040A	0x4770    BX	LR
; end of _Delay_5ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 25 :: 		char Is_TFT_Rotated_180() {
0x0568	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 26 :: 		return TFT_Rotated_180;
0x056A	0x4802    LDR	R0, [PC, #8]
0x056C	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 27 :: 		}
L_end_Is_TFT_Rotated_180:
0x056E	0xB001    ADD	SP, SP, #4
0x0570	0x4770    BX	LR
0x0572	0xBF00    NOP
0x0574	0x00B12000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x1CD4	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x1CD6	0x4B12    LDR	R3, [PC, #72]
0x1CD8	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x1CDA	0x1C83    ADDS	R3, R0, #2
0x1CDC	0x781C    LDRB	R4, [R3, #0]
0x1CDE	0x1CC3    ADDS	R3, R0, #3
0x1CE0	0x781B    LDRB	R3, [R3, #0]
0x1CE2	0x021B    LSLS	R3, R3, #8
0x1CE4	0xB29B    UXTH	R3, R3
0x1CE6	0x18E4    ADDS	R4, R4, R3
0x1CE8	0x4B0E    LDR	R3, [PC, #56]
0x1CEA	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x1CEC	0x1D03    ADDS	R3, R0, #4
0x1CEE	0x781C    LDRB	R4, [R3, #0]
0x1CF0	0x1D43    ADDS	R3, R0, #5
0x1CF2	0x781B    LDRB	R3, [R3, #0]
0x1CF4	0x021B    LSLS	R3, R3, #8
0x1CF6	0xB29B    UXTH	R3, R3
0x1CF8	0x18E4    ADDS	R4, R4, R3
0x1CFA	0x4B0B    LDR	R3, [PC, #44]
0x1CFC	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x1CFE	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x1D00	0x781C    LDRB	R4, [R3, #0]
0x1D02	0x4B0A    LDR	R3, [PC, #40]
0x1D04	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x1D06	0x4B0A    LDR	R3, [PC, #40]
0x1D08	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x1D0A	0x4B0A    LDR	R3, [PC, #40]
0x1D0C	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x1D0E	0x2401    MOVS	R4, #1
0x1D10	0x4B09    LDR	R3, [PC, #36]
0x1D12	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x1D14	0x2400    MOVS	R4, #0
0x1D16	0x4B09    LDR	R3, [PC, #36]
0x1D18	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x1D1A	0xB001    ADD	SP, SP, #4
0x1D1C	0x4770    BX	LR
0x1D1E	0xBF00    NOP
0x1D20	0x00D42000  	__Lib_TFT__font+0
0x1D24	0x00D02000  	__Lib_TFT__fontFirstChar+0
0x1D28	0x00D22000  	__Lib_TFT__fontLastChar+0
0x1D2C	0x00DC2000  	__Lib_TFT__fontHeight+0
0x1D30	0x00E02000  	__Lib_TFT_FontColor+0
0x1D34	0x00D82000  	__Lib_TFT_FontOrientation+0
0x1D38	0x00AD2000  	__Lib_TFT_FontInitialized+0
0x1D3C	0x00D92000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x1B84	0xB084    SUB	SP, SP, #16
0x1B86	0xF8CDE000  STR	LR, [SP, #0]
0x1B8A	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x1B8E	0x2200    MOVS	R2, #0
0x1B90	0xB252    SXTB	R2, R2
0x1B92	0x491A    LDR	R1, [PC, #104]
0x1B94	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x1B96	0xF7FFF859  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1B9A	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x1B9C	0x4918    LDR	R1, [PC, #96]
0x1B9E	0x8809    LDRH	R1, [R1, #0]
0x1BA0	0x1E4C    SUBS	R4, R1, #1
0x1BA2	0x4918    LDR	R1, [PC, #96]
0x1BA4	0x8809    LDRH	R1, [R1, #0]
0x1BA6	0x1E49    SUBS	R1, R1, #1
0x1BA8	0xB2A3    UXTH	R3, R4
0x1BAA	0xB28A    UXTH	R2, R1
0x1BAC	0x2100    MOVS	R1, #0
0x1BAE	0x2000    MOVS	R0, #0
0x1BB0	0x4C15    LDR	R4, [PC, #84]
0x1BB2	0x6824    LDR	R4, [R4, #0]
0x1BB4	0x47A0    BLX	R4
0x1BB6	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x1BB8	0x2100    MOVS	R1, #0
0x1BBA	0x2000    MOVS	R0, #0
0x1BBC	0x4C13    LDR	R4, [PC, #76]
0x1BBE	0x6824    LDR	R4, [R4, #0]
0x1BC0	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x1BC2	0x4910    LDR	R1, [PC, #64]
0x1BC4	0x880A    LDRH	R2, [R1, #0]
0x1BC6	0x490E    LDR	R1, [PC, #56]
0x1BC8	0x8809    LDRH	R1, [R1, #0]
0x1BCA	0x4351    MULS	R1, R2, R1
0x1BCC	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x1BCE	0x2100    MOVS	R1, #0
0x1BD0	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x1BD2	0x9A02    LDR	R2, [SP, #8]
0x1BD4	0x9901    LDR	R1, [SP, #4]
0x1BD6	0x4291    CMP	R1, R2
0x1BD8	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x1BDA	0xF8BD000C  LDRH	R0, [SP, #12]
0x1BDE	0x4C0C    LDR	R4, [PC, #48]
0x1BE0	0x6824    LDR	R4, [R4, #0]
0x1BE2	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x1BE4	0x9901    LDR	R1, [SP, #4]
0x1BE6	0x1C49    ADDS	R1, R1, #1
0x1BE8	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x1BEA	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x1BEC	0x2201    MOVS	R2, #1
0x1BEE	0xB252    SXTB	R2, R2
0x1BF0	0x4902    LDR	R1, [PC, #8]
0x1BF2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x1BF4	0xF8DDE000  LDR	LR, [SP, #0]
0x1BF8	0xB004    ADD	SP, SP, #16
0x1BFA	0x4770    BX	LR
0x1BFC	0x01BC4223  	TFT_CS+0
0x1C00	0x00CA2000  	_TFT_DISP_HEIGHT+0
0x1C04	0x00C82000  	_TFT_DISP_WIDTH+0
0x1C08	0x00CC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1C0C	0x00B42000  	_TFT_Set_Address_Ptr+0
0x1C10	0x00B82000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2374 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x0800	0xB083    SUB	SP, SP, #12
0x0802	0xF8CDE000  STR	LR, [SP, #0]
0x0806	0xB29E    UXTH	R6, R3
0x0808	0xB293    UXTH	R3, R2
0x080A	0xB28A    UXTH	R2, R1
0x080C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2379 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x080E	0x4C49    LDR	R4, [PC, #292]
0x0810	0x8824    LDRH	R4, [R4, #0]
0x0812	0xF5B47FF0  CMP	R4, #480
0x0816	0xD805    BHI	L__TFT_Set_Address_SSD1963II194
0x0818	0x4C47    LDR	R4, [PC, #284]
0x081A	0x8824    LDRH	R4, [R4, #0]
0x081C	0xF5B47FF0  CMP	R4, #480
0x0820	0xD800    BHI	L__TFT_Set_Address_SSD1963II193
0x0822	0xE004    B	L_TFT_Set_Address_SSD1963II135
L__TFT_Set_Address_SSD1963II194:
L__TFT_Set_Address_SSD1963II193:
;__Lib_TFT_Defs.c, 2380 :: 		_width = 800;
; _width start address is: 32 (R8)
0x0824	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2381 :: 		_height = 480;
; _height start address is: 28 (R7)
0x0828	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2382 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x082C	0xE003    B	L_TFT_Set_Address_SSD1963II136
L_TFT_Set_Address_SSD1963II135:
;__Lib_TFT_Defs.c, 2384 :: 		_width = 480;
; _width start address is: 32 (R8)
0x082E	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2385 :: 		_height = 272;
; _height start address is: 28 (R7)
0x0832	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2386 :: 		}
L_TFT_Set_Address_SSD1963II136:
;__Lib_TFT_Defs.c, 2387 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x0836	0x4C41    LDR	R4, [PC, #260]
0x0838	0x7824    LDRB	R4, [R4, #0]
0x083A	0x2C5A    CMP	R4, #90
0x083C	0xD11D    BNE	L_TFT_Set_Address_SSD1963II137
;__Lib_TFT_Defs.c, 2388 :: 		if (Is_TFT_Rotated_180()) {
0x083E	0xF7FFFE93  BL	_Is_TFT_Rotated_180+0
0x0842	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II138
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2389 :: 		s_col = (_width - 1) - y2;
0x0844	0xF1A80501  SUB	R5, R8, #1
0x0848	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x084A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x084C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2390 :: 		e_col = (_width - 1) - y1;
0x0850	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x0852	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2391 :: 		s_page = x1;
0x0856	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2392 :: 		e_page = x2;
0x085A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2393 :: 		} else {
0x085E	0xE00B    B	L_TFT_Set_Address_SSD1963II139
L_TFT_Set_Address_SSD1963II138:
;__Lib_TFT_Defs.c, 2394 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x0860	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2395 :: 		e_col = y2;
0x0864	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2396 :: 		s_page = (_height - 1) - x2;
0x0868	0x1E7D    SUBS	R5, R7, #1
0x086A	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x086C	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x086E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2397 :: 		e_page = (_height - 1) - x1;
0x0872	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x0874	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2398 :: 		}
L_TFT_Set_Address_SSD1963II139:
;__Lib_TFT_Defs.c, 2399 :: 		} else {
0x0878	0xE01C    B	L_TFT_Set_Address_SSD1963II140
L_TFT_Set_Address_SSD1963II137:
;__Lib_TFT_Defs.c, 2400 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x087A	0xF7FFFE75  BL	_Is_TFT_Rotated_180+0
0x087E	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II141
;__Lib_TFT_Defs.c, 2401 :: 		s_col = (_width - 1) - x2;
0x0880	0xF1A80501  SUB	R5, R8, #1
0x0884	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x0886	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x0888	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2402 :: 		e_col = (_width - 1) - x1;
0x088C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x088E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2403 :: 		s_page = (_height - 1) - y2;
0x0892	0x1E7D    SUBS	R5, R7, #1
0x0894	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x0896	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x0898	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2404 :: 		e_page = (_height - 1) - y1;
0x089C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x089E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2405 :: 		} else {
0x08A2	0xE007    B	L_TFT_Set_Address_SSD1963II142
L_TFT_Set_Address_SSD1963II141:
;__Lib_TFT_Defs.c, 2406 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x08A4	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2407 :: 		e_col = x2;
0x08A8	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2408 :: 		s_page = y1;
0x08AC	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2409 :: 		e_page = y2;
0x08B0	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2410 :: 		}
L_TFT_Set_Address_SSD1963II142:
;__Lib_TFT_Defs.c, 2411 :: 		}
L_TFT_Set_Address_SSD1963II140:
;__Lib_TFT_Defs.c, 2412 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x08B4	0x202A    MOVS	R0, #42
0x08B6	0x4C22    LDR	R4, [PC, #136]
0x08B8	0x6824    LDR	R4, [R4, #0]
0x08BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2413 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x08BC	0xF8BD4004  LDRH	R4, [SP, #4]
0x08C0	0x0A24    LSRS	R4, R4, #8
0x08C2	0xB2E0    UXTB	R0, R4
0x08C4	0x4C1F    LDR	R4, [PC, #124]
0x08C6	0x6824    LDR	R4, [R4, #0]
0x08C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2414 :: 		TFT_Write_Command_Ptr(s_col);
0x08CA	0xF8BD0004  LDRH	R0, [SP, #4]
0x08CE	0x4C1D    LDR	R4, [PC, #116]
0x08D0	0x6824    LDR	R4, [R4, #0]
0x08D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2415 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x08D4	0xF8BD4006  LDRH	R4, [SP, #6]
0x08D8	0x0A24    LSRS	R4, R4, #8
0x08DA	0xB2E0    UXTB	R0, R4
0x08DC	0x4C19    LDR	R4, [PC, #100]
0x08DE	0x6824    LDR	R4, [R4, #0]
0x08E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2416 :: 		TFT_Write_Command_Ptr(e_col);
0x08E2	0xF8BD0006  LDRH	R0, [SP, #6]
0x08E6	0x4C17    LDR	R4, [PC, #92]
0x08E8	0x6824    LDR	R4, [R4, #0]
0x08EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2418 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x08EC	0x202B    MOVS	R0, #43
0x08EE	0x4C14    LDR	R4, [PC, #80]
0x08F0	0x6824    LDR	R4, [R4, #0]
0x08F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2419 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x08F4	0xF8BD4008  LDRH	R4, [SP, #8]
0x08F8	0x0A24    LSRS	R4, R4, #8
0x08FA	0xB2E0    UXTB	R0, R4
0x08FC	0x4C11    LDR	R4, [PC, #68]
0x08FE	0x6824    LDR	R4, [R4, #0]
0x0900	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2420 :: 		TFT_Write_Command_Ptr(s_page);
0x0902	0xF8BD0008  LDRH	R0, [SP, #8]
0x0906	0x4C0F    LDR	R4, [PC, #60]
0x0908	0x6824    LDR	R4, [R4, #0]
0x090A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x090C	0xF8BD400A  LDRH	R4, [SP, #10]
0x0910	0x0A24    LSRS	R4, R4, #8
0x0912	0xB2E0    UXTB	R0, R4
0x0914	0x4C0B    LDR	R4, [PC, #44]
0x0916	0x6824    LDR	R4, [R4, #0]
0x0918	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr(e_page);
0x091A	0xF8BD000A  LDRH	R0, [SP, #10]
0x091E	0x4C09    LDR	R4, [PC, #36]
0x0920	0x6824    LDR	R4, [R4, #0]
0x0922	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Set_Index_Ptr(0x2C);
0x0924	0x202C    MOVS	R0, #44
0x0926	0x4C06    LDR	R4, [PC, #24]
0x0928	0x6824    LDR	R4, [R4, #0]
0x092A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2424 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x092C	0xF8DDE000  LDR	LR, [SP, #0]
0x0930	0xB003    ADD	SP, SP, #12
0x0932	0x4770    BX	LR
0x0934	0x00C82000  	_TFT_DISP_WIDTH+0
0x0938	0x00CA2000  	_TFT_DISP_HEIGHT+0
0x093C	0x00B02000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0940	0x01002000  	_TFT_Set_Index_Ptr+0
0x0944	0x01042000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x0948	0xB081    SUB	SP, SP, #4
0x094A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x094E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0950	0x4803    LDR	R0, [PC, #12]
0x0952	0xF7FFFE3B  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x0956	0xF8DDE000  LDR	LR, [SP, #0]
0x095A	0xB001    ADD	SP, SP, #4
0x095C	0x4770    BX	LR
0x095E	0xBF00    NOP
0x0960	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x05CC	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x05CE	0xF200020C  ADDW	R2, R0, #12
0x05D2	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x05D4	0xF2000208  ADDW	R2, R0, #8
0x05D8	0x6813    LDR	R3, [R2, #0]
0x05DA	0xF3C30200  UBFX	R2, R3, #0, #1
0x05DE	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x05E0	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x05E2	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x05E6	0x6812    LDR	R2, [R2, #0]
0x05E8	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x05EA	0xB001    ADD	SP, SP, #4
0x05EC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x0714	0xB081    SUB	SP, SP, #4
0x0716	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x071A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x071C	0x4803    LDR	R0, [PC, #12]
0x071E	0xF7FFFF55  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x0722	0xF8DDE000  LDR	LR, [SP, #0]
0x0726	0xB001    ADD	SP, SP, #4
0x0728	0x4770    BX	LR
0x072A	0xBF00    NOP
0x072C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x0730	0xB081    SUB	SP, SP, #4
0x0732	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x0736	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0738	0x4803    LDR	R0, [PC, #12]
0x073A	0xF7FFFF47  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x073E	0xF8DDE000  LDR	LR, [SP, #0]
0x0742	0xB001    ADD	SP, SP, #4
0x0744	0x4770    BX	LR
0x0746	0xBF00    NOP
0x0748	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 295 :: 		void TFT_Write_Data(unsigned int _data) {
0x074C	0xB083    SUB	SP, SP, #12
0x074E	0xF8CDE000  STR	LR, [SP, #0]
0x0752	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 296 :: 		TFT_RS = 1;
0x0756	0x2201    MOVS	R2, #1
0x0758	0xB252    SXTB	R2, R2
0x075A	0x4912    LDR	R1, [PC, #72]
0x075C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 297 :: 		Write_to_Port(Hi(_data));
0x075E	0xA901    ADD	R1, SP, #4
0x0760	0x9102    STR	R1, [SP, #8]
0x0762	0x1C49    ADDS	R1, R1, #1
0x0764	0x7809    LDRB	R1, [R1, #0]
0x0766	0xB2C8    UXTB	R0, R1
0x0768	0xF7FFFFB8  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 298 :: 		TFT_Write_Strobe();
0x076C	0x2200    MOVS	R2, #0
0x076E	0xB252    SXTB	R2, R2
0x0770	0x490D    LDR	R1, [PC, #52]
0x0772	0x600A    STR	R2, [R1, #0]
0x0774	0xBF00    NOP
0x0776	0x2201    MOVS	R2, #1
0x0778	0xB252    SXTB	R2, R2
0x077A	0x490B    LDR	R1, [PC, #44]
0x077C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 299 :: 		Write_to_Port(Lo(_data));
0x077E	0x9902    LDR	R1, [SP, #8]
0x0780	0x7809    LDRB	R1, [R1, #0]
0x0782	0xB2C8    UXTB	R0, R1
0x0784	0xF7FFFFAA  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 300 :: 		TFT_Write_Strobe();
0x0788	0x2200    MOVS	R2, #0
0x078A	0xB252    SXTB	R2, R2
0x078C	0x4906    LDR	R1, [PC, #24]
0x078E	0x600A    STR	R2, [R1, #0]
0x0790	0xBF00    NOP
0x0792	0x2201    MOVS	R2, #1
0x0794	0xB252    SXTB	R2, R2
0x0796	0x4904    LDR	R1, [PC, #16]
0x0798	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 301 :: 		}
L_end_TFT_Write_Data:
0x079A	0xF8DDE000  LDR	LR, [SP, #0]
0x079E	0xB003    ADD	SP, SP, #12
0x07A0	0x4770    BX	LR
0x07A2	0xBF00    NOP
0x07A4	0x01B04223  	TFT_RS+0
0x07A8	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 309 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
0x09B8	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 310 :: 		TFT_RS = 1;
0x09BA	0x2201    MOVS	R2, #1
0x09BC	0xB252    SXTB	R2, R2
0x09BE	0x4907    LDR	R1, [PC, #28]
0x09C0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 311 :: 		TFT_DataPort = _data;
0x09C2	0x4907    LDR	R1, [PC, #28]
0x09C4	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 312 :: 		TFT_Write_Strobe();
0x09C6	0x2200    MOVS	R2, #0
0x09C8	0xB252    SXTB	R2, R2
0x09CA	0x4906    LDR	R1, [PC, #24]
0x09CC	0x600A    STR	R2, [R1, #0]
0x09CE	0xBF00    NOP
0x09D0	0x2201    MOVS	R2, #1
0x09D2	0xB252    SXTB	R2, R2
0x09D4	0x4903    LDR	R1, [PC, #12]
0x09D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 313 :: 		}
L_end_TFT_16bit_Write_Data:
0x09D8	0xB001    ADD	SP, SP, #4
0x09DA	0x4770    BX	LR
0x09DC	0x01B04223  	TFT_RS+0
0x09E0	0x180C4001  	TFT_DataPort+0
0x09E4	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 2909 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
0x0C62	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 2911 :: 		temp = (color>>11);
0x0C64	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0C66	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2912 :: 		temp = (temp<<3);
0x0C68	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0C6A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x0C6C	0x09E1    LSRS	R1, R4, #7
0x0C6E	0xB2C9    UXTB	R1, R1
0x0C70	0x2901    CMP	R1, #1
0x0C72	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data195
;__Lib_TFT_Defs.c, 2914 :: 		temp += 7;
0x0C74	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0C76	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2915 :: 		}
0x0C78	0xE000    B	L_TFT_SSD1963_8bit_Write_Data171
L__TFT_SSD1963_8bit_Write_Data195:
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x0C7A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2915 :: 		}
L_TFT_SSD1963_8bit_Write_Data171:
;__Lib_TFT_Defs.c, 2916 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0C7C	0xF7FFFE72  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2917 :: 		temp = (color>>5);
0x0C80	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x0C82	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2918 :: 		temp = (temp<<2);
0x0C84	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0C86	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x0C88	0x09E1    LSRS	R1, R4, #7
0x0C8A	0xB2C9    UXTB	R1, R1
0x0C8C	0x2901    CMP	R1, #1
0x0C8E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data196
;__Lib_TFT_Defs.c, 2920 :: 		temp += 3;
0x0C90	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0C92	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2921 :: 		}
0x0C94	0xE000    B	L_TFT_SSD1963_8bit_Write_Data172
L__TFT_SSD1963_8bit_Write_Data196:
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x0C96	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2921 :: 		}
L_TFT_SSD1963_8bit_Write_Data172:
;__Lib_TFT_Defs.c, 2922 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0C98	0xF7FFFE64  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2923 :: 		temp = (color<<3);
0x0C9C	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x0C9E	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x0CA0	0x09D9    LSRS	R1, R3, #7
0x0CA2	0xB2C9    UXTB	R1, R1
0x0CA4	0x2901    CMP	R1, #1
0x0CA6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data197
;__Lib_TFT_Defs.c, 2925 :: 		temp += 7;
0x0CA8	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x0CAA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2926 :: 		}
0x0CAC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data173
L__TFT_SSD1963_8bit_Write_Data197:
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x0CAE	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 2926 :: 		}
L_TFT_SSD1963_8bit_Write_Data173:
;__Lib_TFT_Defs.c, 2927 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0CB0	0xF7FFFE58  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2928 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x0CB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CB8	0xB001    ADD	SP, SP, #4
0x0CBA	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x0C4C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x0C4E	0x4802    LDR	R0, [PC, #8]
0x0C50	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x0C52	0xB001    ADD	SP, SP, #4
0x0C54	0x4770    BX	LR
0x0C56	0xBF00    NOP
0x0C58	0x00AC2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1E7C	0xB083    SUB	SP, SP, #12
0x1E7E	0xF8CDE000  STR	LR, [SP, #0]
0x1E82	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x1E84	0x4B1C    LDR	R3, [PC, #112]
0x1E86	0x881B    LDRH	R3, [R3, #0]
0x1E88	0x4299    CMP	R1, R3
0x1E8A	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x1E8C	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1E8E	0x4B1B    LDR	R3, [PC, #108]
0x1E90	0x881B    LDRH	R3, [R3, #0]
0x1E92	0x429A    CMP	R2, R3
0x1E94	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x1E96	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1E98	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x1E9A	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x1E9E	0xB288    UXTH	R0, R1
0x1EA0	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x1EA2	0xF7FFF8DB  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x1EA6	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x1EAA	0x9B02    LDR	R3, [SP, #8]
0x1EAC	0x181B    ADDS	R3, R3, R0
0x1EAE	0x781B    LDRB	R3, [R3, #0]
0x1EB0	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x1EB2	0x4B13    LDR	R3, [PC, #76]
0x1EB4	0x781B    LDRB	R3, [R3, #0]
0x1EB6	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x1EB8	0x9B02    LDR	R3, [SP, #8]
0x1EBA	0x181B    ADDS	R3, R3, R0
0x1EBC	0x781B    LDRB	R3, [R3, #0]
0x1EBE	0xF8AD0004  STRH	R0, [SP, #4]
0x1EC2	0xB298    UXTH	R0, R3
0x1EC4	0xF7FEFF14  BL	__Lib_TFT__TFT_Write_Char_E+0
0x1EC8	0xF8BD0004  LDRH	R0, [SP, #4]
0x1ECC	0x1C41    ADDS	R1, R0, #1
0x1ECE	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x1ED0	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x1ED2	0x9B02    LDR	R3, [SP, #8]
0x1ED4	0x181B    ADDS	R3, R3, R0
0x1ED6	0x781B    LDRB	R3, [R3, #0]
0x1ED8	0xF8AD0004  STRH	R0, [SP, #4]
0x1EDC	0xB298    UXTH	R0, R3
0x1EDE	0xF7FEFD8F  BL	__Lib_TFT__TFT_Write_Char+0
0x1EE2	0xF8BD0004  LDRH	R0, [SP, #4]
0x1EE6	0x1C41    ADDS	R1, R0, #1
0x1EE8	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x1EEA	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x1EEC	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x1EEE	0xF8DDE000  LDR	LR, [SP, #0]
0x1EF2	0xB003    ADD	SP, SP, #12
0x1EF4	0x4770    BX	LR
0x1EF6	0xBF00    NOP
0x1EF8	0x00C82000  	_TFT_DISP_WIDTH+0
0x1EFC	0x00CA2000  	_TFT_DISP_HEIGHT+0
0x1F00	0x00D92000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x0CF0	0xB08B    SUB	SP, SP, #44
0x0CF2	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x0CF6	0xF2400100  MOVW	R1, #0
0x0CFA	0xF8AD1026  STRH	R1, [SP, #38]
0x0CFE	0x2100    MOVS	R1, #0
0x0D00	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x0D04	0x49B5    LDR	R1, [PC, #724]
0x0D06	0x8809    LDRH	R1, [R1, #0]
0x0D08	0x4288    CMP	R0, R1
0x0D0A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x0D0C	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x0D0E	0x49B4    LDR	R1, [PC, #720]
0x0D10	0x8809    LDRH	R1, [R1, #0]
0x0D12	0x4288    CMP	R0, R1
0x0D14	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x0D16	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x0D18	0x49B0    LDR	R1, [PC, #704]
0x0D1A	0x8809    LDRH	R1, [R1, #0]
0x0D1C	0x1A41    SUB	R1, R0, R1
0x0D1E	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x0D20	0x008A    LSLS	R2, R1, #2
0x0D22	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x0D24	0x49AF    LDR	R1, [PC, #700]
0x0D26	0x6809    LDR	R1, [R1, #0]
0x0D28	0x3108    ADDS	R1, #8
0x0D2A	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x0D2C	0x4608    MOV	R0, R1
0x0D2E	0x2104    MOVS	R1, #4
0x0D30	0xF7FFFC5E  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x0D34	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x0D36	0x7803    LDRB	R3, [R0, #0]
0x0D38	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3388 :: 		
0x0D3C	0x1C41    ADDS	R1, R0, #1
0x0D3E	0x7809    LDRB	R1, [R1, #0]
0x0D40	0xB2CA    UXTB	R2, R1
0x0D42	0x1C81    ADDS	R1, R0, #2
0x0D44	0x7809    LDRB	R1, [R1, #0]
0x0D46	0x0209    LSLS	R1, R1, #8
0x0D48	0x1852    ADDS	R2, R2, R1
0x0D4A	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x0D4C	0x7809    LDRB	R1, [R1, #0]
0x0D4E	0x0409    LSLS	R1, R1, #16
0x0D50	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x0D52	0x49A4    LDR	R1, [PC, #656]
0x0D54	0x6809    LDR	R1, [R1, #0]
0x0D56	0x1889    ADDS	R1, R1, R2
0x0D58	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x0D5A	0x08DA    LSRS	R2, R3, #3
0x0D5C	0xB2D2    UXTB	R2, R2
0x0D5E	0x49A3    LDR	R1, [PC, #652]
0x0D60	0x8809    LDRH	R1, [R1, #0]
0x0D62	0x4351    MULS	R1, R2, R1
0x0D64	0xB289    UXTH	R1, R1
0x0D66	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x0D68	0xF0030107  AND	R1, R3, #7
0x0D6C	0xB2C9    UXTB	R1, R1
0x0D6E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x0D70	0x499E    LDR	R1, [PC, #632]
0x0D72	0x880A    LDRH	R2, [R1, #0]
0x0D74	0x9906    LDR	R1, [SP, #24]
0x0D76	0x1889    ADDS	R1, R1, R2
0x0D78	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x0D7A	0x9906    LDR	R1, [SP, #24]
0x0D7C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x0D7E	0xAC05    ADD	R4, SP, #20
0x0D80	0x4622    MOV	R2, R4
0x0D82	0x9906    LDR	R1, [SP, #24]
0x0D84	0x9804    LDR	R0, [SP, #16]
0x0D86	0x4C9A    LDR	R4, [PC, #616]
0x0D88	0x6824    LDR	R4, [R4, #0]
0x0D8A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0D8C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x0D8E	0x9A05    LDR	R2, [SP, #20]
0x0D90	0x9904    LDR	R1, [SP, #16]
0x0D92	0x1889    ADDS	R1, R1, R2
0x0D94	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x0D96	0x9A05    LDR	R2, [SP, #20]
0x0D98	0x9906    LDR	R1, [SP, #24]
0x0D9A	0x1A89    SUB	R1, R1, R2
0x0D9C	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x0D9E	0x2100    MOVS	R1, #0
0x0DA0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x0DA2	0x4994    LDR	R1, [PC, #592]
0x0DA4	0x7809    LDRB	R1, [R1, #0]
0x0DA6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x0DA8	0x4992    LDR	R1, [PC, #584]
0x0DAA	0x7809    LDRB	R1, [R1, #0]
0x0DAC	0x2902    CMP	R1, #2
0x0DAE	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x0DB0	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x0DB2	0x4991    LDR	R1, [PC, #580]
0x0DB4	0x8809    LDRH	R1, [R1, #0]
0x0DB6	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0DBA	0x2100    MOVS	R1, #0
0x0DBC	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0DC0	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x0DC2	0x498A    LDR	R1, [PC, #552]
0x0DC4	0x880A    LDRH	R2, [R1, #0]
0x0DC6	0xF89D1009  LDRB	R1, [SP, #9]
0x0DCA	0x4291    CMP	R1, R2
0x0DCC	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x0DD0	0x498A    LDR	R1, [PC, #552]
0x0DD2	0x8809    LDRH	R1, [R1, #0]
0x0DD4	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3405 :: 		
0x0DD8	0x2100    MOVS	R1, #0
0x0DDA	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0DDE	0x2100    MOVS	R1, #0
0x0DE0	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0DE4	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x0DE6	0xF89D2024  LDRB	R2, [SP, #36]
0x0DEA	0xF89D1008  LDRB	R1, [SP, #8]
0x0DEE	0x4291    CMP	R1, R2
0x0DF0	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x0DF2	0xF89D100C  LDRB	R1, [SP, #12]
0x0DF6	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x0DF8	0x9907    LDR	R1, [SP, #28]
0x0DFA	0x1C49    ADDS	R1, R1, #1
0x0DFC	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x0DFE	0x9A08    LDR	R2, [SP, #32]
0x0E00	0x9905    LDR	R1, [SP, #20]
0x0E02	0x4291    CMP	R1, R2
0x0E04	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x0E06	0x9A05    LDR	R2, [SP, #20]
0x0E08	0x9907    LDR	R1, [SP, #28]
0x0E0A	0x4291    CMP	R1, R2
0x0E0C	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x0E0E	0x2101    MOVS	R1, #1
0x0E10	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x0E12	0xAC05    ADD	R4, SP, #20
0x0E14	0x4622    MOV	R2, R4
0x0E16	0x9906    LDR	R1, [SP, #24]
0x0E18	0x9804    LDR	R0, [SP, #16]
0x0E1A	0x4C75    LDR	R4, [PC, #468]
0x0E1C	0x6824    LDR	R4, [R4, #0]
0x0E1E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0E20	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x0E22	0x9906    LDR	R1, [SP, #24]
0x0E24	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x0E26	0x9A05    LDR	R2, [SP, #20]
0x0E28	0x9904    LDR	R1, [SP, #16]
0x0E2A	0x1889    ADDS	R1, R1, R2
0x0E2C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x0E2E	0x9A05    LDR	R2, [SP, #20]
0x0E30	0x9906    LDR	R1, [SP, #24]
0x0E32	0x1A89    SUB	R1, R1, R2
0x0E34	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0E36	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x0E38	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x0E3A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0E3C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x0E3E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x0E40	0x7801    LDRB	R1, [R0, #0]
0x0E42	0xF88D1028  STRB	R1, [SP, #40]
0x0E46	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x0E48	0x2101    MOVS	R1, #1
0x0E4A	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x0E4E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x0E50	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x0E52	0xF89D200C  LDRB	R2, [SP, #12]
0x0E56	0xF89D1028  LDRB	R1, [SP, #40]
0x0E5A	0x4011    ANDS	R1, R2
0x0E5C	0xB2C9    UXTB	R1, R1
0x0E5E	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x0E60	0x4967    LDR	R1, [PC, #412]
0x0E62	0x8809    LDRH	R1, [R1, #0]
0x0E64	0x9001    STR	R0, [SP, #4]
0x0E66	0xB28A    UXTH	R2, R1
0x0E68	0xF8BD100A  LDRH	R1, [SP, #10]
0x0E6C	0xF8BD0026  LDRH	R0, [SP, #38]
0x0E70	0xF7FFFBF0  BL	_TFT_Dot+0
0x0E74	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x0E76	0xF8BD1026  LDRH	R1, [SP, #38]
0x0E7A	0x1C49    ADDS	R1, R1, #1
0x0E7C	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3427 :: 		
0x0E80	0xF89D100C  LDRB	R1, [SP, #12]
0x0E84	0x0049    LSLS	R1, R1, #1
0x0E86	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0E8A	0xF89D1008  LDRB	R1, [SP, #8]
0x0E8E	0x1C49    ADDS	R1, R1, #1
0x0E90	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x0E94	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0E96	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x0E98	0xF8BD100A  LDRH	R1, [SP, #10]
0x0E9C	0x1C49    ADDS	R1, R1, #1
0x0E9E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0EA2	0xF89D1009  LDRB	R1, [SP, #9]
0x0EA6	0x1C49    ADDS	R1, R1, #1
0x0EA8	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x0EAC	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0EAE	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x0EB0	0x4950    LDR	R1, [PC, #320]
0x0EB2	0x7809    LDRB	R1, [R1, #0]
0x0EB4	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x0EB6	0xF8BD1026  LDRH	R1, [SP, #38]
0x0EBA	0x1C4A    ADDS	R2, R1, #1
0x0EBC	0x494F    LDR	R1, [PC, #316]
0x0EBE	0x800A    STRH	R2, [R1, #0]
0x0EC0	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x0EC2	0xF8BD200A  LDRH	R2, [SP, #10]
0x0EC6	0x494C    LDR	R1, [PC, #304]
0x0EC8	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x0ECA	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x0ECC	0x494B    LDR	R1, [PC, #300]
0x0ECE	0x8809    LDRH	R1, [R1, #0]
0x0ED0	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x0ED4	0x2100    MOVS	R1, #0
0x0ED6	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0EDA	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x0EDC	0x4943    LDR	R1, [PC, #268]
0x0EDE	0x880A    LDRH	R2, [R1, #0]
0x0EE0	0xF89D1009  LDRB	R1, [SP, #9]
0x0EE4	0x4291    CMP	R1, R2
0x0EE6	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x0EEA	0x4943    LDR	R1, [PC, #268]
0x0EEC	0x8809    LDRH	R1, [R1, #0]
0x0EEE	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3440 :: 		
0x0EF2	0x2100    MOVS	R1, #0
0x0EF4	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x0EF8	0x2100    MOVS	R1, #0
0x0EFA	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0EFE	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x0F00	0xF89D2024  LDRB	R2, [SP, #36]
0x0F04	0xF89D1008  LDRB	R1, [SP, #8]
0x0F08	0x4291    CMP	R1, R2
0x0F0A	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x0F0C	0xF89D100C  LDRB	R1, [SP, #12]
0x0F10	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x0F12	0x9907    LDR	R1, [SP, #28]
0x0F14	0x1C49    ADDS	R1, R1, #1
0x0F16	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x0F18	0x9A08    LDR	R2, [SP, #32]
0x0F1A	0x9905    LDR	R1, [SP, #20]
0x0F1C	0x4291    CMP	R1, R2
0x0F1E	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x0F20	0x9A05    LDR	R2, [SP, #20]
0x0F22	0x9907    LDR	R1, [SP, #28]
0x0F24	0x4291    CMP	R1, R2
0x0F26	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x0F28	0x2101    MOVS	R1, #1
0x0F2A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x0F2C	0xAC05    ADD	R4, SP, #20
0x0F2E	0x4622    MOV	R2, R4
0x0F30	0x9906    LDR	R1, [SP, #24]
0x0F32	0x9804    LDR	R0, [SP, #16]
0x0F34	0x4C2E    LDR	R4, [PC, #184]
0x0F36	0x6824    LDR	R4, [R4, #0]
0x0F38	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0F3A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x0F3C	0x9906    LDR	R1, [SP, #24]
0x0F3E	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x0F40	0x9A05    LDR	R2, [SP, #20]
0x0F42	0x9904    LDR	R1, [SP, #16]
0x0F44	0x1889    ADDS	R1, R1, R2
0x0F46	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x0F48	0x9A05    LDR	R2, [SP, #20]
0x0F4A	0x9906    LDR	R1, [SP, #24]
0x0F4C	0x1A89    SUB	R1, R1, R2
0x0F4E	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0F50	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x0F52	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x0F54	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0F56	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x0F58	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x0F5A	0x7801    LDRB	R1, [R0, #0]
0x0F5C	0xF88D1028  STRB	R1, [SP, #40]
0x0F60	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x0F62	0x2101    MOVS	R1, #1
0x0F64	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x0F68	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x0F6A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x0F6C	0xF89D200C  LDRB	R2, [SP, #12]
0x0F70	0xF89D1028  LDRB	R1, [SP, #40]
0x0F74	0x4011    ANDS	R1, R2
0x0F76	0xB2C9    UXTB	R1, R1
0x0F78	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x0F7A	0x4921    LDR	R1, [PC, #132]
0x0F7C	0x8809    LDRH	R1, [R1, #0]
0x0F7E	0x9001    STR	R0, [SP, #4]
0x0F80	0xB28A    UXTH	R2, R1
0x0F82	0xF8BD1026  LDRH	R1, [SP, #38]
0x0F86	0xF8BD000A  LDRH	R0, [SP, #10]
0x0F8A	0xF7FFFB63  BL	_TFT_Dot+0
0x0F8E	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x0F90	0xF8BD1026  LDRH	R1, [SP, #38]
0x0F94	0x1E49    SUBS	R1, R1, #1
0x0F96	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3462 :: 		
0x0F9A	0xF89D100C  LDRB	R1, [SP, #12]
0x0F9E	0x0049    LSLS	R1, R1, #1
0x0FA0	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x0FA4	0xF89D1008  LDRB	R1, [SP, #8]
0x0FA8	0x1C49    ADDS	R1, R1, #1
0x0FAA	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x0FAE	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0FB0	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x0FB2	0xF8BD100A  LDRH	R1, [SP, #10]
0x0FB6	0x1C49    ADDS	R1, R1, #1
0x0FB8	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x0FBC	0xF89D1009  LDRB	R1, [SP, #9]
0x0FC0	0x1C49    ADDS	R1, R1, #1
0x0FC2	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x0FC6	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0FC8	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x0FCA	0xF8BD1026  LDRH	R1, [SP, #38]
0x0FCE	0x1E4A    SUBS	R2, R1, #1
0x0FD0	0x4909    LDR	R1, [PC, #36]
0x0FD2	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x0FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD8	0xB00B    ADD	SP, SP, #44
0x0FDA	0x4770    BX	LR
0x0FDC	0x00D02000  	__Lib_TFT__fontFirstChar+0
0x0FE0	0x00D22000  	__Lib_TFT__fontLastChar+0
0x0FE4	0x00F02000  	__Lib_TFT_activeExtFont+0
0x0FE8	0x00E22000  	__Lib_TFT_headerBuffer+0
0x0FEC	0x00DC2000  	__Lib_TFT__fontHeight+0
0x0FF0	0x00EC2000  	_TFT_Get_Ext_Data_Ptr+0
0x0FF4	0x00D82000  	__Lib_TFT_FontOrientation+0
0x0FF8	0x00DA2000  	__Lib_TFT_y_cord+0
0x0FFC	0x00DE2000  	__Lib_TFT_x_cord+0
0x1000	0x00E02000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x05F0	0xB085    SUB	SP, SP, #20
0x05F2	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x05F6	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x05F8	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x05FA	0x2900    CMP	R1, #0
0x05FC	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x05FE	0xAC04    ADD	R4, SP, #16
0x0600	0x9301    STR	R3, [SP, #4]
0x0602	0xF8AD1008  STRH	R1, [SP, #8]
0x0606	0x9503    STR	R5, [SP, #12]
0x0608	0x4622    MOV	R2, R4
0x060A	0x4618    MOV	R0, R3
0x060C	0x4C10    LDR	R4, [PC, #64]
0x060E	0x6824    LDR	R4, [R4, #0]
0x0610	0x47A0    BLX	R4
0x0612	0x9D03    LDR	R5, [SP, #12]
0x0614	0xF8BD1008  LDRH	R1, [SP, #8]
0x0618	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x061A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x061C	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x061E	0xF8BD2010  LDRH	R2, [SP, #16]
0x0622	0x4290    CMP	R0, R2
0x0624	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x0626	0x7822    LDRB	R2, [R4, #0]
0x0628	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x062A	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x062C	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x062E	0x1C40    ADDS	R0, R0, #1
0x0630	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0632	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x0634	0xF8BD2010  LDRH	R2, [SP, #16]
0x0638	0x1A89    SUB	R1, R1, R2
0x063A	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x063C	0xF8BD2010  LDRH	R2, [SP, #16]
0x0640	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0642	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x0644	0xF8DDE000  LDR	LR, [SP, #0]
0x0648	0xB005    ADD	SP, SP, #20
0x064A	0x4770    BX	LR
0x064C	0x00E22000  	__Lib_TFT_headerBuffer+0
0x0650	0x00EC2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0654	0xB082    SUB	SP, SP, #8
0x0656	0xF8CDE000  STR	LR, [SP, #0]
0x065A	0xF8AD2004  STRH	R2, [SP, #4]
0x065E	0xB20A    SXTH	R2, R1
0x0660	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x0662	0x2900    CMP	R1, #0
0x0664	0xDB04    BLT	L__TFT_Dot949
0x0666	0x4B17    LDR	R3, [PC, #92]
0x0668	0x881B    LDRH	R3, [R3, #0]
0x066A	0x4299    CMP	R1, R3
0x066C	0xD200    BCS	L__TFT_Dot948
0x066E	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x0670	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0672	0x2A00    CMP	R2, #0
0x0674	0xDB04    BLT	L__TFT_Dot951
0x0676	0x4B14    LDR	R3, [PC, #80]
0x0678	0x881B    LDRH	R3, [R3, #0]
0x067A	0x429A    CMP	R2, R3
0x067C	0xD200    BCS	L__TFT_Dot950
0x067E	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x0680	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0682	0x2400    MOVS	R4, #0
0x0684	0xB264    SXTB	R4, R4
0x0686	0x4B11    LDR	R3, [PC, #68]
0x0688	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x068A	0xF000FADF  BL	__Lib_TFT_Is_SSD1963_Set+0
0x068E	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x0690	0xB293    UXTH	R3, R2
0x0692	0xB28A    UXTH	R2, R1
0x0694	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0696	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0698	0x4C0D    LDR	R4, [PC, #52]
0x069A	0x6824    LDR	R4, [R4, #0]
0x069C	0x47A0    BLX	R4
0x069E	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06A0	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x06A2	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x06A4	0x4C0B    LDR	R4, [PC, #44]
0x06A6	0x6824    LDR	R4, [R4, #0]
0x06A8	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x06AA	0xF8BD0004  LDRH	R0, [SP, #4]
0x06AE	0x4C0A    LDR	R4, [PC, #40]
0x06B0	0x6824    LDR	R4, [R4, #0]
0x06B2	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x06B4	0x2401    MOVS	R4, #1
0x06B6	0xB264    SXTB	R4, R4
0x06B8	0x4B04    LDR	R3, [PC, #16]
0x06BA	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x06BC	0xF8DDE000  LDR	LR, [SP, #0]
0x06C0	0xB002    ADD	SP, SP, #8
0x06C2	0x4770    BX	LR
0x06C4	0x00C82000  	_TFT_DISP_WIDTH+0
0x06C8	0x00CA2000  	_TFT_DISP_HEIGHT+0
0x06CC	0x01BC4223  	TFT_CS+0
0x06D0	0x00CC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x06D4	0x00B42000  	_TFT_Set_Address_Ptr+0
0x06D8	0x00B82000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x0A00	0xB086    SUB	SP, SP, #24
0x0A02	0xF8CDE000  STR	LR, [SP, #0]
0x0A06	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x0A08	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x0A0C	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x0A0E	0x4972    LDR	R1, [PC, #456]
0x0A10	0x7809    LDRB	R1, [R1, #0]
0x0A12	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x0A14	0x4971    LDR	R1, [PC, #452]
0x0A16	0x2200    MOVS	R2, #0
0x0A18	0x4608    MOV	R0, R1
0x0A1A	0xF2400100  MOVW	R1, #0
0x0A1E	0xF001F959  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x0A22	0x2201    MOVS	R2, #1
0x0A24	0x496C    LDR	R1, [PC, #432]
0x0A26	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x0A28	0x496D    LDR	R1, [PC, #436]
0x0A2A	0x8809    LDRH	R1, [R1, #0]
0x0A2C	0x428F    CMP	R7, R1
0x0A2E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x0A30	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0A32	0x496C    LDR	R1, [PC, #432]
0x0A34	0x8809    LDRH	R1, [R1, #0]
0x0A36	0x428F    CMP	R7, R1
0x0A38	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x0A3A	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0A3C	0x4968    LDR	R1, [PC, #416]
0x0A3E	0x8809    LDRH	R1, [R1, #0]
0x0A40	0x1A79    SUB	R1, R7, R1
0x0A42	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x0A44	0x008A    LSLS	R2, R1, #2
0x0A46	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x0A48	0x4C67    LDR	R4, [PC, #412]
0x0A4A	0x6821    LDR	R1, [R4, #0]
0x0A4C	0x3108    ADDS	R1, #8
0x0A4E	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x0A50	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x0A52	0x1C59    ADDS	R1, R3, #1
0x0A54	0x7809    LDRB	R1, [R1, #0]
0x0A56	0xB2CA    UXTB	R2, R1
0x0A58	0x1C99    ADDS	R1, R3, #2
0x0A5A	0x7809    LDRB	R1, [R1, #0]
0x0A5C	0x0209    LSLS	R1, R1, #8
0x0A5E	0x1852    ADDS	R2, R2, R1
0x0A60	0x1CD9    ADDS	R1, R3, #3
0x0A62	0x7809    LDRB	R1, [R1, #0]
0x0A64	0x0409    LSLS	R1, R1, #16
0x0A66	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x0A68	0x4621    MOV	R1, R4
0x0A6A	0x6809    LDR	R1, [R1, #0]
0x0A6C	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x0A6E	0x495F    LDR	R1, [PC, #380]
0x0A70	0x7809    LDRB	R1, [R1, #0]
0x0A72	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x0A74	0x495D    LDR	R1, [PC, #372]
0x0A76	0x7809    LDRB	R1, [R1, #0]
0x0A78	0x2902    CMP	R1, #2
0x0A7A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x0A7C	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x0A7E	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x0A80	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x0A82	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0A84	0x46A0    MOV	R8, R4
0x0A86	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x0A88	0x495A    LDR	R1, [PC, #360]
0x0A8A	0x8809    LDRH	R1, [R1, #0]
0x0A8C	0x428A    CMP	R2, R1
0x0A8E	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x0A90	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x0A92	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x0A94	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x0A96	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0A98	0x4284    CMP	R4, R0
0x0A9A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x0A9C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x0A9E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0AA2	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x0AA6	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x0AA8	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0AAA	0xEA060107  AND	R1, R6, R7, LSL #0
0x0AAE	0xB2C9    UXTB	R1, R1
0x0AB0	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x0AB2	0x4952    LDR	R1, [PC, #328]
0x0AB4	0x8809    LDRH	R1, [R1, #0]
0x0AB6	0xF88D6004  STRB	R6, [SP, #4]
0x0ABA	0xF8CD8008  STR	R8, [SP, #8]
0x0ABE	0xF88D700C  STRB	R7, [SP, #12]
0x0AC2	0xF88D200D  STRB	R2, [SP, #13]
0x0AC6	0xF8AD300E  STRH	R3, [SP, #14]
0x0ACA	0xF88D0010  STRB	R0, [SP, #16]
0x0ACE	0xF8AD5012  STRH	R5, [SP, #18]
0x0AD2	0xF88D4014  STRB	R4, [SP, #20]
0x0AD6	0xB28A    UXTH	R2, R1
0x0AD8	0xB219    SXTH	R1, R3
0x0ADA	0xB228    SXTH	R0, R5
0x0ADC	0xF7FFFDBA  BL	_TFT_Dot+0
0x0AE0	0xF89D4014  LDRB	R4, [SP, #20]
0x0AE4	0xF8BD5012  LDRH	R5, [SP, #18]
0x0AE8	0xF89D0010  LDRB	R0, [SP, #16]
0x0AEC	0xF8BD300E  LDRH	R3, [SP, #14]
0x0AF0	0xF89D200D  LDRB	R2, [SP, #13]
0x0AF4	0xF89D700C  LDRB	R7, [SP, #12]
0x0AF8	0xF8DD8008  LDR	R8, [SP, #8]
0x0AFC	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x0B00	0x1C6D    ADDS	R5, R5, #1
0x0B02	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x0B04	0x0079    LSLS	R1, R7, #1
0x0B06	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x0B08	0x1C64    ADDS	R4, R4, #1
0x0B0A	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0B0C	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x0B0E	0x1C5B    ADDS	R3, R3, #1
0x0B10	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x0B12	0x1C52    ADDS	R2, R2, #1
0x0B14	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x0B16	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x0B18	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x0B1A	0x4934    LDR	R1, [PC, #208]
0x0B1C	0x7809    LDRB	R1, [R1, #0]
0x0B1E	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x0B20	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x0B22	0x4935    LDR	R1, [PC, #212]
0x0B24	0x800A    STRH	R2, [R1, #0]
0x0B26	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x0B28	0x4931    LDR	R1, [PC, #196]
0x0B2A	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x0B2C	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x0B2E	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x0B30	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x0B32	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x0B34	0x492F    LDR	R1, [PC, #188]
0x0B36	0x8809    LDRH	R1, [R1, #0]
0x0B38	0x428A    CMP	R2, R1
0x0B3A	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x0B3C	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x0B3E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x0B40	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x0B42	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0B44	0x46A0    MOV	R8, R4
0x0B46	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0B48	0x4284    CMP	R4, R0
0x0B4A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x0B4C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x0B4E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0B52	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x0B56	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x0B58	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0B5A	0xEA060107  AND	R1, R6, R7, LSL #0
0x0B5E	0xB2C9    UXTB	R1, R1
0x0B60	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x0B62	0x4926    LDR	R1, [PC, #152]
0x0B64	0x8809    LDRH	R1, [R1, #0]
0x0B66	0xF88D6004  STRB	R6, [SP, #4]
0x0B6A	0xF8CD8008  STR	R8, [SP, #8]
0x0B6E	0xF88D700C  STRB	R7, [SP, #12]
0x0B72	0xF88D200D  STRB	R2, [SP, #13]
0x0B76	0xF8AD300E  STRH	R3, [SP, #14]
0x0B7A	0xF88D0010  STRB	R0, [SP, #16]
0x0B7E	0xF8AD5012  STRH	R5, [SP, #18]
0x0B82	0xF88D4014  STRB	R4, [SP, #20]
0x0B86	0xB28A    UXTH	R2, R1
0x0B88	0xB229    SXTH	R1, R5
0x0B8A	0xB218    SXTH	R0, R3
0x0B8C	0xF7FFFD62  BL	_TFT_Dot+0
0x0B90	0xF89D4014  LDRB	R4, [SP, #20]
0x0B94	0xF8BD5012  LDRH	R5, [SP, #18]
0x0B98	0xF89D0010  LDRB	R0, [SP, #16]
0x0B9C	0xF8BD300E  LDRH	R3, [SP, #14]
0x0BA0	0xF89D200D  LDRB	R2, [SP, #13]
0x0BA4	0xF89D700C  LDRB	R7, [SP, #12]
0x0BA8	0xF8DD8008  LDR	R8, [SP, #8]
0x0BAC	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x0BB0	0x1E6D    SUBS	R5, R5, #1
0x0BB2	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x0BB4	0x0079    LSLS	R1, R7, #1
0x0BB6	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x0BB8	0x1C64    ADDS	R4, R4, #1
0x0BBA	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0BBC	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x0BBE	0x1C5B    ADDS	R3, R3, #1
0x0BC0	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x0BC2	0x1C52    ADDS	R2, R2, #1
0x0BC4	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0BC6	0x4644    MOV	R4, R8
0x0BC8	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x0BCA	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x0BCC	0x4908    LDR	R1, [PC, #32]
0x0BCE	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x0BD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD4	0xB006    ADD	SP, SP, #24
0x0BD6	0x4770    BX	LR
0x0BD8	0x00AD2000  	__Lib_TFT_FontInitialized+0
0x0BDC	0x23000000  	_TFT_defaultFont+0
0x0BE0	0x00D02000  	__Lib_TFT__fontFirstChar+0
0x0BE4	0x00D22000  	__Lib_TFT__fontLastChar+0
0x0BE8	0x00D42000  	__Lib_TFT__font+0
0x0BEC	0x00D82000  	__Lib_TFT_FontOrientation+0
0x0BF0	0x00DA2000  	__Lib_TFT_y_cord+0
0x0BF4	0x00DC2000  	__Lib_TFT__fontHeight+0
0x0BF8	0x00DE2000  	__Lib_TFT_x_cord+0
0x0BFC	0x00E02000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_fingerprint_reset_default:
;fingerprint.c, 101 :: 		void fingerprint_reset_default()
0x1690	0xB081    SUB	SP, SP, #4
0x1692	0xF8CDE000  STR	LR, [SP, #0]
;fingerprint.c, 104 :: 		CS_PIN = 0;
0x1696	0x2100    MOVS	R1, #0
0x1698	0xB249    SXTB	R1, R1
0x169A	0x482C    LDR	R0, [PC, #176]
0x169C	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 105 :: 		delay_ms(10);
0x169E	0xF24D47BF  MOVW	R7, #54463
0x16A2	0xF2C00701  MOVT	R7, #1
0x16A6	0xBF00    NOP
0x16A8	0xBF00    NOP
L_fingerprint_reset_default43:
0x16AA	0x1E7F    SUBS	R7, R7, #1
0x16AC	0xD1FD    BNE	L_fingerprint_reset_default43
0x16AE	0xBF00    NOP
0x16B0	0xBF00    NOP
0x16B2	0xBF00    NOP
;fingerprint.c, 106 :: 		Spi_Write(FP_RESET_DEFAULT);
0x16B4	0x2030    MOVS	R0, #48
0x16B6	0xF7FFF997  BL	_SPI_Write+0
;fingerprint.c, 107 :: 		delay_ms(20);
0x16BA	0xF64A177F  MOVW	R7, #43391
0x16BE	0xF2C00703  MOVT	R7, #3
L_fingerprint_reset_default45:
0x16C2	0x1E7F    SUBS	R7, R7, #1
0x16C4	0xD1FD    BNE	L_fingerprint_reset_default45
0x16C6	0xBF00    NOP
0x16C8	0xBF00    NOP
0x16CA	0xBF00    NOP
0x16CC	0xBF00    NOP
0x16CE	0xBF00    NOP
;fingerprint.c, 108 :: 		CS_PIN = 1;
0x16D0	0x2101    MOVS	R1, #1
0x16D2	0xB249    SXTB	R1, R1
0x16D4	0x481D    LDR	R0, [PC, #116]
0x16D6	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 109 :: 		delay_ms(1000);
0x16D8	0xF64127FF  MOVW	R7, #6911
0x16DC	0xF2C007B7  MOVT	R7, #183
L_fingerprint_reset_default47:
0x16E0	0x1E7F    SUBS	R7, R7, #1
0x16E2	0xD1FD    BNE	L_fingerprint_reset_default47
0x16E4	0xBF00    NOP
0x16E6	0xBF00    NOP
0x16E8	0xBF00    NOP
0x16EA	0xBF00    NOP
0x16EC	0xBF00    NOP
;fingerprint.c, 111 :: 		temp_spi_buffer= 0;
; temp_spi_buffer start address is: 0 (R0)
0x16EE	0x2000    MOVS	R0, #0
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 113 :: 		while ( temp_spi_buffer != 1 )
L_fingerprint_reset_default49:
; temp_spi_buffer start address is: 0 (R0)
0x16F0	0x2801    CMP	R0, #1
0x16F2	0xD026    BEQ	L_fingerprint_reset_default50
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 115 :: 		CS_PIN = 0;
0x16F4	0x2100    MOVS	R1, #0
0x16F6	0xB249    SXTB	R1, R1
0x16F8	0x4814    LDR	R0, [PC, #80]
0x16FA	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 116 :: 		delay_ms(10);
0x16FC	0xF24D47BF  MOVW	R7, #54463
0x1700	0xF2C00701  MOVT	R7, #1
0x1704	0xBF00    NOP
0x1706	0xBF00    NOP
L_fingerprint_reset_default51:
0x1708	0x1E7F    SUBS	R7, R7, #1
0x170A	0xD1FD    BNE	L_fingerprint_reset_default51
0x170C	0xBF00    NOP
0x170E	0xBF00    NOP
0x1710	0xBF00    NOP
;fingerprint.c, 117 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x1712	0x2041    MOVS	R0, #65
0x1714	0xF7FFFA8E  BL	_SPI_Read+0
;fingerprint.c, 118 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x1718	0x2041    MOVS	R0, #65
0x171A	0xF7FFFA8B  BL	_SPI_Read+0
; temp_spi_buffer start address is: 8 (R2)
0x171E	0xB2C2    UXTB	R2, R0
;fingerprint.c, 119 :: 		CS_PIN = 1;
0x1720	0x2101    MOVS	R1, #1
0x1722	0xB249    SXTB	R1, R1
0x1724	0x4809    LDR	R0, [PC, #36]
0x1726	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 120 :: 		delay_ms(1000);
0x1728	0xF64127FF  MOVW	R7, #6911
0x172C	0xF2C007B7  MOVT	R7, #183
L_fingerprint_reset_default53:
0x1730	0x1E7F    SUBS	R7, R7, #1
0x1732	0xD1FD    BNE	L_fingerprint_reset_default53
0x1734	0xBF00    NOP
0x1736	0xBF00    NOP
0x1738	0xBF00    NOP
0x173A	0xBF00    NOP
0x173C	0xBF00    NOP
;fingerprint.c, 121 :: 		}
0x173E	0xB2D0    UXTB	R0, R2
; temp_spi_buffer end address is: 8 (R2)
0x1740	0xE7D6    B	L_fingerprint_reset_default49
L_fingerprint_reset_default50:
;fingerprint.c, 122 :: 		}
L_end_fingerprint_reset_default:
0x1742	0xF8DDE000  LDR	LR, [SP, #0]
0x1746	0xB001    ADD	SP, SP, #4
0x1748	0x4770    BX	LR
0x174A	0xBF00    NOP
0x174C	0x81B44222  	CS_PIN+0
; end of _fingerprint_reset_default
_SPI_Write:
;__Lib_SPI_123.c, 160 :: 		
; data_out start address is: 0 (R0)
0x09E8	0xB081    SUB	SP, SP, #4
0x09EA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 161 :: 		
; data_out end address is: 0 (R0)
0x09EE	0x4C03    LDR	R4, [PC, #12]
0x09F0	0x6824    LDR	R4, [R4, #0]
0x09F2	0x47A0    BLX	R4
;__Lib_SPI_123.c, 162 :: 		
L_end_SPI_Write:
0x09F4	0xF8DDE000  LDR	LR, [SP, #0]
0x09F8	0xB001    ADD	SP, SP, #4
0x09FA	0x4770    BX	LR
0x09FC	0x00BC2000  	_SPI_Wr_Ptr+0
; end of _SPI_Write
_SPI_Read:
;__Lib_SPI_123.c, 156 :: 		
; buffer start address is: 0 (R0)
0x0C34	0xB081    SUB	SP, SP, #4
0x0C36	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_123.c, 157 :: 		
; buffer end address is: 0 (R0)
0x0C3A	0x4C03    LDR	R4, [PC, #12]
0x0C3C	0x6824    LDR	R4, [R4, #0]
0x0C3E	0x47A0    BLX	R4
;__Lib_SPI_123.c, 158 :: 		
L_end_SPI_Read:
0x0C40	0xF8DDE000  LDR	LR, [SP, #0]
0x0C44	0xB001    ADD	SP, SP, #4
0x0C46	0x4770    BX	LR
0x0C48	0x00C02000  	_SPI_Rd_Ptr+0
; end of _SPI_Read
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x0578	0xB081    SUB	SP, SP, #4
0x057A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x057E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0580	0x4803    LDR	R0, [PC, #12]
0x0582	0xF000F823  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x0586	0xF8DDE000  LDR	LR, [SP, #0]
0x058A	0xB001    ADD	SP, SP, #4
0x058C	0x4770    BX	LR
0x058E	0xBF00    NOP
0x0590	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0594	0xB081    SUB	SP, SP, #4
0x0596	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x059A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x059C	0x4803    LDR	R0, [PC, #12]
0x059E	0xF000F815  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x05A2	0xF8DDE000  LDR	LR, [SP, #0]
0x05A6	0xB001    ADD	SP, SP, #4
0x05A8	0x4770    BX	LR
0x05AA	0xBF00    NOP
0x05AC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x05B0	0xB081    SUB	SP, SP, #4
0x05B2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x05B6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x05B8	0x4803    LDR	R0, [PC, #12]
0x05BA	0xF000F807  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x05BE	0xF8DDE000  LDR	LR, [SP, #0]
0x05C2	0xB001    ADD	SP, SP, #4
0x05C4	0x4770    BX	LR
0x05C6	0xBF00    NOP
0x05C8	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_fingerprint_is_ready:
;fingerprint.c, 7 :: 		void fingerprint_is_ready()
0x1950	0xB081    SUB	SP, SP, #4
0x1952	0xF8CDE000  STR	LR, [SP, #0]
;fingerprint.c, 10 :: 		CS_PIN = 0;
0x1956	0x2100    MOVS	R1, #0
0x1958	0xB249    SXTB	R1, R1
0x195A	0x4826    LDR	R0, [PC, #152]
0x195C	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 11 :: 		delay_ms(10);
0x195E	0xF24D47BF  MOVW	R7, #54463
0x1962	0xF2C00701  MOVT	R7, #1
0x1966	0xBF00    NOP
0x1968	0xBF00    NOP
L_fingerprint_is_ready0:
0x196A	0x1E7F    SUBS	R7, R7, #1
0x196C	0xD1FD    BNE	L_fingerprint_is_ready0
0x196E	0xBF00    NOP
0x1970	0xBF00    NOP
0x1972	0xBF00    NOP
;fingerprint.c, 12 :: 		Spi_Write(FP_TEST);
0x1974	0x203E    MOVS	R0, #62
0x1976	0xF7FFF837  BL	_SPI_Write+0
;fingerprint.c, 13 :: 		delay_ms(20);
0x197A	0xF64A177F  MOVW	R7, #43391
0x197E	0xF2C00703  MOVT	R7, #3
L_fingerprint_is_ready2:
0x1982	0x1E7F    SUBS	R7, R7, #1
0x1984	0xD1FD    BNE	L_fingerprint_is_ready2
0x1986	0xBF00    NOP
0x1988	0xBF00    NOP
0x198A	0xBF00    NOP
0x198C	0xBF00    NOP
0x198E	0xBF00    NOP
;fingerprint.c, 14 :: 		CS_PIN = 1;
0x1990	0x2101    MOVS	R1, #1
0x1992	0xB249    SXTB	R1, R1
0x1994	0x4817    LDR	R0, [PC, #92]
0x1996	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 16 :: 		temp_spi_buffer = 0;
; temp_spi_buffer start address is: 0 (R0)
0x1998	0x2000    MOVS	R0, #0
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 18 :: 		while ( temp_spi_buffer != FP_READY )
L_fingerprint_is_ready4:
; temp_spi_buffer start address is: 0 (R0)
0x199A	0x283F    CMP	R0, #63
0x199C	0xD026    BEQ	L_fingerprint_is_ready5
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 20 :: 		CS_PIN = 0;
0x199E	0x2100    MOVS	R1, #0
0x19A0	0xB249    SXTB	R1, R1
0x19A2	0x4814    LDR	R0, [PC, #80]
0x19A4	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 21 :: 		delay_ms(10);
0x19A6	0xF24D47BF  MOVW	R7, #54463
0x19AA	0xF2C00701  MOVT	R7, #1
0x19AE	0xBF00    NOP
0x19B0	0xBF00    NOP
L_fingerprint_is_ready6:
0x19B2	0x1E7F    SUBS	R7, R7, #1
0x19B4	0xD1FD    BNE	L_fingerprint_is_ready6
0x19B6	0xBF00    NOP
0x19B8	0xBF00    NOP
0x19BA	0xBF00    NOP
;fingerprint.c, 22 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x19BC	0x2041    MOVS	R0, #65
0x19BE	0xF7FFF939  BL	_SPI_Read+0
;fingerprint.c, 23 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x19C2	0x2041    MOVS	R0, #65
0x19C4	0xF7FFF936  BL	_SPI_Read+0
; temp_spi_buffer start address is: 8 (R2)
0x19C8	0xB2C2    UXTB	R2, R0
;fingerprint.c, 24 :: 		CS_PIN = 1;
0x19CA	0x2101    MOVS	R1, #1
0x19CC	0xB249    SXTB	R1, R1
0x19CE	0x4809    LDR	R0, [PC, #36]
0x19D0	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 25 :: 		delay_ms(1000);
0x19D2	0xF64127FF  MOVW	R7, #6911
0x19D6	0xF2C007B7  MOVT	R7, #183
L_fingerprint_is_ready8:
0x19DA	0x1E7F    SUBS	R7, R7, #1
0x19DC	0xD1FD    BNE	L_fingerprint_is_ready8
0x19DE	0xBF00    NOP
0x19E0	0xBF00    NOP
0x19E2	0xBF00    NOP
0x19E4	0xBF00    NOP
0x19E6	0xBF00    NOP
;fingerprint.c, 26 :: 		}
0x19E8	0xB2D0    UXTB	R0, R2
; temp_spi_buffer end address is: 8 (R2)
0x19EA	0xE7D6    B	L_fingerprint_is_ready4
L_fingerprint_is_ready5:
;fingerprint.c, 27 :: 		}
L_end_fingerprint_is_ready:
0x19EC	0xF8DDE000  LDR	LR, [SP, #0]
0x19F0	0xB001    ADD	SP, SP, #4
0x19F2	0x4770    BX	LR
0x19F4	0x81B44222  	CS_PIN+0
; end of _fingerprint_is_ready
_fingerprint_capture_image:
;fingerprint.c, 29 :: 		void fingerprint_capture_image()
0x1890	0xB081    SUB	SP, SP, #4
0x1892	0xF8CDE000  STR	LR, [SP, #0]
;fingerprint.c, 32 :: 		CS_PIN = 0;
0x1896	0x2100    MOVS	R1, #0
0x1898	0xB249    SXTB	R1, R1
0x189A	0x482C    LDR	R0, [PC, #176]
0x189C	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 33 :: 		delay_ms(10);
0x189E	0xF24D47BF  MOVW	R7, #54463
0x18A2	0xF2C00701  MOVT	R7, #1
0x18A6	0xBF00    NOP
0x18A8	0xBF00    NOP
L_fingerprint_capture_image10:
0x18AA	0x1E7F    SUBS	R7, R7, #1
0x18AC	0xD1FD    BNE	L_fingerprint_capture_image10
0x18AE	0xBF00    NOP
0x18B0	0xBF00    NOP
0x18B2	0xBF00    NOP
;fingerprint.c, 34 :: 		Spi_Write(FP_CAPTURE);
0x18B4	0x2031    MOVS	R0, #49
0x18B6	0xF7FFF897  BL	_SPI_Write+0
;fingerprint.c, 35 :: 		delay_ms(20);
0x18BA	0xF64A177F  MOVW	R7, #43391
0x18BE	0xF2C00703  MOVT	R7, #3
L_fingerprint_capture_image12:
0x18C2	0x1E7F    SUBS	R7, R7, #1
0x18C4	0xD1FD    BNE	L_fingerprint_capture_image12
0x18C6	0xBF00    NOP
0x18C8	0xBF00    NOP
0x18CA	0xBF00    NOP
0x18CC	0xBF00    NOP
0x18CE	0xBF00    NOP
;fingerprint.c, 36 :: 		CS_PIN = 1;
0x18D0	0x2101    MOVS	R1, #1
0x18D2	0xB249    SXTB	R1, R1
0x18D4	0x481D    LDR	R0, [PC, #116]
0x18D6	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 37 :: 		delay_ms(1000);
0x18D8	0xF64127FF  MOVW	R7, #6911
0x18DC	0xF2C007B7  MOVT	R7, #183
L_fingerprint_capture_image14:
0x18E0	0x1E7F    SUBS	R7, R7, #1
0x18E2	0xD1FD    BNE	L_fingerprint_capture_image14
0x18E4	0xBF00    NOP
0x18E6	0xBF00    NOP
0x18E8	0xBF00    NOP
0x18EA	0xBF00    NOP
0x18EC	0xBF00    NOP
;fingerprint.c, 39 :: 		temp_spi_buffer= 0;
; temp_spi_buffer start address is: 0 (R0)
0x18EE	0x2000    MOVS	R0, #0
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 41 :: 		while ( temp_spi_buffer != 1 )
L_fingerprint_capture_image16:
; temp_spi_buffer start address is: 0 (R0)
0x18F0	0x2801    CMP	R0, #1
0x18F2	0xD026    BEQ	L_fingerprint_capture_image17
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 43 :: 		CS_PIN = 0;
0x18F4	0x2100    MOVS	R1, #0
0x18F6	0xB249    SXTB	R1, R1
0x18F8	0x4814    LDR	R0, [PC, #80]
0x18FA	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 44 :: 		delay_ms(10);
0x18FC	0xF24D47BF  MOVW	R7, #54463
0x1900	0xF2C00701  MOVT	R7, #1
0x1904	0xBF00    NOP
0x1906	0xBF00    NOP
L_fingerprint_capture_image18:
0x1908	0x1E7F    SUBS	R7, R7, #1
0x190A	0xD1FD    BNE	L_fingerprint_capture_image18
0x190C	0xBF00    NOP
0x190E	0xBF00    NOP
0x1910	0xBF00    NOP
;fingerprint.c, 45 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x1912	0x2041    MOVS	R0, #65
0x1914	0xF7FFF98E  BL	_SPI_Read+0
;fingerprint.c, 46 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x1918	0x2041    MOVS	R0, #65
0x191A	0xF7FFF98B  BL	_SPI_Read+0
; temp_spi_buffer start address is: 8 (R2)
0x191E	0xB2C2    UXTB	R2, R0
;fingerprint.c, 47 :: 		CS_PIN = 1;
0x1920	0x2101    MOVS	R1, #1
0x1922	0xB249    SXTB	R1, R1
0x1924	0x4809    LDR	R0, [PC, #36]
0x1926	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 48 :: 		delay_ms(1000);
0x1928	0xF64127FF  MOVW	R7, #6911
0x192C	0xF2C007B7  MOVT	R7, #183
L_fingerprint_capture_image20:
0x1930	0x1E7F    SUBS	R7, R7, #1
0x1932	0xD1FD    BNE	L_fingerprint_capture_image20
0x1934	0xBF00    NOP
0x1936	0xBF00    NOP
0x1938	0xBF00    NOP
0x193A	0xBF00    NOP
0x193C	0xBF00    NOP
;fingerprint.c, 49 :: 		}
0x193E	0xB2D0    UXTB	R0, R2
; temp_spi_buffer end address is: 8 (R2)
0x1940	0xE7D6    B	L_fingerprint_capture_image16
L_fingerprint_capture_image17:
;fingerprint.c, 50 :: 		}
L_end_fingerprint_capture_image:
0x1942	0xF8DDE000  LDR	LR, [SP, #0]
0x1946	0xB001    ADD	SP, SP, #4
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0x81B44222  	CS_PIN+0
; end of _fingerprint_capture_image
_fingerprint_display_image:
;fingerprint.c, 52 :: 		void fingerprint_display_image()
0x17C0	0xB083    SUB	SP, SP, #12
0x17C2	0xF8CDE000  STR	LR, [SP, #0]
;fingerprint.c, 56 :: 		CS_PIN = 0;
0x17C6	0x2100    MOVS	R1, #0
0x17C8	0xB249    SXTB	R1, R1
0x17CA	0x482D    LDR	R0, [PC, #180]
0x17CC	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 57 :: 		delay_ms(10);
0x17CE	0xF24D47BF  MOVW	R7, #54463
0x17D2	0xF2C00701  MOVT	R7, #1
0x17D6	0xBF00    NOP
0x17D8	0xBF00    NOP
L_fingerprint_display_image22:
0x17DA	0x1E7F    SUBS	R7, R7, #1
0x17DC	0xD1FD    BNE	L_fingerprint_display_image22
0x17DE	0xBF00    NOP
0x17E0	0xBF00    NOP
0x17E2	0xBF00    NOP
;fingerprint.c, 58 :: 		Spi_Write(FP_GET_IMAGE);
0x17E4	0x2032    MOVS	R0, #50
0x17E6	0xF7FFF8FF  BL	_SPI_Write+0
;fingerprint.c, 59 :: 		delay_ms(20);
0x17EA	0xF64A177F  MOVW	R7, #43391
0x17EE	0xF2C00703  MOVT	R7, #3
L_fingerprint_display_image24:
0x17F2	0x1E7F    SUBS	R7, R7, #1
0x17F4	0xD1FD    BNE	L_fingerprint_display_image24
0x17F6	0xBF00    NOP
0x17F8	0xBF00    NOP
0x17FA	0xBF00    NOP
0x17FC	0xBF00    NOP
0x17FE	0xBF00    NOP
;fingerprint.c, 60 :: 		CS_PIN = 1;
0x1800	0x2101    MOVS	R1, #1
0x1802	0xB249    SXTB	R1, R1
0x1804	0x481E    LDR	R0, [PC, #120]
0x1806	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 61 :: 		delay_ms(20);
0x1808	0xF64A177F  MOVW	R7, #43391
0x180C	0xF2C00703  MOVT	R7, #3
L_fingerprint_display_image26:
0x1810	0x1E7F    SUBS	R7, R7, #1
0x1812	0xD1FD    BNE	L_fingerprint_display_image26
0x1814	0xBF00    NOP
0x1816	0xBF00    NOP
0x1818	0xBF00    NOP
0x181A	0xBF00    NOP
0x181C	0xBF00    NOP
;fingerprint.c, 62 :: 		TFT_CS = 0;
0x181E	0x2100    MOVS	R1, #0
0x1820	0xB249    SXTB	R1, R1
0x1822	0x4818    LDR	R0, [PC, #96]
0x1824	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 63 :: 		TFT_Set_Address_Ptr(0,0);
0x1826	0x2100    MOVS	R1, #0
0x1828	0x2000    MOVS	R0, #0
0x182A	0x4C17    LDR	R4, [PC, #92]
0x182C	0x6824    LDR	R4, [R4, #0]
0x182E	0x47A0    BLX	R4
;fingerprint.c, 66 :: 		for (temp_i = 0; temp_i < 240*320; temp_i++)
; temp_i start address is: 20 (R5)
0x1830	0x2500    MOVS	R5, #0
0x1832	0x2600    MOVS	R6, #0
; temp_i end address is: 20 (R5)
L_fingerprint_display_image28:
; temp_i start address is: 20 (R5)
0x1834	0xF5B53096  SUBS	R0, R5, #76800
0x1838	0xF1760000  SBCS	R0, R6, #0
0x183C	0xD217    BCS	L_fingerprint_display_image29
;fingerprint.c, 68 :: 		CS_PIN = 0;
0x183E	0x2100    MOVS	R1, #0
0x1840	0xB249    SXTB	R1, R1
0x1842	0x480F    LDR	R0, [PC, #60]
0x1844	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 69 :: 		temp_spi_buffer = SPI_READ(FP_DUMMY);
0x1846	0xE9CD5601  STRD	R5, R6, [SP, #4]
0x184A	0x2041    MOVS	R0, #65
0x184C	0xF7FFF9F2  BL	_SPI_Read+0
;fingerprint.c, 70 :: 		CS_PIN = 1;
0x1850	0x2201    MOVS	R2, #1
0x1852	0xB252    SXTB	R2, R2
0x1854	0x490A    LDR	R1, [PC, #40]
0x1856	0x600A    STR	R2, [R1, #0]
;fingerprint.c, 71 :: 		tft_write_data_ptr(temp_spi_buffer);
0x1858	0xB2C0    UXTB	R0, R0
0x185A	0x4C0C    LDR	R4, [PC, #48]
0x185C	0x6824    LDR	R4, [R4, #0]
0x185E	0x47A0    BLX	R4
0x1860	0xE9DD5601  LDRD	R5, R6, [SP, #4]
;fingerprint.c, 66 :: 		for (temp_i = 0; temp_i < 240*320; temp_i++)
0x1864	0xF1150501  ADDS	R5, R5, #1
0x1868	0xF1460600  ADC	R6, R6, #0
;fingerprint.c, 72 :: 		}
; temp_i end address is: 20 (R5)
0x186C	0xE7E2    B	L_fingerprint_display_image28
L_fingerprint_display_image29:
;fingerprint.c, 73 :: 		TFT_CS = 0;
0x186E	0x2100    MOVS	R1, #0
0x1870	0xB249    SXTB	R1, R1
0x1872	0x4804    LDR	R0, [PC, #16]
0x1874	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 75 :: 		}
L_end_fingerprint_display_image:
0x1876	0xF8DDE000  LDR	LR, [SP, #0]
0x187A	0xB003    ADD	SP, SP, #12
0x187C	0x4770    BX	LR
0x187E	0xBF00    NOP
0x1880	0x81B44222  	CS_PIN+0
0x1884	0x01BC4223  	TFT_CS+0
0x1888	0x00B42000  	_TFT_Set_Address_Ptr+0
0x188C	0x00B82000  	_TFT_Write_Data_Ptr+0
; end of _fingerprint_display_image
_fingerprint_end_image_transfer:
;fingerprint.c, 77 :: 		void fingerprint_end_image_transfer()
0x19F8	0xB081    SUB	SP, SP, #4
0x19FA	0xF8CDE000  STR	LR, [SP, #0]
;fingerprint.c, 81 :: 		CS_PIN = 0;
0x19FE	0x2100    MOVS	R1, #0
0x1A00	0xB249    SXTB	R1, R1
0x1A02	0x482C    LDR	R0, [PC, #176]
0x1A04	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 82 :: 		delay_ms(10);
0x1A06	0xF24D47BF  MOVW	R7, #54463
0x1A0A	0xF2C00701  MOVT	R7, #1
0x1A0E	0xBF00    NOP
0x1A10	0xBF00    NOP
L_fingerprint_end_image_transfer31:
0x1A12	0x1E7F    SUBS	R7, R7, #1
0x1A14	0xD1FD    BNE	L_fingerprint_end_image_transfer31
0x1A16	0xBF00    NOP
0x1A18	0xBF00    NOP
0x1A1A	0xBF00    NOP
;fingerprint.c, 83 :: 		Spi_Write(FP_END_IMG_TRANSFER);
0x1A1C	0x2034    MOVS	R0, #52
0x1A1E	0xF7FEFFE3  BL	_SPI_Write+0
;fingerprint.c, 84 :: 		delay_ms(20);
0x1A22	0xF64A177F  MOVW	R7, #43391
0x1A26	0xF2C00703  MOVT	R7, #3
L_fingerprint_end_image_transfer33:
0x1A2A	0x1E7F    SUBS	R7, R7, #1
0x1A2C	0xD1FD    BNE	L_fingerprint_end_image_transfer33
0x1A2E	0xBF00    NOP
0x1A30	0xBF00    NOP
0x1A32	0xBF00    NOP
0x1A34	0xBF00    NOP
0x1A36	0xBF00    NOP
;fingerprint.c, 85 :: 		CS_PIN = 1;
0x1A38	0x2101    MOVS	R1, #1
0x1A3A	0xB249    SXTB	R1, R1
0x1A3C	0x481D    LDR	R0, [PC, #116]
0x1A3E	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 86 :: 		delay_ms(20);
0x1A40	0xF64A177F  MOVW	R7, #43391
0x1A44	0xF2C00703  MOVT	R7, #3
L_fingerprint_end_image_transfer35:
0x1A48	0x1E7F    SUBS	R7, R7, #1
0x1A4A	0xD1FD    BNE	L_fingerprint_end_image_transfer35
0x1A4C	0xBF00    NOP
0x1A4E	0xBF00    NOP
0x1A50	0xBF00    NOP
0x1A52	0xBF00    NOP
0x1A54	0xBF00    NOP
;fingerprint.c, 87 :: 		temp_spi_buffer= 0;
; temp_spi_buffer start address is: 0 (R0)
0x1A56	0x2000    MOVS	R0, #0
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 89 :: 		while ( temp_spi_buffer != FP_DUMMY )
L_fingerprint_end_image_transfer37:
; temp_spi_buffer start address is: 0 (R0)
0x1A58	0x2841    CMP	R0, #65
0x1A5A	0xD026    BEQ	L_fingerprint_end_image_transfer38
; temp_spi_buffer end address is: 0 (R0)
;fingerprint.c, 91 :: 		CS_PIN = 0;
0x1A5C	0x2100    MOVS	R1, #0
0x1A5E	0xB249    SXTB	R1, R1
0x1A60	0x4814    LDR	R0, [PC, #80]
0x1A62	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 92 :: 		delay_ms(10);
0x1A64	0xF24D47BF  MOVW	R7, #54463
0x1A68	0xF2C00701  MOVT	R7, #1
0x1A6C	0xBF00    NOP
0x1A6E	0xBF00    NOP
L_fingerprint_end_image_transfer39:
0x1A70	0x1E7F    SUBS	R7, R7, #1
0x1A72	0xD1FD    BNE	L_fingerprint_end_image_transfer39
0x1A74	0xBF00    NOP
0x1A76	0xBF00    NOP
0x1A78	0xBF00    NOP
;fingerprint.c, 93 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x1A7A	0x2041    MOVS	R0, #65
0x1A7C	0xF7FFF8DA  BL	_SPI_Read+0
;fingerprint.c, 94 :: 		temp_spi_buffer = SPI_Read(FP_DUMMY);
0x1A80	0x2041    MOVS	R0, #65
0x1A82	0xF7FFF8D7  BL	_SPI_Read+0
; temp_spi_buffer start address is: 8 (R2)
0x1A86	0xB2C2    UXTB	R2, R0
;fingerprint.c, 95 :: 		CS_PIN = 1;
0x1A88	0x2101    MOVS	R1, #1
0x1A8A	0xB249    SXTB	R1, R1
0x1A8C	0x4809    LDR	R0, [PC, #36]
0x1A8E	0x6001    STR	R1, [R0, #0]
;fingerprint.c, 96 :: 		delay_ms(1000);
0x1A90	0xF64127FF  MOVW	R7, #6911
0x1A94	0xF2C007B7  MOVT	R7, #183
L_fingerprint_end_image_transfer41:
0x1A98	0x1E7F    SUBS	R7, R7, #1
0x1A9A	0xD1FD    BNE	L_fingerprint_end_image_transfer41
0x1A9C	0xBF00    NOP
0x1A9E	0xBF00    NOP
0x1AA0	0xBF00    NOP
0x1AA2	0xBF00    NOP
0x1AA4	0xBF00    NOP
;fingerprint.c, 97 :: 		}
0x1AA6	0xB2D0    UXTB	R0, R2
; temp_spi_buffer end address is: 8 (R2)
0x1AA8	0xE7D6    B	L_fingerprint_end_image_transfer37
L_fingerprint_end_image_transfer38:
;fingerprint.c, 99 :: 		}
L_end_fingerprint_end_image_transfer:
0x1AAA	0xF8DDE000  LDR	LR, [SP, #0]
0x1AAE	0xB001    ADD	SP, SP, #4
0x1AB0	0x4770    BX	LR
0x1AB2	0xBF00    NOP
0x1AB4	0x81B44222  	CS_PIN+0
; end of _fingerprint_end_image_transfer
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x2074	0xB081    SUB	SP, SP, #4
0x2076	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x207A	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x207C	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x207E	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2080	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x2082	0xF64B3080  MOVW	R0, #48000
0x2086	0x4281    CMP	R1, R0
0x2088	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x208A	0x4846    LDR	R0, [PC, #280]
0x208C	0x6800    LDR	R0, [R0, #0]
0x208E	0xF0400102  ORR	R1, R0, #2
0x2092	0x4844    LDR	R0, [PC, #272]
0x2094	0x6001    STR	R1, [R0, #0]
0x2096	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2098	0xF64550C0  MOVW	R0, #24000
0x209C	0x4281    CMP	R1, R0
0x209E	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x20A0	0x4840    LDR	R0, [PC, #256]
0x20A2	0x6800    LDR	R0, [R0, #0]
0x20A4	0xF0400101  ORR	R1, R0, #1
0x20A8	0x483E    LDR	R0, [PC, #248]
0x20AA	0x6001    STR	R1, [R0, #0]
0x20AC	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x20AE	0x483D    LDR	R0, [PC, #244]
0x20B0	0x6801    LDR	R1, [R0, #0]
0x20B2	0xF06F0007  MVN	R0, #7
0x20B6	0x4001    ANDS	R1, R0
0x20B8	0x483A    LDR	R0, [PC, #232]
0x20BA	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x20BC	0xF7FFFB48  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x20C0	0x4839    LDR	R0, [PC, #228]
0x20C2	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x20C4	0x4839    LDR	R0, [PC, #228]
0x20C6	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x20C8	0x4839    LDR	R0, [PC, #228]
0x20CA	0xEA020100  AND	R1, R2, R0, LSL #0
0x20CE	0x4839    LDR	R0, [PC, #228]
0x20D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x20D2	0xF0020001  AND	R0, R2, #1
0x20D6	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x20D8	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x20DA	0x4836    LDR	R0, [PC, #216]
0x20DC	0x6800    LDR	R0, [R0, #0]
0x20DE	0xF0000002  AND	R0, R0, #2
0x20E2	0x2800    CMP	R0, #0
0x20E4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x20E6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x20E8	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x20EA	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x20EC	0xF4023080  AND	R0, R2, #65536
0x20F0	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x20F2	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x20F4	0x482F    LDR	R0, [PC, #188]
0x20F6	0x6800    LDR	R0, [R0, #0]
0x20F8	0xF4003000  AND	R0, R0, #131072
0x20FC	0x2800    CMP	R0, #0
0x20FE	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x2100	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2102	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x2104	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2106	0xF0025080  AND	R0, R2, #268435456
0x210A	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x210C	0x4829    LDR	R0, [PC, #164]
0x210E	0x6800    LDR	R0, [R0, #0]
0x2110	0xF0405180  ORR	R1, R0, #268435456
0x2114	0x4827    LDR	R0, [PC, #156]
0x2116	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2118	0x4826    LDR	R0, [PC, #152]
0x211A	0x6800    LDR	R0, [R0, #0]
0x211C	0xF0005000  AND	R0, R0, #536870912
0x2120	0x2800    CMP	R0, #0
0x2122	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x2124	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2126	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2128	0xF0026080  AND	R0, R2, #67108864
0x212C	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x212E	0x4821    LDR	R0, [PC, #132]
0x2130	0x6800    LDR	R0, [R0, #0]
0x2132	0xF0406180  ORR	R1, R0, #67108864
0x2136	0x481F    LDR	R0, [PC, #124]
0x2138	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x213A	0x4611    MOV	R1, R2
0x213C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x213E	0x481D    LDR	R0, [PC, #116]
0x2140	0x6800    LDR	R0, [R0, #0]
0x2142	0xF0006000  AND	R0, R0, #134217728
0x2146	0x2800    CMP	R0, #0
0x2148	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x214A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x214C	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x214E	0x4611    MOV	R1, R2
0x2150	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2152	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2156	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x2158	0x4816    LDR	R0, [PC, #88]
0x215A	0x6800    LDR	R0, [R0, #0]
0x215C	0xF0407180  ORR	R1, R0, #16777216
0x2160	0x4814    LDR	R0, [PC, #80]
0x2162	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2164	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x2166	0x4813    LDR	R0, [PC, #76]
0x2168	0x6800    LDR	R0, [R0, #0]
0x216A	0xF0007000  AND	R0, R0, #33554432
0x216E	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x2170	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x2172	0x460A    MOV	R2, R1
0x2174	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x2176	0x480C    LDR	R0, [PC, #48]
0x2178	0x6800    LDR	R0, [R0, #0]
0x217A	0xF000010C  AND	R1, R0, #12
0x217E	0x0090    LSLS	R0, R2, #2
0x2180	0xF000000C  AND	R0, R0, #12
0x2184	0x4281    CMP	R1, R0
0x2186	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2188	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x218A	0xF8DDE000  LDR	LR, [SP, #0]
0x218E	0xB001    ADD	SP, SP, #4
0x2190	0x4770    BX	LR
0x2192	0xBF00    NOP
0x2194	0x00810501  	#83951745
0x2198	0x8402001D  	#1934338
0x219C	0x06440001  	#67140
0x21A0	0x19400001  	#72000
0x21A4	0x20004002  	FLASH_ACR+0
0x21A8	0x10044002  	RCC_CFGR+0
0x21AC	0x102C4002  	RCC_CFGR2+0
0x21B0	0xFFFF000F  	#1048575
0x21B4	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x1750	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x1752	0x4815    LDR	R0, [PC, #84]
0x1754	0x6800    LDR	R0, [R0, #0]
0x1756	0xF0400101  ORR	R1, R0, #1
0x175A	0x4813    LDR	R0, [PC, #76]
0x175C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x175E	0x4913    LDR	R1, [PC, #76]
0x1760	0x4813    LDR	R0, [PC, #76]
0x1762	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x1764	0x4810    LDR	R0, [PC, #64]
0x1766	0x6801    LDR	R1, [R0, #0]
0x1768	0x4812    LDR	R0, [PC, #72]
0x176A	0x4001    ANDS	R1, R0
0x176C	0x480E    LDR	R0, [PC, #56]
0x176E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x1770	0x480D    LDR	R0, [PC, #52]
0x1772	0x6801    LDR	R1, [R0, #0]
0x1774	0xF46F2080  MVN	R0, #262144
0x1778	0x4001    ANDS	R1, R0
0x177A	0x480B    LDR	R0, [PC, #44]
0x177C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x177E	0x480C    LDR	R0, [PC, #48]
0x1780	0x6801    LDR	R1, [R0, #0]
0x1782	0xF46F00FE  MVN	R0, #8323072
0x1786	0x4001    ANDS	R1, R0
0x1788	0x4809    LDR	R0, [PC, #36]
0x178A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x178C	0x4806    LDR	R0, [PC, #24]
0x178E	0x6801    LDR	R1, [R0, #0]
0x1790	0xF06F50A0  MVN	R0, #335544320
0x1794	0x4001    ANDS	R1, R0
0x1796	0x4804    LDR	R0, [PC, #16]
0x1798	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x179A	0xF04F0100  MOV	R1, #0
0x179E	0x4806    LDR	R0, [PC, #24]
0x17A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x17A2	0xB001    ADD	SP, SP, #4
0x17A4	0x4770    BX	LR
0x17A6	0xBF00    NOP
0x17A8	0x10004002  	RCC_CR+0
0x17AC	0x0000F0FF  	#-251723776
0x17B0	0x10044002  	RCC_CFGR+0
0x17B4	0xFFFFFEF6  	#-17367041
0x17B8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x2058	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x205A	0x4902    LDR	R1, [PC, #8]
0x205C	0x4802    LDR	R0, [PC, #8]
0x205E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x2060	0xB001    ADD	SP, SP, #4
0x2062	0x4770    BX	LR
0x2064	0x19400001  	#72000
0x2068	0x00C42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x206C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x206E	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x2070	0xB001    ADD	SP, SP, #4
0x2072	0x4770    BX	LR
; end of ___GenExcept
0x2C98	0xB500    PUSH	(R14)
0x2C9A	0xF8DFB014  LDR	R11, [PC, #20]
0x2C9E	0xF8DFA014  LDR	R10, [PC, #20]
0x2CA2	0xF8DFC014  LDR	R12, [PC, #20]
0x2CA6	0xF7FEFC97  BL	5592
0x2CAA	0xBD00    POP	(R15)
0x2CAC	0x4770    BX	LR
0x2CAE	0xBF00    NOP
0x2CB0	0x00002000  	#536870912
0x2CB4	0x00B42000  	#536871092
0x2CB8	0x2B780000  	#11128
0x2D18	0xB500    PUSH	(R14)
0x2D1A	0xF8DFB010  LDR	R11, [PC, #16]
0x2D1E	0xF8DFA010  LDR	R10, [PC, #16]
0x2D22	0xF7FEFC97  BL	5716
0x2D26	0xBD00    POP	(R15)
0x2D28	0x4770    BX	LR
0x2D2A	0xBF00    NOP
0x2D2C	0x00002000  	#536870912
0x2D30	0x01082000  	#536871176
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x2300	0x00200000 ;_TFT_defaultFont+0
0x2304	0x0010007F ;_TFT_defaultFont+4
0x2308	0x00018801 ;_TFT_defaultFont+8
0x230C	0x00019803 ;_TFT_defaultFont+12
0x2310	0x0001A805 ;_TFT_defaultFont+16
0x2314	0x0001B808 ;_TFT_defaultFont+20
0x2318	0x0001C807 ;_TFT_defaultFont+24
0x231C	0x0001D80D ;_TFT_defaultFont+28
0x2320	0x0001F80A ;_TFT_defaultFont+32
0x2324	0x00021803 ;_TFT_defaultFont+36
0x2328	0x00022805 ;_TFT_defaultFont+40
0x232C	0x00023805 ;_TFT_defaultFont+44
0x2330	0x00024807 ;_TFT_defaultFont+48
0x2334	0x00025809 ;_TFT_defaultFont+52
0x2338	0x00027803 ;_TFT_defaultFont+56
0x233C	0x00028805 ;_TFT_defaultFont+60
0x2340	0x00029803 ;_TFT_defaultFont+64
0x2344	0x0002A806 ;_TFT_defaultFont+68
0x2348	0x0002B807 ;_TFT_defaultFont+72
0x234C	0x0002C807 ;_TFT_defaultFont+76
0x2350	0x0002D807 ;_TFT_defaultFont+80
0x2354	0x0002E807 ;_TFT_defaultFont+84
0x2358	0x0002F807 ;_TFT_defaultFont+88
0x235C	0x00030807 ;_TFT_defaultFont+92
0x2360	0x00031807 ;_TFT_defaultFont+96
0x2364	0x00032807 ;_TFT_defaultFont+100
0x2368	0x00033807 ;_TFT_defaultFont+104
0x236C	0x00034807 ;_TFT_defaultFont+108
0x2370	0x00035803 ;_TFT_defaultFont+112
0x2374	0x00036803 ;_TFT_defaultFont+116
0x2378	0x00037809 ;_TFT_defaultFont+120
0x237C	0x00039809 ;_TFT_defaultFont+124
0x2380	0x0003B809 ;_TFT_defaultFont+128
0x2384	0x0003D806 ;_TFT_defaultFont+132
0x2388	0x0003E809 ;_TFT_defaultFont+136
0x238C	0x00040809 ;_TFT_defaultFont+140
0x2390	0x00042807 ;_TFT_defaultFont+144
0x2394	0x00043807 ;_TFT_defaultFont+148
0x2398	0x00044808 ;_TFT_defaultFont+152
0x239C	0x00045806 ;_TFT_defaultFont+156
0x23A0	0x00046806 ;_TFT_defaultFont+160
0x23A4	0x00047807 ;_TFT_defaultFont+164
0x23A8	0x00048808 ;_TFT_defaultFont+168
0x23AC	0x00049804 ;_TFT_defaultFont+172
0x23B0	0x0004A805 ;_TFT_defaultFont+176
0x23B4	0x0004B807 ;_TFT_defaultFont+180
0x23B8	0x0004C806 ;_TFT_defaultFont+184
0x23BC	0x0004D80A ;_TFT_defaultFont+188
0x23C0	0x0004F807 ;_TFT_defaultFont+192
0x23C4	0x00050808 ;_TFT_defaultFont+196
0x23C8	0x00051807 ;_TFT_defaultFont+200
0x23CC	0x00052808 ;_TFT_defaultFont+204
0x23D0	0x00053808 ;_TFT_defaultFont+208
0x23D4	0x00054807 ;_TFT_defaultFont+212
0x23D8	0x00055806 ;_TFT_defaultFont+216
0x23DC	0x00056807 ;_TFT_defaultFont+220
0x23E0	0x00057808 ;_TFT_defaultFont+224
0x23E4	0x0005880C ;_TFT_defaultFont+228
0x23E8	0x0005A808 ;_TFT_defaultFont+232
0x23EC	0x0005B808 ;_TFT_defaultFont+236
0x23F0	0x0005C806 ;_TFT_defaultFont+240
0x23F4	0x0005D805 ;_TFT_defaultFont+244
0x23F8	0x0005E806 ;_TFT_defaultFont+248
0x23FC	0x0005F805 ;_TFT_defaultFont+252
0x2400	0x00060809 ;_TFT_defaultFont+256
0x2404	0x00062808 ;_TFT_defaultFont+260
0x2408	0x00063805 ;_TFT_defaultFont+264
0x240C	0x00064807 ;_TFT_defaultFont+268
0x2410	0x00065807 ;_TFT_defaultFont+272
0x2414	0x00066806 ;_TFT_defaultFont+276
0x2418	0x00067807 ;_TFT_defaultFont+280
0x241C	0x00068807 ;_TFT_defaultFont+284
0x2420	0x00069805 ;_TFT_defaultFont+288
0x2424	0x0006A807 ;_TFT_defaultFont+292
0x2428	0x0006B807 ;_TFT_defaultFont+296
0x242C	0x0006C802 ;_TFT_defaultFont+300
0x2430	0x0006D803 ;_TFT_defaultFont+304
0x2434	0x0006E806 ;_TFT_defaultFont+308
0x2438	0x0006F802 ;_TFT_defaultFont+312
0x243C	0x0007080A ;_TFT_defaultFont+316
0x2440	0x00072807 ;_TFT_defaultFont+320
0x2444	0x00073807 ;_TFT_defaultFont+324
0x2448	0x00074807 ;_TFT_defaultFont+328
0x244C	0x00075807 ;_TFT_defaultFont+332
0x2450	0x00076805 ;_TFT_defaultFont+336
0x2454	0x00077806 ;_TFT_defaultFont+340
0x2458	0x00078805 ;_TFT_defaultFont+344
0x245C	0x00079807 ;_TFT_defaultFont+348
0x2460	0x0007A807 ;_TFT_defaultFont+352
0x2464	0x0007B80A ;_TFT_defaultFont+356
0x2468	0x0007D806 ;_TFT_defaultFont+360
0x246C	0x0007E807 ;_TFT_defaultFont+364
0x2470	0x0007F806 ;_TFT_defaultFont+368
0x2474	0x00080806 ;_TFT_defaultFont+372
0x2478	0x00081804 ;_TFT_defaultFont+376
0x247C	0x00082806 ;_TFT_defaultFont+380
0x2480	0x0008380A ;_TFT_defaultFont+384
0x2484	0x0008580B ;_TFT_defaultFont+388
0x2488	0x00000000 ;_TFT_defaultFont+392
0x248C	0x00000000 ;_TFT_defaultFont+396
0x2490	0x00000000 ;_TFT_defaultFont+400
0x2494	0x00000000 ;_TFT_defaultFont+404
0x2498	0x00000000 ;_TFT_defaultFont+408
0x249C	0x06060606 ;_TFT_defaultFont+412
0x24A0	0x06000606 ;_TFT_defaultFont+416
0x24A4	0x00000006 ;_TFT_defaultFont+420
0x24A8	0x1B000000 ;_TFT_defaultFont+424
0x24AC	0x001B1B1B ;_TFT_defaultFont+428
0x24B0	0x00000000 ;_TFT_defaultFont+432
0x24B4	0x00000000 ;_TFT_defaultFont+436
0x24B8	0x00000000 ;_TFT_defaultFont+440
0x24BC	0xFEFE4848 ;_TFT_defaultFont+444
0x24C0	0x127F7F24 ;_TFT_defaultFont+448
0x24C4	0x00000012 ;_TFT_defaultFont+452
0x24C8	0x08080000 ;_TFT_defaultFont+456
0x24CC	0x0B0B4B3E ;_TFT_defaultFont+460
0x24D0	0x6968683E ;_TFT_defaultFont+464
0x24D4	0x0008083E ;_TFT_defaultFont+468
0x24D8	0x00000000 ;_TFT_defaultFont+472
0x24DC	0x00000000 ;_TFT_defaultFont+476
0x24E0	0x0233001E ;_TFT_defaultFont+480
0x24E4	0x00B30133 ;_TFT_defaultFont+484
0x24E8	0x19A00F5E ;_TFT_defaultFont+488
0x24EC	0x19881990 ;_TFT_defaultFont+492
0x24F0	0x00000F00 ;_TFT_defaultFont+496
0x24F4	0x00000000 ;_TFT_defaultFont+500
0x24F8	0x00000000 ;_TFT_defaultFont+504
0x24FC	0x00000000 ;_TFT_defaultFont+508
0x2500	0x0066003C ;_TFT_defaultFont+512
0x2504	0x00660066 ;_TFT_defaultFont+516
0x2508	0x0366033C ;_TFT_defaultFont+520
0x250C	0x00C601C6 ;_TFT_defaultFont+524
0x2510	0x000003BC ;_TFT_defaultFont+528
0x2514	0x00000000 ;_TFT_defaultFont+532
0x2518	0x06000000 ;_TFT_defaultFont+536
0x251C	0x00060606 ;_TFT_defaultFont+540
0x2520	0x00000000 ;_TFT_defaultFont+544
0x2524	0x00000000 ;_TFT_defaultFont+548
0x2528	0x18000000 ;_TFT_defaultFont+552
0x252C	0x06060C0C ;_TFT_defaultFont+556
0x2530	0x06060606 ;_TFT_defaultFont+560
0x2534	0x180C0C06 ;_TFT_defaultFont+564
0x2538	0x06000000 ;_TFT_defaultFont+568
0x253C	0x18180C0C ;_TFT_defaultFont+572
0x2540	0x18181818 ;_TFT_defaultFont+576
0x2544	0x060C0C18 ;_TFT_defaultFont+580
0x2548	0x18000000 ;_TFT_defaultFont+584
0x254C	0x185A3C5A ;_TFT_defaultFont+588
0x2550	0x00000000 ;_TFT_defaultFont+592
0x2554	0x00000000 ;_TFT_defaultFont+596
0x2558	0x00000000 ;_TFT_defaultFont+600
0x255C	0x00000000 ;_TFT_defaultFont+604
0x2560	0x00200000 ;_TFT_defaultFont+608
0x2564	0x00200020 ;_TFT_defaultFont+612
0x2568	0x002001FC ;_TFT_defaultFont+616
0x256C	0x00200020 ;_TFT_defaultFont+620
0x2570	0x00000000 ;_TFT_defaultFont+624
0x2574	0x00000000 ;_TFT_defaultFont+628
0x2578	0x00000000 ;_TFT_defaultFont+632
0x257C	0x00000000 ;_TFT_defaultFont+636
0x2580	0x06000000 ;_TFT_defaultFont+640
0x2584	0x00030306 ;_TFT_defaultFont+644
0x2588	0x00000000 ;_TFT_defaultFont+648
0x258C	0x00000000 ;_TFT_defaultFont+652
0x2590	0x0000001F ;_TFT_defaultFont+656
0x2594	0x00000000 ;_TFT_defaultFont+660
0x2598	0x00000000 ;_TFT_defaultFont+664
0x259C	0x00000000 ;_TFT_defaultFont+668
0x25A0	0x06000000 ;_TFT_defaultFont+672
0x25A4	0x00000006 ;_TFT_defaultFont+676
0x25A8	0x20000000 ;_TFT_defaultFont+680
0x25AC	0x08101020 ;_TFT_defaultFont+684
0x25B0	0x02040408 ;_TFT_defaultFont+688
0x25B4	0x00010102 ;_TFT_defaultFont+692
0x25B8	0x00000000 ;_TFT_defaultFont+696
0x25BC	0x6363633E ;_TFT_defaultFont+700
0x25C0	0x63636363 ;_TFT_defaultFont+704
0x25C4	0x0000003E ;_TFT_defaultFont+708
0x25C8	0x00000000 ;_TFT_defaultFont+712
0x25CC	0x18181E18 ;_TFT_defaultFont+716
0x25D0	0x18181818 ;_TFT_defaultFont+720
0x25D4	0x0000007E ;_TFT_defaultFont+724
0x25D8	0x00000000 ;_TFT_defaultFont+728
0x25DC	0x6061613E ;_TFT_defaultFont+732
0x25E0	0x060C1830 ;_TFT_defaultFont+736
0x25E4	0x0000007F ;_TFT_defaultFont+740
0x25E8	0x00000000 ;_TFT_defaultFont+744
0x25EC	0x6060613E ;_TFT_defaultFont+748
0x25F0	0x6160603C ;_TFT_defaultFont+752
0x25F4	0x0000003E ;_TFT_defaultFont+756
0x25F8	0x00000000 ;_TFT_defaultFont+760
0x25FC	0x32343830 ;_TFT_defaultFont+764
0x2600	0x30307F31 ;_TFT_defaultFont+768
0x2604	0x00000030 ;_TFT_defaultFont+772
0x2608	0x00000000 ;_TFT_defaultFont+776
0x260C	0x3E06067E ;_TFT_defaultFont+780
0x2610	0x61606060 ;_TFT_defaultFont+784
0x2614	0x0000003E ;_TFT_defaultFont+788
0x2618	0x00000000 ;_TFT_defaultFont+792
0x261C	0x3F03063C ;_TFT_defaultFont+796
0x2620	0x63636363 ;_TFT_defaultFont+800
0x2624	0x0000003E ;_TFT_defaultFont+804
0x2628	0x00000000 ;_TFT_defaultFont+808
0x262C	0x3030607F ;_TFT_defaultFont+812
0x2630	0x0C0C1818 ;_TFT_defaultFont+816
0x2634	0x0000000C ;_TFT_defaultFont+820
0x2638	0x00000000 ;_TFT_defaultFont+824
0x263C	0x6363633E ;_TFT_defaultFont+828
0x2640	0x6363633E ;_TFT_defaultFont+832
0x2644	0x0000003E ;_TFT_defaultFont+836
0x2648	0x00000000 ;_TFT_defaultFont+840
0x264C	0x6363633E ;_TFT_defaultFont+844
0x2650	0x30607E63 ;_TFT_defaultFont+848
0x2654	0x0000001E ;_TFT_defaultFont+852
0x2658	0x00000000 ;_TFT_defaultFont+856
0x265C	0x06060000 ;_TFT_defaultFont+860
0x2660	0x06000000 ;_TFT_defaultFont+864
0x2664	0x00000006 ;_TFT_defaultFont+868
0x2668	0x00000000 ;_TFT_defaultFont+872
0x266C	0x06060000 ;_TFT_defaultFont+876
0x2670	0x06000000 ;_TFT_defaultFont+880
0x2674	0x00030306 ;_TFT_defaultFont+884
0x2678	0x00000000 ;_TFT_defaultFont+888
0x267C	0x00000000 ;_TFT_defaultFont+892
0x2680	0x01800000 ;_TFT_defaultFont+896
0x2684	0x00180060 ;_TFT_defaultFont+900
0x2688	0x00060006 ;_TFT_defaultFont+904
0x268C	0x00600018 ;_TFT_defaultFont+908
0x2690	0x00000180 ;_TFT_defaultFont+912
0x2694	0x00000000 ;_TFT_defaultFont+916
0x2698	0x00000000 ;_TFT_defaultFont+920
0x269C	0x00000000 ;_TFT_defaultFont+924
0x26A0	0x00000000 ;_TFT_defaultFont+928
0x26A4	0x000001FE ;_TFT_defaultFont+932
0x26A8	0x01FE0000 ;_TFT_defaultFont+936
0x26AC	0x00000000 ;_TFT_defaultFont+940
0x26B0	0x00000000 ;_TFT_defaultFont+944
0x26B4	0x00000000 ;_TFT_defaultFont+948
0x26B8	0x00000000 ;_TFT_defaultFont+952
0x26BC	0x00000000 ;_TFT_defaultFont+956
0x26C0	0x00060000 ;_TFT_defaultFont+960
0x26C4	0x00600018 ;_TFT_defaultFont+964
0x26C8	0x01800180 ;_TFT_defaultFont+968
0x26CC	0x00180060 ;_TFT_defaultFont+972
0x26D0	0x00000006 ;_TFT_defaultFont+976
0x26D4	0x00000000 ;_TFT_defaultFont+980
0x26D8	0x00000000 ;_TFT_defaultFont+984
0x26DC	0x1830311E ;_TFT_defaultFont+988
0x26E0	0x0C000C0C ;_TFT_defaultFont+992
0x26E4	0x0000000C ;_TFT_defaultFont+996
0x26E8	0x00000000 ;_TFT_defaultFont+1000
0x26EC	0x00000000 ;_TFT_defaultFont+1004
0x26F0	0x0082007C ;_TFT_defaultFont+1008
0x26F4	0x016D0179 ;_TFT_defaultFont+1012
0x26F8	0x016D016D ;_TFT_defaultFont+1016
0x26FC	0x00D9016D ;_TFT_defaultFont+1020
0x2700	0x00FC0002 ;_TFT_defaultFont+1024
0x2704	0x00000000 ;_TFT_defaultFont+1028
0x2708	0x00000000 ;_TFT_defaultFont+1032
0x270C	0x00000000 ;_TFT_defaultFont+1036
0x2710	0x00380038 ;_TFT_defaultFont+1040
0x2714	0x006C006C ;_TFT_defaultFont+1044
0x2718	0x00FE00C6 ;_TFT_defaultFont+1048
0x271C	0x018300C6 ;_TFT_defaultFont+1052
0x2720	0x00000183 ;_TFT_defaultFont+1056
0x2724	0x00000000 ;_TFT_defaultFont+1060
0x2728	0x00000000 ;_TFT_defaultFont+1064
0x272C	0x6363633F ;_TFT_defaultFont+1068
0x2730	0x6363633F ;_TFT_defaultFont+1072
0x2734	0x0000003F ;_TFT_defaultFont+1076
0x2738	0x00000000 ;_TFT_defaultFont+1080
0x273C	0x0343433E ;_TFT_defaultFont+1084
0x2740	0x43430303 ;_TFT_defaultFont+1088
0x2744	0x0000003E ;_TFT_defaultFont+1092
0x2748	0x00000000 ;_TFT_defaultFont+1096
0x274C	0xC3C3633F ;_TFT_defaultFont+1100
0x2750	0x63C3C3C3 ;_TFT_defaultFont+1104
0x2754	0x0000003F ;_TFT_defaultFont+1108
0x2758	0x00000000 ;_TFT_defaultFont+1112
0x275C	0x0303033F ;_TFT_defaultFont+1116
0x2760	0x0303031F ;_TFT_defaultFont+1120
0x2764	0x0000003F ;_TFT_defaultFont+1124
0x2768	0x00000000 ;_TFT_defaultFont+1128
0x276C	0x0303033F ;_TFT_defaultFont+1132
0x2770	0x0303031F ;_TFT_defaultFont+1136
0x2774	0x00000003 ;_TFT_defaultFont+1140
0x2778	0x00000000 ;_TFT_defaultFont+1144
0x277C	0x0343433E ;_TFT_defaultFont+1148
0x2780	0x63636373 ;_TFT_defaultFont+1152
0x2784	0x0000007E ;_TFT_defaultFont+1156
0x2788	0x00000000 ;_TFT_defaultFont+1160
0x278C	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x2790	0xC3C3C3FF ;_TFT_defaultFont+1168
0x2794	0x000000C3 ;_TFT_defaultFont+1172
0x2798	0x00000000 ;_TFT_defaultFont+1176
0x279C	0x0606060F ;_TFT_defaultFont+1180
0x27A0	0x06060606 ;_TFT_defaultFont+1184
0x27A4	0x0000000F ;_TFT_defaultFont+1188
0x27A8	0x00000000 ;_TFT_defaultFont+1192
0x27AC	0x1818181E ;_TFT_defaultFont+1196
0x27B0	0x18181818 ;_TFT_defaultFont+1200
0x27B4	0x0000000F ;_TFT_defaultFont+1204
0x27B8	0x00000000 ;_TFT_defaultFont+1208
0x27BC	0x0F1B3363 ;_TFT_defaultFont+1212
0x27C0	0x331B0F07 ;_TFT_defaultFont+1216
0x27C4	0x00000063 ;_TFT_defaultFont+1220
0x27C8	0x00000000 ;_TFT_defaultFont+1224
0x27CC	0x03030303 ;_TFT_defaultFont+1228
0x27D0	0x03030303 ;_TFT_defaultFont+1232
0x27D4	0x0000003F ;_TFT_defaultFont+1236
0x27D8	0x00000000 ;_TFT_defaultFont+1240
0x27DC	0x00000000 ;_TFT_defaultFont+1244
0x27E0	0x03870387 ;_TFT_defaultFont+1248
0x27E4	0x034D034D ;_TFT_defaultFont+1252
0x27E8	0x03390339 ;_TFT_defaultFont+1256
0x27EC	0x03110311 ;_TFT_defaultFont+1260
0x27F0	0x00000301 ;_TFT_defaultFont+1264
0x27F4	0x00000000 ;_TFT_defaultFont+1268
0x27F8	0x00000000 ;_TFT_defaultFont+1272
0x27FC	0x4D4D4747 ;_TFT_defaultFont+1276
0x2800	0x71715959 ;_TFT_defaultFont+1280
0x2804	0x00000061 ;_TFT_defaultFont+1284
0x2808	0x00000000 ;_TFT_defaultFont+1288
0x280C	0xC3C3C37E ;_TFT_defaultFont+1292
0x2810	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x2814	0x0000007E ;_TFT_defaultFont+1300
0x2818	0x00000000 ;_TFT_defaultFont+1304
0x281C	0x6363633F ;_TFT_defaultFont+1308
0x2820	0x03033F63 ;_TFT_defaultFont+1312
0x2824	0x00000003 ;_TFT_defaultFont+1316
0x2828	0x00000000 ;_TFT_defaultFont+1320
0x282C	0xC3C3C37E ;_TFT_defaultFont+1324
0x2830	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x2834	0x00C0607E ;_TFT_defaultFont+1332
0x2838	0x00000000 ;_TFT_defaultFont+1336
0x283C	0x6363633F ;_TFT_defaultFont+1340
0x2840	0x63331B3F ;_TFT_defaultFont+1344
0x2844	0x000000C3 ;_TFT_defaultFont+1348
0x2848	0x00000000 ;_TFT_defaultFont+1352
0x284C	0x0343433E ;_TFT_defaultFont+1356
0x2850	0x6161603E ;_TFT_defaultFont+1360
0x2854	0x0000003E ;_TFT_defaultFont+1364
0x2858	0x00000000 ;_TFT_defaultFont+1368
0x285C	0x0C0C0C3F ;_TFT_defaultFont+1372
0x2860	0x0C0C0C0C ;_TFT_defaultFont+1376
0x2864	0x0000000C ;_TFT_defaultFont+1380
0x2868	0x00000000 ;_TFT_defaultFont+1384
0x286C	0x63636363 ;_TFT_defaultFont+1388
0x2870	0x63636363 ;_TFT_defaultFont+1392
0x2874	0x0000003E ;_TFT_defaultFont+1396
0x2878	0x00000000 ;_TFT_defaultFont+1400
0x287C	0x66C3C3C3 ;_TFT_defaultFont+1404
0x2880	0x183C3C66 ;_TFT_defaultFont+1408
0x2884	0x00000018 ;_TFT_defaultFont+1412
0x2888	0x00000000 ;_TFT_defaultFont+1416
0x288C	0x00000000 ;_TFT_defaultFont+1420
0x2890	0x0C630C63 ;_TFT_defaultFont+1424
0x2894	0x0CF30C63 ;_TFT_defaultFont+1428
0x2898	0x079E06F6 ;_TFT_defaultFont+1432
0x289C	0x030C079E ;_TFT_defaultFont+1436
0x28A0	0x0000030C ;_TFT_defaultFont+1440
0x28A4	0x00000000 ;_TFT_defaultFont+1444
0x28A8	0x00000000 ;_TFT_defaultFont+1448
0x28AC	0x3C66C3C3 ;_TFT_defaultFont+1452
0x28B0	0xC3663C18 ;_TFT_defaultFont+1456
0x28B4	0x000000C3 ;_TFT_defaultFont+1460
0x28B8	0x00000000 ;_TFT_defaultFont+1464
0x28BC	0x6666C3C3 ;_TFT_defaultFont+1468
0x28C0	0x1818183C ;_TFT_defaultFont+1472
0x28C4	0x00000018 ;_TFT_defaultFont+1476
0x28C8	0x00000000 ;_TFT_defaultFont+1480
0x28CC	0x1830303F ;_TFT_defaultFont+1484
0x28D0	0x0303060C ;_TFT_defaultFont+1488
0x28D4	0x0000003F ;_TFT_defaultFont+1492
0x28D8	0x1E000000 ;_TFT_defaultFont+1496
0x28DC	0x06060606 ;_TFT_defaultFont+1500
0x28E0	0x06060606 ;_TFT_defaultFont+1504
0x28E4	0x001E0606 ;_TFT_defaultFont+1508
0x28E8	0x01000000 ;_TFT_defaultFont+1512
0x28EC	0x04020201 ;_TFT_defaultFont+1516
0x28F0	0x10080804 ;_TFT_defaultFont+1520
0x28F4	0x00202010 ;_TFT_defaultFont+1524
0x28F8	0x1E000000 ;_TFT_defaultFont+1528
0x28FC	0x18181818 ;_TFT_defaultFont+1532
0x2900	0x18181818 ;_TFT_defaultFont+1536
0x2904	0x001E1818 ;_TFT_defaultFont+1540
0x2908	0x00000000 ;_TFT_defaultFont+1544
0x290C	0x00000000 ;_TFT_defaultFont+1548
0x2910	0x00480030 ;_TFT_defaultFont+1552
0x2914	0x01020084 ;_TFT_defaultFont+1556
0x2918	0x00000000 ;_TFT_defaultFont+1560
0x291C	0x00000000 ;_TFT_defaultFont+1564
0x2920	0x00000000 ;_TFT_defaultFont+1568
0x2924	0x00000000 ;_TFT_defaultFont+1572
0x2928	0x00000000 ;_TFT_defaultFont+1576
0x292C	0x00000000 ;_TFT_defaultFont+1580
0x2930	0x00000000 ;_TFT_defaultFont+1584
0x2934	0x00FF0000 ;_TFT_defaultFont+1588
0x2938	0x0C000000 ;_TFT_defaultFont+1592
0x293C	0x00000018 ;_TFT_defaultFont+1596
0x2940	0x00000000 ;_TFT_defaultFont+1600
0x2944	0x00000000 ;_TFT_defaultFont+1604
0x2948	0x00000000 ;_TFT_defaultFont+1608
0x294C	0x623C0000 ;_TFT_defaultFont+1612
0x2950	0x63637E60 ;_TFT_defaultFont+1616
0x2954	0x0000007E ;_TFT_defaultFont+1620
0x2958	0x03000000 ;_TFT_defaultFont+1624
0x295C	0x673B0303 ;_TFT_defaultFont+1628
0x2960	0x63636363 ;_TFT_defaultFont+1632
0x2964	0x0000003F ;_TFT_defaultFont+1636
0x2968	0x00000000 ;_TFT_defaultFont+1640
0x296C	0x231E0000 ;_TFT_defaultFont+1644
0x2970	0x23030303 ;_TFT_defaultFont+1648
0x2974	0x0000001E ;_TFT_defaultFont+1652
0x2978	0x60000000 ;_TFT_defaultFont+1656
0x297C	0x637E6060 ;_TFT_defaultFont+1660
0x2980	0x73636363 ;_TFT_defaultFont+1664
0x2984	0x0000006E ;_TFT_defaultFont+1668
0x2988	0x00000000 ;_TFT_defaultFont+1672
0x298C	0x633E0000 ;_TFT_defaultFont+1676
0x2990	0x43037F63 ;_TFT_defaultFont+1680
0x2994	0x0000003E ;_TFT_defaultFont+1684
0x2998	0x1C000000 ;_TFT_defaultFont+1688
0x299C	0x060F0606 ;_TFT_defaultFont+1692
0x29A0	0x06060606 ;_TFT_defaultFont+1696
0x29A4	0x00000006 ;_TFT_defaultFont+1700
0x29A8	0x00000000 ;_TFT_defaultFont+1704
0x29AC	0x637E0000 ;_TFT_defaultFont+1708
0x29B0	0x73636363 ;_TFT_defaultFont+1712
0x29B4	0x3E61606E ;_TFT_defaultFont+1716
0x29B8	0x03000000 ;_TFT_defaultFont+1720
0x29BC	0x673B0303 ;_TFT_defaultFont+1724
0x29C0	0x63636363 ;_TFT_defaultFont+1728
0x29C4	0x00000063 ;_TFT_defaultFont+1732
0x29C8	0x03000000 ;_TFT_defaultFont+1736
0x29CC	0x03030003 ;_TFT_defaultFont+1740
0x29D0	0x03030303 ;_TFT_defaultFont+1744
0x29D4	0x00000003 ;_TFT_defaultFont+1748
0x29D8	0x06000000 ;_TFT_defaultFont+1752
0x29DC	0x06070006 ;_TFT_defaultFont+1756
0x29E0	0x06060606 ;_TFT_defaultFont+1760
0x29E4	0x03060606 ;_TFT_defaultFont+1764
0x29E8	0x03000000 ;_TFT_defaultFont+1768
0x29EC	0x1B330303 ;_TFT_defaultFont+1772
0x29F0	0x1B0F070F ;_TFT_defaultFont+1776
0x29F4	0x00000033 ;_TFT_defaultFont+1780
0x29F8	0x03000000 ;_TFT_defaultFont+1784
0x29FC	0x03030303 ;_TFT_defaultFont+1788
0x2A00	0x03030303 ;_TFT_defaultFont+1792
0x2A04	0x00000003 ;_TFT_defaultFont+1796
0x2A08	0x00000000 ;_TFT_defaultFont+1800
0x2A0C	0x00000000 ;_TFT_defaultFont+1804
0x2A10	0x00000000 ;_TFT_defaultFont+1808
0x2A14	0x033301DF ;_TFT_defaultFont+1812
0x2A18	0x03330333 ;_TFT_defaultFont+1816
0x2A1C	0x03330333 ;_TFT_defaultFont+1820
0x2A20	0x00000333 ;_TFT_defaultFont+1824
0x2A24	0x00000000 ;_TFT_defaultFont+1828
0x2A28	0x00000000 ;_TFT_defaultFont+1832
0x2A2C	0x673B0000 ;_TFT_defaultFont+1836
0x2A30	0x63636363 ;_TFT_defaultFont+1840
0x2A34	0x00000063 ;_TFT_defaultFont+1844
0x2A38	0x00000000 ;_TFT_defaultFont+1848
0x2A3C	0x633E0000 ;_TFT_defaultFont+1852
0x2A40	0x63636363 ;_TFT_defaultFont+1856
0x2A44	0x0000003E ;_TFT_defaultFont+1860
0x2A48	0x00000000 ;_TFT_defaultFont+1864
0x2A4C	0x673B0000 ;_TFT_defaultFont+1868
0x2A50	0x63636363 ;_TFT_defaultFont+1872
0x2A54	0x0303033F ;_TFT_defaultFont+1876
0x2A58	0x00000000 ;_TFT_defaultFont+1880
0x2A5C	0x637E0000 ;_TFT_defaultFont+1884
0x2A60	0x73636363 ;_TFT_defaultFont+1888
0x2A64	0x6060606E ;_TFT_defaultFont+1892
0x2A68	0x00000000 ;_TFT_defaultFont+1896
0x2A6C	0x1F1B0000 ;_TFT_defaultFont+1900
0x2A70	0x03030303 ;_TFT_defaultFont+1904
0x2A74	0x00000003 ;_TFT_defaultFont+1908
0x2A78	0x00000000 ;_TFT_defaultFont+1912
0x2A7C	0x231E0000 ;_TFT_defaultFont+1916
0x2A80	0x31381E07 ;_TFT_defaultFont+1920
0x2A84	0x0000001E ;_TFT_defaultFont+1924
0x2A88	0x00000000 ;_TFT_defaultFont+1928
0x2A8C	0x061F0606 ;_TFT_defaultFont+1932
0x2A90	0x06060606 ;_TFT_defaultFont+1936
0x2A94	0x0000001C ;_TFT_defaultFont+1940
0x2A98	0x00000000 ;_TFT_defaultFont+1944
0x2A9C	0x63630000 ;_TFT_defaultFont+1948
0x2AA0	0x73636363 ;_TFT_defaultFont+1952
0x2AA4	0x0000006E ;_TFT_defaultFont+1956
0x2AA8	0x00000000 ;_TFT_defaultFont+1960
0x2AAC	0x63630000 ;_TFT_defaultFont+1964
0x2AB0	0x1C363663 ;_TFT_defaultFont+1968
0x2AB4	0x0000001C ;_TFT_defaultFont+1972
0x2AB8	0x00000000 ;_TFT_defaultFont+1976
0x2ABC	0x00000000 ;_TFT_defaultFont+1980
0x2AC0	0x00000000 ;_TFT_defaultFont+1984
0x2AC4	0x03330333 ;_TFT_defaultFont+1988
0x2AC8	0x01B601B6 ;_TFT_defaultFont+1992
0x2ACC	0x00CC01CE ;_TFT_defaultFont+1996
0x2AD0	0x000000CC ;_TFT_defaultFont+2000
0x2AD4	0x00000000 ;_TFT_defaultFont+2004
0x2AD8	0x00000000 ;_TFT_defaultFont+2008
0x2ADC	0x33330000 ;_TFT_defaultFont+2012
0x2AE0	0x331E0C1E ;_TFT_defaultFont+2016
0x2AE4	0x00000033 ;_TFT_defaultFont+2020
0x2AE8	0x00000000 ;_TFT_defaultFont+2024
0x2AEC	0x63630000 ;_TFT_defaultFont+2028
0x2AF0	0x1C363663 ;_TFT_defaultFont+2032
0x2AF4	0x0C0C181C ;_TFT_defaultFont+2036
0x2AF8	0x00000000 ;_TFT_defaultFont+2040
0x2AFC	0x303F0000 ;_TFT_defaultFont+2044
0x2B00	0x03060C18 ;_TFT_defaultFont+2048
0x2B04	0x0000003F ;_TFT_defaultFont+2052
0x2B08	0x38000000 ;_TFT_defaultFont+2056
0x2B0C	0x0C0C0C0C ;_TFT_defaultFont+2060
0x2B10	0x0C0C0C07 ;_TFT_defaultFont+2064
0x2B14	0x00380C0C ;_TFT_defaultFont+2068
0x2B18	0x0C000000 ;_TFT_defaultFont+2072
0x2B1C	0x0C0C0C0C ;_TFT_defaultFont+2076
0x2B20	0x0C0C0C0C ;_TFT_defaultFont+2080
0x2B24	0x000C0C0C ;_TFT_defaultFont+2084
0x2B28	0x07000000 ;_TFT_defaultFont+2088
0x2B2C	0x0C0C0C0C ;_TFT_defaultFont+2092
0x2B30	0x0C0C0C38 ;_TFT_defaultFont+2096
0x2B34	0x00070C0C ;_TFT_defaultFont+2100
0x2B38	0x00000000 ;_TFT_defaultFont+2104
0x2B3C	0x00000000 ;_TFT_defaultFont+2108
0x2B40	0x00000000 ;_TFT_defaultFont+2112
0x2B44	0x021E0000 ;_TFT_defaultFont+2116
0x2B48	0x03F1023F ;_TFT_defaultFont+2120
0x2B4C	0x000001E1 ;_TFT_defaultFont+2124
0x2B50	0x00000000 ;_TFT_defaultFont+2128
0x2B54	0x00000000 ;_TFT_defaultFont+2132
0x2B58	0x00000000 ;_TFT_defaultFont+2136
0x2B5C	0x07FE0000 ;_TFT_defaultFont+2140
0x2B60	0x04020402 ;_TFT_defaultFont+2144
0x2B64	0x04020402 ;_TFT_defaultFont+2148
0x2B68	0x04020402 ;_TFT_defaultFont+2152
0x2B6C	0x04020402 ;_TFT_defaultFont+2156
0x2B70	0x000007FE ;_TFT_defaultFont+2160
0x2B74	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_1 [86]
; Containing: ?ICS?lstr1_Fingerprint_click_example [47]
;             ?ICS?lstr2_Fingerprint_click_example [32]
;             ?ICS?lstr3_Fingerprint_click_example [7]
0x2B78	0x20544654 ;_initBlock_1+0 : ?ICS?lstr1_Fingerprint_click_example at 0x2B78
0x2B7C	0x74696E49 ;_initBlock_1+4
0x2B80	0x696C6169 ;_initBlock_1+8
0x2B84	0x2C64657A ;_initBlock_1+12
0x2B88	0x69617720 ;_initBlock_1+16
0x2B8C	0x676E6974 ;_initBlock_1+20
0x2B90	0x726F6620 ;_initBlock_1+24
0x2B94	0x6E696620 ;_initBlock_1+28
0x2B98	0x70726567 ;_initBlock_1+32
0x2B9C	0x746E6972 ;_initBlock_1+36
0x2BA0	0x696C6320 ;_initBlock_1+40
0x2BA4	0x52006B63 ;_initBlock_1+44 : ?ICS?lstr2_Fingerprint_click_example at 0x2BA7
0x2BA8	0x74657365 ;_initBlock_1+48
0x2BAC	0x6E696620 ;_initBlock_1+52
0x2BB0	0x70726567 ;_initBlock_1+56
0x2BB4	0x746E6972 ;_initBlock_1+60
0x2BB8	0x206F7420 ;_initBlock_1+64
0x2BBC	0x61666564 ;_initBlock_1+68
0x2BC0	0x2E746C75 ;_initBlock_1+72
0x2BC4	0x70002E2E ;_initBlock_1+76 : ?ICS?lstr3_Fingerprint_click_example at 0x2BC7
0x2BC8	0x65737361 ;_initBlock_1+80
0x2BCC	0x0064 ;_initBlock_1+84
; end of _initBlock_1
;Fingerprint_click_example.c,0 :: ?ICS?lstr4_Fingerprint_click_example [26]
0x2BCE	0x676E6946 ;?ICS?lstr4_Fingerprint_click_example+0
0x2BD2	0x72707265 ;?ICS?lstr4_Fingerprint_click_example+4
0x2BD6	0x20746E69 ;?ICS?lstr4_Fingerprint_click_example+8
0x2BDA	0x64616572 ;?ICS?lstr4_Fingerprint_click_example+12
0x2BDE	0x65742079 ;?ICS?lstr4_Fingerprint_click_example+16
0x2BE2	0x2E2E7473 ;?ICS?lstr4_Fingerprint_click_example+20
0x2BE6	0x002E ;?ICS?lstr4_Fingerprint_click_example+24
; end of ?ICS?lstr4_Fingerprint_click_example
;,0 :: _initBlock_3 [36]
; Containing: ?ICS?lstr5_Fingerprint_click_example [7]
;             ?ICS?lstr6_Fingerprint_click_example [29]
0x2BE8	0x73736170 ;_initBlock_3+0 : ?ICS?lstr5_Fingerprint_click_example at 0x2BE8
0x2BEC	0x46006465 ;_initBlock_3+4 : ?ICS?lstr6_Fingerprint_click_example at 0x2BEF
0x2BF0	0x65676E69 ;_initBlock_3+8
0x2BF4	0x69727072 ;_initBlock_3+12
0x2BF8	0x6320746E ;_initBlock_3+16
0x2BFC	0x75747061 ;_initBlock_3+20
0x2C00	0x69206572 ;_initBlock_3+24
0x2C04	0x6567616D ;_initBlock_3+28
0x2C08	0x002E2E2E ;_initBlock_3+32
; end of _initBlock_3
;,0 :: _initBlock_4 [24]
; Containing: ?ICS?lstr7_Fingerprint_click_example [7]
;             ?ICS?lstr8_Fingerprint_click_example [17]
0x2C0C	0x73736170 ;_initBlock_4+0 : ?ICS?lstr7_Fingerprint_click_example at 0x2C0C
0x2C10	0x44006465 ;_initBlock_4+4 : ?ICS?lstr8_Fingerprint_click_example at 0x2C13
0x2C14	0x6C707369 ;_initBlock_4+8
0x2C18	0x6E697961 ;_initBlock_4+12
0x2C1C	0x6D692067 ;_initBlock_4+16
0x2C20	0x00656761 ;_initBlock_4+20
; end of _initBlock_4
;,0 :: _initBlock_5 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x2C24	0x0000 ;_initBlock_5+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x2C24 : ?ICS__Lib_TFT_FontInitialized at 0x2C25
; end of _initBlock_5
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x2C26	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_7 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x2C28	0x0000 ;_initBlock_7+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x2C28 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x2C29
; end of _initBlock_7
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x2C2A	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x2C2C	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x2C30	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x2C34	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x2C38	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x2C3C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x2C40	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x2C44	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x2C48	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x2C4C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x2C50	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x2C54	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x2C58	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x2C5C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x2C60	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x2C64	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x2C68	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x2C6C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x2C70	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x2C74	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x2C78	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x2C7C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x2C80	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x2C84	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x2C88	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x2C8C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x2C90	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x2C94	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [28]    _Delay_100ms
0x03F0      [28]    _Delay_5ms
0x040C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x04A4     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0568      [16]    _Is_TFT_Rotated_180
0x0578      [28]    _SPI1_Read
0x0594      [28]    _SPI2_Read
0x05B0      [28]    _SPI3_Read
0x05CC      [34]    __Lib_SPI_123_SPIx_Read
0x05F0     [100]    __Lib_TFT__TFT_getHeader
0x0654     [136]    _TFT_Dot
0x06DC      [28]    __Lib_TFT_Defs_Write_to_Port
0x06F8      [28]    _Delay_1us
0x0714      [28]    _SPI2_Write
0x0730      [28]    _SPI3_Write
0x074C      [96]    _TFT_Write_Data
0x07AC      [84]    _TFT_SSD1963_8bit_Set_Index
0x0800     [328]    _TFT_Set_Address_SSD1963II
0x0948      [28]    _SPI1_Write
0x0964      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x09B8      [48]    _TFT_16bit_Write_Data
0x09E8      [24]    _SPI_Write
0x0A00     [512]    __Lib_TFT__TFT_Write_Char
0x0C00      [52]    _TFT_Set_Index
0x0C34      [24]    _SPI_Read
0x0C4C      [16]    __Lib_TFT_Is_SSD1963_Set
0x0C5C      [96]    _TFT_SSD1963_8bit_Write_Data
0x0CBC      [52]    _TFT_Write_Command
0x0CF0     [788]    __Lib_TFT__TFT_Write_Char_E
0x1004      [24]    _TFT_Set_Pen
0x101C      [64]    _TFT_Set_Brush
0x105C      [24]    _TFT_Move_Cursor
0x1074     [272]    _GPIO_Alternate_Function_Enable
0x1184      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x11C8      [16]    _Is_TFT_Set
0x11D8     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x15A8      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x15D8      [20]    ___CC2DW
0x15EC     [104]    _TFT_Set_Address_ILI9340
0x1654      [58]    ___FillZeros
0x1690     [192]    _fingerprint_reset_default
0x1750     [108]    __Lib_System_105_107_SystemClockSetDefault
0x17C0     [208]    _fingerprint_display_image
0x1890     [192]    _fingerprint_capture_image
0x1950     [168]    _fingerprint_is_ready
0x19F8     [192]    _fingerprint_end_image_transfer
0x1AB8     [120]    _TFT_Set_Address
0x1B30      [84]    _SPI3_Init_Advanced
0x1B84     [144]    _TFT_Fill_Screen
0x1C14     [192]    _TFT_Init_ILI9341_8bit
0x1CD4     [108]    _TFT_Set_Font
0x1D40     [104]    _TFT_Set_Address_SST7715R
0x1DA8     [212]    _TFT_Set_Address_HX8352A
0x1E7C     [136]    _TFT_Write_Text
0x1F04     [104]    _TFT_Set_Address_ILI9481
0x1F6C     [104]    _TFT_Set_Address_ILI9342
0x1FD4      [28]    _GPIO_Digital_Output
0x1FF0     [104]    _TFT_Set_Address_R61526
0x2058      [20]    __Lib_System_105_107_InitialSetUpFosc
0x206C       [8]    ___GenExcept
0x2074     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x21B8     [328]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [47]    ?lstr1_Fingerprint_click_example
0x2000002F      [32]    ?lstr2_Fingerprint_click_example
0x2000004F       [7]    ?lstr3_Fingerprint_click_example
0x20000056      [26]    ?lstr4_Fingerprint_click_example
0x20000070       [7]    ?lstr5_Fingerprint_click_example
0x20000077      [29]    ?lstr6_Fingerprint_click_example
0x20000094       [7]    ?lstr7_Fingerprint_click_example
0x2000009B      [17]    ?lstr8_Fingerprint_click_example
0x200000AC       [1]    __Lib_TFT___SSD1963_controller
0x200000AD       [1]    __Lib_TFT_FontInitialized
0x200000AE       [2]    __Lib_TFT_Ptr_Set
0x200000B0       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x200000B1       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x200000B2       [2]    __Lib_TFT_Defs___controller
0x200000B4       [4]    _TFT_Set_Address_Ptr
0x200000B8       [4]    _TFT_Write_Data_Ptr
0x200000BC       [4]    _SPI_Wr_Ptr
0x200000C0       [4]    _SPI_Rd_Ptr
0x200000C4       [4]    ___System_CLOCK_IN_KHZ
0x200000C8       [2]    _TFT_DISP_WIDTH
0x200000CA       [2]    _TFT_DISP_HEIGHT
0x200000CC       [4]    _TFT_SSD1963_Set_Address_Ptr
0x200000D0       [2]    __Lib_TFT__fontFirstChar
0x200000D2       [2]    __Lib_TFT__fontLastChar
0x200000D4       [4]    __Lib_TFT__font
0x200000D8       [1]    __Lib_TFT_FontOrientation
0x200000D9       [1]    _ExternalFontSet
0x200000DA       [2]    __Lib_TFT_y_cord
0x200000DC       [2]    __Lib_TFT__fontHeight
0x200000DE       [2]    __Lib_TFT_x_cord
0x200000E0       [2]    __Lib_TFT_FontColor
0x200000E2      [10]    __Lib_TFT_headerBuffer
0x200000EC       [4]    _TFT_Get_Ext_Data_Ptr
0x200000F0       [4]    __Lib_TFT_activeExtFont
0x200000F4       [2]    __Lib_TFT_PenColor
0x200000F6       [1]    __Lib_TFT_PenWidth
0x200000F7       [1]    __Lib_TFT_BrushEnabled
0x200000F8       [2]    __Lib_TFT_BrushColor
0x200000FA       [1]    __Lib_TFT_GradientEnabled
0x200000FB       [1]    __Lib_TFT_GradientOrientation
0x200000FC       [2]    __Lib_TFT_GradColorFrom
0x200000FE       [2]    __Lib_TFT_GradColorTo
0x20000100       [4]    _TFT_Set_Index_Ptr
0x20000104       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2300    [2168]    _TFT_defaultFont
0x2B78      [47]    ?ICS?lstr1_Fingerprint_click_example
0x2BA7      [32]    ?ICS?lstr2_Fingerprint_click_example
0x2BC7       [7]    ?ICS?lstr3_Fingerprint_click_example
0x2BCE      [26]    ?ICS?lstr4_Fingerprint_click_example
0x2BE8       [7]    ?ICS?lstr5_Fingerprint_click_example
0x2BEF      [29]    ?ICS?lstr6_Fingerprint_click_example
0x2C0C       [7]    ?ICS?lstr7_Fingerprint_click_example
0x2C13      [17]    ?ICS?lstr8_Fingerprint_click_example
0x2C24       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x2C25       [1]    ?ICS__Lib_TFT_FontInitialized
0x2C26       [2]    ?ICS__Lib_TFT_Ptr_Set
0x2C28       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x2C29       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x2C2A       [2]    ?ICS__Lib_TFT_Defs___controller
0x2C2C     [108]    __GPIO_MODULE_SPI3_PC10_11_12
