{"vcs1":{"timestamp_begin":1759390976.330548759, "rt":0.90, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1759390977.289123966, "rt":0.60, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1759390977.936604837, "rt":0.20, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759390976.002459343}
{"VCS_COMP_START_TIME": 1759390976.002459343}
{"VCS_COMP_END_TIME": 1759390978.904449200}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 368516}}
{"vcselab": {"peak_mem": 229952}}
