- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Generating RISCV code from MLIR](https://discourse.llvm.org/t/generating-riscv-code-from-mlir/85863#post_2)
- [Instruction selection failure when targetting aarch64 architecture with 16bit vector types](https://discourse.llvm.org/t/instruction-selection-failure-when-targetting-aarch64-architecture-with-16bit-vector-types/85864#post_1)
- [Generating RISCV code from MLIR](https://discourse.llvm.org/t/generating-riscv-code-from-mlir/85863#post_1)
- [[RFC] Introducing elementwise clz/ctz builtins](https://discourse.llvm.org/t/rfc-introducing-elementwise-clz-ctz-builtins/85862#post_1)
- [[RFC] Fix Loop Transformations to Preserve Block Frequencies](https://discourse.llvm.org/t/rfc-fix-loop-transformations-to-preserve-block-frequencies/85785?page=2#post_29)
<!-- DISCOURSE-LLVM:END -->
