

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40'
================================================================
* Date:           Sun Sep  3 07:07:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36891|    36891|  0.369 ms|  0.369 ms|  36891|  36891|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_inp_to_int_i41_l_j40  |    36889|    36889|        27|          1|          1|  36864|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    416|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     480|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     480|    552|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln855_1_fu_162_p2     |         +|   0|  0|   23|          16|           1|
    |add_ln855_fu_174_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln856_fu_202_p2       |         +|   0|  0|   12|          12|           1|
    |add_ln857_fu_250_p2       |         +|   0|  0|   16|          16|          16|
    |sh_amt_3_fu_340_p2        |         -|   0|  0|   14|           1|           9|
    |sh_amt_fu_304_p2          |         -|   0|  0|   14|           8|           9|
    |sub_ln857_fu_241_p2       |         -|   0|  0|   16|          16|          16|
    |v522_V_6_fu_446_p2        |         -|   0|  0|   12|           1|          12|
    |and_ln299_fu_434_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln302_3_fu_381_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln302_fu_375_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln320_fu_417_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln295_fu_298_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln299_fu_310_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln301_fu_330_p2      |      icmp|   0|  0|   11|           9|           1|
    |icmp_ln302_fu_335_p2      |      icmp|   0|  0|   11|           9|           5|
    |icmp_ln320_fu_345_p2      |      icmp|   0|  0|   11|           9|           4|
    |icmp_ln855_fu_156_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln856_fu_180_p2      |      icmp|   0|  0|   12|          12|          12|
    |lshr_ln304_fu_355_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln299_fu_365_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln301_fu_407_p2        |        or|   0|  0|    2|           1|           1|
    |select_ln855_2_fu_194_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln855_fu_186_p3    |    select|   0|  0|   12|           1|           1|
    |v522_V_3_fu_387_p3        |    select|   0|  0|   12|           1|          12|
    |v522_V_4_fu_422_p3        |    select|   0|  0|   12|           1|          12|
    |v522_V_5_fu_439_p3        |    select|   0|  0|   12|           1|          12|
    |v522_V_7_fu_452_p3        |    select|   0|  0|   12|           1|          12|
    |shl_ln322_fu_402_p2       |       shl|   0|  0|   26|          12|          12|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln295_fu_429_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln299_fu_369_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln301_fu_411_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  416|         228|         223|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i41_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j40_load               |   9|          2|   12|         24|
    |i41_fu_82                               |   9|          2|    4|          8|
    |indvar_flatten11_fu_86                  |   9|          2|   16|         32|
    |j40_fu_78                               |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   66|        132|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i41_fu_82                          |   4|   0|    4|          0|
    |icmp_ln295_reg_547                 |   1|   0|    1|          0|
    |icmp_ln295_reg_547_pp0_iter24_reg  |   1|   0|    1|          0|
    |icmp_ln299_reg_561                 |   1|   0|    1|          0|
    |icmp_ln299_reg_561_pp0_iter24_reg  |   1|   0|    1|          0|
    |icmp_ln301_reg_567                 |   1|   0|    1|          0|
    |icmp_ln320_reg_577                 |   1|   0|    1|          0|
    |indvar_flatten11_fu_86             |  16|   0|   16|          0|
    |j40_fu_78                          |  12|   0|   12|          0|
    |max_inp3_load_reg_516              |  32|   0|   32|          0|
    |or_ln299_reg_582                   |   1|   0|    1|          0|
    |p_Result_s_reg_536                 |   1|   0|    1|          0|
    |p_Result_s_reg_536_pp0_iter24_reg  |   1|   0|    1|          0|
    |reg_reg_531                        |  32|   0|   32|          0|
    |select_ln855_2_reg_489             |   4|   0|    4|          0|
    |select_ln855_reg_484               |  12|   0|   12|          0|
    |sh_amt_3_reg_572                   |   9|   0|    9|          0|
    |sh_amt_reg_553                     |   9|   0|    9|          0|
    |v518_reg_506                       |  32|   0|   32|          0|
    |v519_reg_521                       |  32|   0|   32|          0|
    |v521_reg_526                       |  32|   0|   32|          0|
    |v522_V_3_reg_587                   |  12|   0|   12|          0|
    |v522_V_7_reg_592                   |  12|   0|   12|          0|
    |v522_V_reg_541                     |  12|   0|   12|          0|
    |v522_V_reg_541_pp0_iter24_reg      |  12|   0|   12|          0|
    |zext_ln857_2_reg_496               |  16|   0|   64|         48|
    |select_ln855_2_reg_489             |  64|  32|    4|          0|
    |zext_ln857_2_reg_496               |  64|  32|   64|         48|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 480|  64|  468|         96|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_655_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_655_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_655_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_655_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_659_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_659_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_659_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|grp_fu_659_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40|  return value|
|max_inp3_address0   |  out|    4|   ap_memory|                                          max_inp3|         array|
|max_inp3_ce0        |  out|    1|   ap_memory|                                          max_inp3|         array|
|max_inp3_q0         |   in|   32|   ap_memory|                                          max_inp3|         array|
|v475_address0       |  out|   16|   ap_memory|                                              v475|         array|
|v475_ce0            |  out|    1|   ap_memory|                                              v475|         array|
|v475_q0             |   in|   32|   ap_memory|                                              v475|         array|
|q_inp3_V_address0   |  out|   16|   ap_memory|                                          q_inp3_V|         array|
|q_inp3_V_ce0        |  out|    1|   ap_memory|                                          q_inp3_V|         array|
|q_inp3_V_we0        |  out|    1|   ap_memory|                                          q_inp3_V|         array|
|q_inp3_V_d0         |  out|   12|   ap_memory|                                          q_inp3_V|         array|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

