#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 20:02:51 2019
# Process ID: 1907
# Current directory: /home/pslavkin/mse_3_21sdc/tp
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (10 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
close_project
open_project /home/pslavkin/mse_3_21sdc/cordic/vivado_project/FPGA_interface/FPGA_interface.xpr
open_bd_design {/home/pslavkin/mse_3_21sdc/cordic/vivado_project/FPGA_interface/FPGA_interface.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
