/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Apr 12 14:43:29 2016
 *                 Full Compile MD5 Checksum  72623f627b5a03f6b5e6bed43d8441e3
 *                     (minus title and desc)
 *                 MD5 Checksum               83b582150f6fd1fe9527fa7ebef26cb7
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     899
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_HEVD_OL_CPU_REGS_0_H__
#define BCHP_HEVD_OL_CPU_REGS_0_H__

/***************************************************************************
 *HEVD_OL_CPU_REGS_0
 ***************************************************************************/
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX      0x20000000 /* [RW] Host 2 CPU mailbox register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX      0x20000004 /* [RW] CPU to Host mailbox register */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT         0x20000008 /* [RO] Mailbox status flags */
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE        0x2000000c /* [RW] Instruction base address register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA      0x20000010 /* [RW] CPU interrupt enable */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT     0x20000014 /* [RO] CPU interrupt status */
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT     0x20000018 /* [RW] Host to CPU status register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT     0x2000001c /* [RW] CPU to Host status register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET   0x20000020 /* [RW] CPU interrupt set register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR   0x20000024 /* [RW] CPU interrupt clear register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS  0x20000028 /* [RW] Instruction cache miss counter */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK  0x2000002c /* [RW] CPU interrupt mask register */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR     0x20000030 /* [RW] CPU DRAM Read access Counter */
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE      0x20000034 /* [RW] End of code register */
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE   0x20000038 /* [RW] Global IO base register */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR     0x20000048 /* [RW] CPU DRAM Write access Counter */
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR     0x2000004c /* [RW] Watchdog timer register */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS     0x20000050 /* [RO] SDRAM Status register */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL        0x20000054 /* [RW] Debug Control */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0         0x20000060 /* [RW] Command register 0 */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1         0x20000064 /* [RW] Command register 1 */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2         0x20000068 /* [RW] Command register 2 */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3         0x2000006c /* [RW] Command register 3 */
#define BCHP_HEVD_OL_CPU_REGS_0_GENERAL_TMR      0x20000070 /* [RW] General purpose timer register */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT  0x20000074 /* [RW] RM2 ARBITER TIMEOUT Register */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE 0x20000078 /* [RW] RM2 ARBITER TIMEOUT SLICE Register */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION      0x20000108 /* [RO] Decoder versions */

/***************************************************************************
 *HST2CPU_MBX - Host 2 CPU mailbox register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: HST2CPU_MBX :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX_Value_MASK             0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX_Value_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX_Value_DEFAULT          0x00000000

/***************************************************************************
 *CPU2HST_MBX - CPU to Host mailbox register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU2HST_MBX :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX_Value_MASK             0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX_Value_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX_Value_DEFAULT          0x00000000

/***************************************************************************
 *MBX_STAT - Mailbox status flags
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: MBX_STAT :: reserved0 [31:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_reserved0_MASK            0xfffffffc
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_reserved0_SHIFT           2

/* HEVD_OL_CPU_REGS_0 :: MBX_STAT :: C2H [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_C2H_MASK                  0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_C2H_SHIFT                 1
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_C2H_DEFAULT               0x00000000

/* HEVD_OL_CPU_REGS_0 :: MBX_STAT :: H2C [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_H2C_MASK                  0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_H2C_SHIFT                 0
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_H2C_DEFAULT               0x00000000

/***************************************************************************
 *INST_BASE - Instruction base address register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: INST_BASE :: InstBase [31:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_InstBase_MASK            0xfffffc00
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_InstBase_SHIFT           10
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_InstBase_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: INST_BASE :: reserved0 [09:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_reserved0_MASK           0x000003ff
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_reserved0_SHIFT          0

/***************************************************************************
 *CPU_INT_ENA - CPU interrupt enable
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_MBx_MASK               0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_MBx_SHIFT              31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_MBx_DEFAULT            0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Rsvd2 [30:21] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd2_MASK             0x7fe00000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd2_SHIFT            21
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd2_DEFAULT          0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: IpcommL2rRcv [20:20] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_IpcommL2rRcv_MASK      0x00100000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_IpcommL2rRcv_SHIFT     20
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_IpcommL2rRcv_DEFAULT   0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: IpcommR2lRcv [19:19] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_IpcommR2lRcv_MASK      0x00080000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_IpcommR2lRcv_SHIFT     19
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_IpcommR2lRcv_DEFAULT   0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: ILcpu2 [18:18] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu2_MASK            0x00040000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu2_SHIFT           18
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu2_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: BVN [17:17] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_BVN_MASK               0x00020000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_BVN_SHIFT              17
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_BVN_DEFAULT            0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: ILcpu [16:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu_MASK             0x00010000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu_SHIFT            16
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu_DEFAULT          0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Rsvd1 [15:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd1_MASK             0x0000f000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd1_SHIFT            12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd1_DEFAULT          0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Watchdog2 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog2_MASK         0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog2_SHIFT        11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog2_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Watchdog [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog_MASK          0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog_SHIFT         10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: GeneralTimer [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_GeneralTimer_MASK      0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_GeneralTimer_SHIFT     9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_GeneralTimer_DEFAULT   0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: SI [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SI_MASK                0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SI_SHIFT               8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SI_DEFAULT             0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Rsvd0 [07:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd0_MASK             0x000000f8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd0_SHIFT            3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd0_DEFAULT          0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: RbusArbTO [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_RbusArbTO_MASK         0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_RbusArbTO_SHIFT        2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_RbusArbTO_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Rsvd3 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd3_MASK             0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd3_SHIFT            1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Rsvd3_DEFAULT          0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: SD [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SD_MASK                0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SD_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SD_DEFAULT             0x00000000

/***************************************************************************
 *CPU_INT_STAT - CPU interrupt status
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_MBx_MASK              0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_MBx_SHIFT             31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_MBx_DEFAULT           0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Rsvd2 [30:21] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd2_MASK            0x7fe00000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd2_SHIFT           21
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd2_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: IpcommL2rRcv [20:20] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_IpcommL2rRcv_MASK     0x00100000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_IpcommL2rRcv_SHIFT    20
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_IpcommL2rRcv_DEFAULT  0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: IpcommR2lRcv [19:19] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_IpcommR2lRcv_MASK     0x00080000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_IpcommR2lRcv_SHIFT    19
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_IpcommR2lRcv_DEFAULT  0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: ILcpu2 [18:18] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu2_MASK           0x00040000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu2_SHIFT          18
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu2_DEFAULT        0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: BVN [17:17] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_BVN_MASK              0x00020000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_BVN_SHIFT             17
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_BVN_DEFAULT           0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: ILcpu [16:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu_MASK            0x00010000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu_SHIFT           16
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Rsvd1 [15:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd1_MASK            0x0000f000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd1_SHIFT           12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd1_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Watchdog2 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog2_MASK        0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog2_SHIFT       11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog2_DEFAULT     0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Watchdog [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog_MASK         0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: GeneralTimer [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_GeneralTimer_MASK     0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_GeneralTimer_SHIFT    9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_GeneralTimer_DEFAULT  0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: SI [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SI_MASK               0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SI_SHIFT              8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SI_DEFAULT            0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Rsvd0 [07:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd0_MASK            0x000000f8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd0_SHIFT           3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd0_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: RbusArbTO [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_RbusArbTO_MASK        0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_RbusArbTO_SHIFT       2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_RbusArbTO_DEFAULT     0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Rsvd3 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd3_MASK            0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd3_SHIFT           1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Rsvd3_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: SD [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SD_MASK               0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SD_SHIFT              0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SD_DEFAULT            0x00000000

/***************************************************************************
 *HST2CPU_STAT - Host to CPU status register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: HST2CPU_STAT :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT_Value_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT_Value_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT_Value_DEFAULT         0x00000000

/***************************************************************************
 *CPU2HST_STAT - CPU to Host status register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU2HST_STAT :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT_Value_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT_Value_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT_Value_DEFAULT         0x00000000

/***************************************************************************
 *CPU_INTGEN_SET - CPU interrupt set register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: reserved0 [31:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_reserved0_MASK      0xffff0000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_reserved0_SHIFT     16

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_15 [15:15] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_15_MASK         0x00008000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_15_SHIFT        15
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_15_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_14 [14:14] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_14_MASK         0x00004000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_14_SHIFT        14
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_14_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_13 [13:13] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_13_MASK         0x00002000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_13_SHIFT        13
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_13_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_12 [12:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_12_MASK         0x00001000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_12_SHIFT        12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_12_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_11 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_11_MASK         0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_11_SHIFT        11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_11_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_10 [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_10_MASK         0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_10_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_10_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_9 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_9_MASK          0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_9_SHIFT         9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_9_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_8 [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_8_MASK          0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_8_SHIFT         8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_8_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_7 [07:07] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_7_MASK          0x00000080
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_7_SHIFT         7
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_7_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_6 [06:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_6_MASK          0x00000040
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_6_SHIFT         6
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_6_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_5 [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_5_MASK          0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_5_SHIFT         5
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_5_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_4 [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_4_MASK          0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_4_SHIFT         4
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_4_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_3 [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_3_MASK          0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_3_SHIFT         3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_3_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_2 [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_2_MASK          0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_2_SHIFT         2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_2_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_1 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_1_MASK          0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_1_SHIFT         1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_1_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_0 [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_0_MASK          0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_0_SHIFT         0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_0_DEFAULT       0x00000000

/***************************************************************************
 *CPU_INTGEN_CLR - CPU interrupt clear register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: CPU_2_Hst_MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_CPU_2_Hst_MBx_MASK  0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_CPU_2_Hst_MBx_SHIFT 31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_CPU_2_Hst_MBx_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Watchdog_Timer [30:30] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Watchdog_Timer_MASK 0x40000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Watchdog_Timer_SHIFT 30
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Watchdog_Timer_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: General_Timer [29:29] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_General_Timer_MASK  0x20000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_General_Timer_SHIFT 29
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_General_Timer_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: reserved0 [28:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_reserved0_MASK      0x1fff0000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_reserved0_SHIFT     16

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_15 [15:15] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_15_MASK         0x00008000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_15_SHIFT        15
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_15_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_14 [14:14] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_14_MASK         0x00004000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_14_SHIFT        14
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_14_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_13 [13:13] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_13_MASK         0x00002000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_13_SHIFT        13
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_13_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_12 [12:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_12_MASK         0x00001000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_12_SHIFT        12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_12_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_11 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_11_MASK         0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_11_SHIFT        11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_11_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_10 [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_10_MASK         0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_10_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_10_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_9 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_9_MASK          0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_9_SHIFT         9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_9_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_8 [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_8_MASK          0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_8_SHIFT         8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_8_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_7 [07:07] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_7_MASK          0x00000080
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_7_SHIFT         7
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_7_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_6 [06:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_6_MASK          0x00000040
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_6_SHIFT         6
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_6_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_5 [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_5_MASK          0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_5_SHIFT         5
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_5_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_4 [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_4_MASK          0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_4_SHIFT         4
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_4_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_3 [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_3_MASK          0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_3_SHIFT         3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_3_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_2 [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_2_MASK          0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_2_SHIFT         2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_2_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_1 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_1_MASK          0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_1_SHIFT         1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_1_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_0 [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_0_MASK          0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_0_SHIFT         0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_0_DEFAULT       0x00000000

/***************************************************************************
 *CPU_ICACHE_MISS - Instruction cache miss counter
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_ICACHE_MISS :: Count [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS_Count_MASK         0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS_Count_SHIFT        0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS_Count_DEFAULT      0x00000000

/***************************************************************************
 *CPU_INTGEN_MASK - CPU interrupt mask register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: CPU_2_Hst_MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_CPU_2_Hst_MBx_MASK 0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_CPU_2_Hst_MBx_SHIFT 31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_CPU_2_Hst_MBx_DEFAULT 0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Watchdog_Timer [30:30] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Watchdog_Timer_MASK 0x40000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Watchdog_Timer_SHIFT 30
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Watchdog_Timer_DEFAULT 0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: General_Timer [29:29] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_General_Timer_MASK 0x20000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_General_Timer_SHIFT 29
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_General_Timer_DEFAULT 0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: reserved0 [28:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_reserved0_MASK     0x1fff0000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_reserved0_SHIFT    16

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_15 [15:15] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_15_MASK        0x00008000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_15_SHIFT       15
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_15_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_14 [14:14] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_14_MASK        0x00004000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_14_SHIFT       14
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_14_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_13 [13:13] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_13_MASK        0x00002000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_13_SHIFT       13
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_13_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_12 [12:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_12_MASK        0x00001000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_12_SHIFT       12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_12_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_11 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_11_MASK        0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_11_SHIFT       11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_11_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_10 [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_10_MASK        0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_10_SHIFT       10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_10_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_9 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_9_MASK         0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_9_SHIFT        9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_9_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_8 [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_8_MASK         0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_8_SHIFT        8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_8_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_7 [07:07] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_7_MASK         0x00000080
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_7_SHIFT        7
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_7_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_6 [06:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_6_MASK         0x00000040
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_6_SHIFT        6
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_6_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_5 [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_5_MASK         0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_5_SHIFT        5
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_5_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_4 [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_4_MASK         0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_4_SHIFT        4
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_4_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_3 [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_3_MASK         0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_3_SHIFT        3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_3_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_2 [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_2_MASK         0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_2_SHIFT        2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_2_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_1 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_1_MASK         0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_1_SHIFT        1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_1_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_0 [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_0_MASK         0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_0_SHIFT        0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_0_DEFAULT      0x00000001

/***************************************************************************
 *DRAM_RD_CNTR - CPU DRAM Read access Counter
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DRAM_RD_CNTR :: Count [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR_Count_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR_Count_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR_Count_DEFAULT         0x00000000

/***************************************************************************
 *END_OF_CODE - End of code register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: END_OF_CODE :: EndOfCode [31:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_EndOfCode_MASK         0xfffffc00
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_EndOfCode_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_EndOfCode_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: END_OF_CODE :: reserved0 [09:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_reserved0_MASK         0x000003ff
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_reserved0_SHIFT        0

/***************************************************************************
 *GLOBAL_IO_BASE - Global IO base register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: GLOBAL_IO_BASE :: GlobalIOBase [31:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_GlobalIOBase_MASK   0xfffffc00
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_GlobalIOBase_SHIFT  10
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_GlobalIOBase_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: GLOBAL_IO_BASE :: reserved0 [09:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_reserved0_MASK      0x000003ff
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_reserved0_SHIFT     0

/***************************************************************************
 *DRAM_WR_CNTR - CPU DRAM Write access Counter
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DRAM_WR_CNTR :: Count [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR_Count_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR_Count_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR_Count_DEFAULT         0x00000000

/***************************************************************************
 *WATCHDOG_TMR - Watchdog timer register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: WATCHDOG_TMR :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR_Value_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR_Value_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR_Value_DEFAULT         0x00000000

/***************************************************************************
 *SDRAM_STATUS - SDRAM Status register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: SDRAM_STATUS :: reserved0 [31:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_reserved0_SHIFT       2

/* HEVD_OL_CPU_REGS_0 :: SDRAM_STATUS :: IsWrite [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_IsWrite_MASK          0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_IsWrite_SHIFT         1

/* HEVD_OL_CPU_REGS_0 :: SDRAM_STATUS :: Busy [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_Busy_MASK             0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_Busy_SHIFT            0

/***************************************************************************
 *DEBUG_CTL - Debug Control
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: reserved0 [31:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_reserved0_MASK           0xffffffc0
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_reserved0_SHIFT          6

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: IcacheEnb [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_IcacheEnb_MASK           0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_IcacheEnb_SHIFT          5
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_IcacheEnb_DEFAULT        0x00000001

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: DramWriteMode [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramWriteMode_MASK       0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramWriteMode_SHIFT      4
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramWriteMode_DEFAULT    0x00000000

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: DramWriteEnb [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramWriteEnb_MASK        0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramWriteEnb_SHIFT       3
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramWriteEnb_DEFAULT     0x00000000

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: DramReadMode [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramReadMode_MASK        0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramReadMode_SHIFT       2
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramReadMode_DEFAULT     0x00000000

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: DramReadEnb [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramReadEnb_MASK         0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramReadEnb_SHIFT        1
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DramReadEnb_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: DebugEnable [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DebugEnable_MASK         0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DebugEnable_SHIFT        0
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DebugEnable_DEFAULT      0x00000000

/***************************************************************************
 *CMD_REG0 - Command register 0
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG0 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0_Value_DEFAULT             0x00000000

/***************************************************************************
 *CMD_REG1 - Command register 1
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG1 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1_Value_DEFAULT             0x00000000

/***************************************************************************
 *CMD_REG2 - Command register 2
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG2 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2_Value_DEFAULT             0x00000000

/***************************************************************************
 *CMD_REG3 - Command register 3
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG3 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3_Value_DEFAULT             0x00000000

/***************************************************************************
 *GENERAL_TMR - General purpose timer register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: GENERAL_TMR :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_GENERAL_TMR_Value_MASK             0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_GENERAL_TMR_Value_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_GENERAL_TMR_Value_DEFAULT          0x00000000

/***************************************************************************
 *RM2_ARB_TIMEOUT - RM2 ARBITER TIMEOUT Register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: RM2_ARB_TIMEOUT :: RM2_arbiter_timeout_value [31:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_RM2_arbiter_timeout_value_MASK 0xffffff00
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_RM2_arbiter_timeout_value_SHIFT 8
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_RM2_arbiter_timeout_value_DEFAULT 0x000003ff

/* HEVD_OL_CPU_REGS_0 :: RM2_ARB_TIMEOUT :: reserved0 [07:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_reserved0_MASK     0x000000fe
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_reserved0_SHIFT    1

/* HEVD_OL_CPU_REGS_0 :: RM2_ARB_TIMEOUT :: TimeoutSeen [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_TimeoutSeen_MASK   0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_TimeoutSeen_SHIFT  0
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_TimeoutSeen_DEFAULT 0x00000000

/***************************************************************************
 *RM2_ARB_TIMEOUT_SLICE - RM2 ARBITER TIMEOUT SLICE Register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: RM2_ARB_TIMEOUT_SLICE :: RM2_arbiter_timeout_value [31:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_RM2_arbiter_timeout_value_MASK 0xffffff00
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_RM2_arbiter_timeout_value_SHIFT 8
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_RM2_arbiter_timeout_value_DEFAULT 0x000003ff

/* HEVD_OL_CPU_REGS_0 :: RM2_ARB_TIMEOUT_SLICE :: reserved0 [07:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_reserved0_MASK 0x000000fe
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_reserved0_SHIFT 1

/* HEVD_OL_CPU_REGS_0 :: RM2_ARB_TIMEOUT_SLICE :: TimeoutSeen [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_TimeoutSeen_MASK 0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_TimeoutSeen_SHIFT 0
#define BCHP_HEVD_OL_CPU_REGS_0_RM2_ARB_TIMEOUT_SLICE_TimeoutSeen_DEFAULT 0x00000000

/***************************************************************************
 *DEC_VERSION - Decoder versions
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEC_VERSION :: Major [31:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Major_MASK             0xffff0000
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Major_SHIFT            16
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Major_DEFAULT          0x00000013

/* HEVD_OL_CPU_REGS_0 :: DEC_VERSION :: Minor [15:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Minor_MASK             0x0000ff00
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Minor_SHIFT            8
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Minor_DEFAULT          0x00000001

/* HEVD_OL_CPU_REGS_0 :: DEC_VERSION :: FixID [07:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_FixID_MASK             0x000000ff
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_FixID_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_FixID_DEFAULT          0x00000000

#endif /* #ifndef BCHP_HEVD_OL_CPU_REGS_0_H__ */

/* End of File */
