
AdM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022ec  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080024b0  080024b0  000124b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024e8  080024e8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080024e8  080024e8  000124e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080024f0  080024f0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024f0  080024f0  000124f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024f4  080024f4  000124f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080024f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08002504  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08002504  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_line   000093d4  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000096  00000000  00000000  00029453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00007ffa  00000000  00000000  000294e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000158e  00000000  00000000  000314e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000006f8  00000000  00000000  00032a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5d90  00000000  00000000  00033170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000538  00000000  00000000  000f8f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00020a24  00000000  00000000  000f9438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001ae4  00000000  00000000  00119e5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002498 	.word	0x08002498

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08002498 	.word	0x08002498

08000204 <asm_productoEscalar32>:
// Valor de retorno: void
.thumb_func
	asm_productoEscalar32:
		// Como r0 a r4 están los parámetros, se deben guardar los demás registros
		// antes de poder utilizarlos. IMPORTANTE: hacer el push antes de las guardas
		push {r4 - r7} // Se resguardan los valores de los registros en el stack
 8000204:	b4f0      	push	{r4, r5, r6, r7}

		// Guarda de seguridad
		cbz r0, _exit1	// Salir si vectorIn es una dirección nula
 8000206:	b150      	cbz	r0, 800021e <_exit1>
		cbz r1, _exit1	// Salir si vectorOut es una dirección nula
 8000208:	b149      	cbz	r1, 800021e <_exit1>

0800020a <_loop1>:

	_loop1:
		sub r2, #1	// longitud = longitud - 1
 800020a:	f1a2 0201 	sub.w	r2, r2, #1
		// LSL #2: es para desplazarnos de a 4 bytes
		ldr r4, [r0, r2, LSL #2] // Se carga desde el último valor hacia el primero
 800020e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
		mul r4, r4, r3	// r4 = vectorIn*escalar
 8000212:	fb04 f403 	mul.w	r4, r4, r3
		str r4, [r1, r2, LSL #2] // Se guarda el resultado
 8000216:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
		cbz r2, _exit1	// Si r2 = 0, la función termina
 800021a:	b102      	cbz	r2, 800021e <_exit1>
		b _loop1		// De lo contrario seguimos iterando
 800021c:	e7f5      	b.n	800020a <_loop1>

0800021e <_exit1>:

	_exit1:
		pop {r4 - r7} // Se recuperan los valores de los registros
 800021e:	bcf0      	pop	{r4, r5, r6, r7}
		bx lr
 8000220:	4770      	bx	lr

08000222 <asm_productoEscalar12>:
// Valor de retorno: void
.thumb_func
	asm_productoEscalar12:
		// Como r0 a r4 están los parámetros, se deben guardar los demás registros
		// antes de poder utilizarlos. IMPORTANTE: hacer el push antes de las guardas
		push {r4} // Se resgua el valor de r4 en el stack
 8000222:	b410      	push	{r4}

		// Guarda de seguridad
		cbz r0, _exit2 // Salir si vectorIn es una dirección nula
 8000224:	b160      	cbz	r0, 8000240 <_exit2>
		cbz r1, _exit2 // Salir si vectorOut es una dirección nula
 8000226:	b159      	cbz	r1, 8000240 <_exit2>

08000228 <_loop2>:

	_loop2:
		sub r2, #1 // Se decrementa r2 para usarlo como índice
 8000228:	f1a2 0201 	sub.w	r2, r2, #1
		ldrh r4, [r0, r2, LSL #1] // Utilizo LSL #1 porque son uint16_t (2 bytes)
 800022c:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		mul r4, r4, r3 // r4 = vectorIn*escalar
 8000230:	fb04 f403 	mul.w	r4, r4, r3
		usat  r4, #12, r4         // saturar a 12 bits sin signo (0..4095)	
 8000234:	f384 040c 	usat	r4, #12, r4
		strh r4, [r1, r2, LSL #1]
 8000238:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
		cbz r2, _exit2 // Si r2 = 0, la función termina
 800023c:	b102      	cbz	r2, 8000240 <_exit2>
		b _loop2 // De lo contrario seguimos iterando
 800023e:	e7f3      	b.n	8000228 <_loop2>

08000240 <_exit2>:
	
	_exit2:
		pop {r4} // Se recupera el valor de r4
 8000240:	bc10      	pop	{r4}
		bx lr	
 8000242:	4770      	bx	lr

08000244 <asm_bitfield_clear>:
// Valor de retorno: valor procesado

.thumb_func
	asm_bitfield_clear:
		// Guarda de seguridad
		cbz r0, _exit3	// Salir si el dato es cero
 8000244:	b160      	cbz	r0, 8000260 <_exit3>
		cbz r1, _exit3	// Salir si el ancho del campo es cero
 8000246:	b159      	cbz	r1, 8000260 <_exit3>

		mov r3, #1	// Se coloca un 1 en el lsb de r3
 8000248:	f04f 0301 	mov.w	r3, #1
		lsl r3, r1	// Se desplaza el 1 según el ancho del campo
 800024c:	fa03 f301 	lsl.w	r3, r3, r1
		sub r3, #1	// Se genera la máscara. Ej: 001000 - 1 = 000111
 8000250:	f1a3 0301 	sub.w	r3, r3, #1
		lsl r3, r2	// Se desplaza la máscara según inicio. Ej: 011100
 8000254:	fa03 f302 	lsl.w	r3, r3, r2
		mvn r3, r3	// Se niega la máscara. Ej: 100011
 8000258:	ea6f 0303 	mvn.w	r3, r3
		and r0, r3	// Se aplica and bit a bit. Se devuelve el resultado en r0
 800025c:	ea00 0003 	and.w	r0, r0, r3

08000260 <_exit3>:

	_exit3:
		bx lr
 8000260:	4770      	bx	lr

08000262 <asm_bitfield_toggle>:
// Valor de retorno: valor procesado

.thumb_func
	asm_bitfield_toggle:
		// Guarda de seguridad
		cbz r0, _exit4	// Salir si el dato es cero
 8000262:	b150      	cbz	r0, 800027a <_exit4>
		cbz r1, _exit4	// Salir si el ancho del campo es cero
 8000264:	b149      	cbz	r1, 800027a <_exit4>

		mov r3, #1	// Se coloca un 1 en el lsb de r3
 8000266:	f04f 0301 	mov.w	r3, #1
		lsl r3, r1 // Se desplaza el 1 según el ancho del campo
 800026a:	fa03 f301 	lsl.w	r3, r3, r1
		sub r3, #1	// Se genera la máscara
 800026e:	f1a3 0301 	sub.w	r3, r3, #1
		lsl r3, r2	// Se desplaza la máscara
 8000272:	fa03 f302 	lsl.w	r3, r3, r2
		eor r0, r3	// Se aplica xor bit a bit. Se devuelve el resultado en r0
 8000276:	ea80 0003 	eor.w	r0, r0, r3

0800027a <_exit4>:
	_exit4:
		bx lr
 800027a:	4770      	bx	lr

0800027c <__aeabi_uldivmod>:
 800027c:	b953      	cbnz	r3, 8000294 <__aeabi_uldivmod+0x18>
 800027e:	b94a      	cbnz	r2, 8000294 <__aeabi_uldivmod+0x18>
 8000280:	2900      	cmp	r1, #0
 8000282:	bf08      	it	eq
 8000284:	2800      	cmpeq	r0, #0
 8000286:	bf1c      	itt	ne
 8000288:	f04f 31ff 	movne.w	r1, #4294967295
 800028c:	f04f 30ff 	movne.w	r0, #4294967295
 8000290:	f000 b970 	b.w	8000574 <__aeabi_idiv0>
 8000294:	f1ad 0c08 	sub.w	ip, sp, #8
 8000298:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029c:	f000 f806 	bl	80002ac <__udivmoddi4>
 80002a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a8:	b004      	add	sp, #16
 80002aa:	4770      	bx	lr

080002ac <__udivmoddi4>:
 80002ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b0:	9e08      	ldr	r6, [sp, #32]
 80002b2:	460d      	mov	r5, r1
 80002b4:	4604      	mov	r4, r0
 80002b6:	460f      	mov	r7, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14a      	bne.n	8000352 <__udivmoddi4+0xa6>
 80002bc:	428a      	cmp	r2, r1
 80002be:	4694      	mov	ip, r2
 80002c0:	d965      	bls.n	800038e <__udivmoddi4+0xe2>
 80002c2:	fab2 f382 	clz	r3, r2
 80002c6:	b143      	cbz	r3, 80002da <__udivmoddi4+0x2e>
 80002c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80002cc:	f1c3 0220 	rsb	r2, r3, #32
 80002d0:	409f      	lsls	r7, r3
 80002d2:	fa20 f202 	lsr.w	r2, r0, r2
 80002d6:	4317      	orrs	r7, r2
 80002d8:	409c      	lsls	r4, r3
 80002da:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002de:	fa1f f58c 	uxth.w	r5, ip
 80002e2:	fbb7 f1fe 	udiv	r1, r7, lr
 80002e6:	0c22      	lsrs	r2, r4, #16
 80002e8:	fb0e 7711 	mls	r7, lr, r1, r7
 80002ec:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f0:	fb01 f005 	mul.w	r0, r1, r5
 80002f4:	4290      	cmp	r0, r2
 80002f6:	d90a      	bls.n	800030e <__udivmoddi4+0x62>
 80002f8:	eb1c 0202 	adds.w	r2, ip, r2
 80002fc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000300:	f080 811c 	bcs.w	800053c <__udivmoddi4+0x290>
 8000304:	4290      	cmp	r0, r2
 8000306:	f240 8119 	bls.w	800053c <__udivmoddi4+0x290>
 800030a:	3902      	subs	r1, #2
 800030c:	4462      	add	r2, ip
 800030e:	1a12      	subs	r2, r2, r0
 8000310:	b2a4      	uxth	r4, r4
 8000312:	fbb2 f0fe 	udiv	r0, r2, lr
 8000316:	fb0e 2210 	mls	r2, lr, r0, r2
 800031a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800031e:	fb00 f505 	mul.w	r5, r0, r5
 8000322:	42a5      	cmp	r5, r4
 8000324:	d90a      	bls.n	800033c <__udivmoddi4+0x90>
 8000326:	eb1c 0404 	adds.w	r4, ip, r4
 800032a:	f100 32ff 	add.w	r2, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x294>
 8000332:	42a5      	cmp	r5, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x294>
 8000338:	4464      	add	r4, ip
 800033a:	3802      	subs	r0, #2
 800033c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000340:	1b64      	subs	r4, r4, r5
 8000342:	2100      	movs	r1, #0
 8000344:	b11e      	cbz	r6, 800034e <__udivmoddi4+0xa2>
 8000346:	40dc      	lsrs	r4, r3
 8000348:	2300      	movs	r3, #0
 800034a:	e9c6 4300 	strd	r4, r3, [r6]
 800034e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000352:	428b      	cmp	r3, r1
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0xbc>
 8000356:	2e00      	cmp	r6, #0
 8000358:	f000 80ed 	beq.w	8000536 <__udivmoddi4+0x28a>
 800035c:	2100      	movs	r1, #0
 800035e:	e9c6 0500 	strd	r0, r5, [r6]
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	d149      	bne.n	8000404 <__udivmoddi4+0x158>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d302      	bcc.n	800037a <__udivmoddi4+0xce>
 8000374:	4282      	cmp	r2, r0
 8000376:	f200 80f8 	bhi.w	800056a <__udivmoddi4+0x2be>
 800037a:	1a84      	subs	r4, r0, r2
 800037c:	eb65 0203 	sbc.w	r2, r5, r3
 8000380:	2001      	movs	r0, #1
 8000382:	4617      	mov	r7, r2
 8000384:	2e00      	cmp	r6, #0
 8000386:	d0e2      	beq.n	800034e <__udivmoddi4+0xa2>
 8000388:	e9c6 4700 	strd	r4, r7, [r6]
 800038c:	e7df      	b.n	800034e <__udivmoddi4+0xa2>
 800038e:	b902      	cbnz	r2, 8000392 <__udivmoddi4+0xe6>
 8000390:	deff      	udf	#255	; 0xff
 8000392:	fab2 f382 	clz	r3, r2
 8000396:	2b00      	cmp	r3, #0
 8000398:	f040 8090 	bne.w	80004bc <__udivmoddi4+0x210>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a2:	fa1f fe8c 	uxth.w	lr, ip
 80003a6:	2101      	movs	r1, #1
 80003a8:	fbb2 f5f7 	udiv	r5, r2, r7
 80003ac:	fb07 2015 	mls	r0, r7, r5, r2
 80003b0:	0c22      	lsrs	r2, r4, #16
 80003b2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003b6:	fb0e f005 	mul.w	r0, lr, r5
 80003ba:	4290      	cmp	r0, r2
 80003bc:	d908      	bls.n	80003d0 <__udivmoddi4+0x124>
 80003be:	eb1c 0202 	adds.w	r2, ip, r2
 80003c2:	f105 38ff 	add.w	r8, r5, #4294967295
 80003c6:	d202      	bcs.n	80003ce <__udivmoddi4+0x122>
 80003c8:	4290      	cmp	r0, r2
 80003ca:	f200 80cb 	bhi.w	8000564 <__udivmoddi4+0x2b8>
 80003ce:	4645      	mov	r5, r8
 80003d0:	1a12      	subs	r2, r2, r0
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003d8:	fb07 2210 	mls	r2, r7, r0, r2
 80003dc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e0:	fb0e fe00 	mul.w	lr, lr, r0
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x14e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f0:	d202      	bcs.n	80003f8 <__udivmoddi4+0x14c>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f200 80bb 	bhi.w	800056e <__udivmoddi4+0x2c2>
 80003f8:	4610      	mov	r0, r2
 80003fa:	eba4 040e 	sub.w	r4, r4, lr
 80003fe:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000402:	e79f      	b.n	8000344 <__udivmoddi4+0x98>
 8000404:	f1c1 0720 	rsb	r7, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa22 fc07 	lsr.w	ip, r2, r7
 800040e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000412:	fa05 f401 	lsl.w	r4, r5, r1
 8000416:	fa20 f307 	lsr.w	r3, r0, r7
 800041a:	40fd      	lsrs	r5, r7
 800041c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000420:	4323      	orrs	r3, r4
 8000422:	fbb5 f8f9 	udiv	r8, r5, r9
 8000426:	fa1f fe8c 	uxth.w	lr, ip
 800042a:	fb09 5518 	mls	r5, r9, r8, r5
 800042e:	0c1c      	lsrs	r4, r3, #16
 8000430:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000434:	fb08 f50e 	mul.w	r5, r8, lr
 8000438:	42a5      	cmp	r5, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	fa00 f001 	lsl.w	r0, r0, r1
 8000442:	d90b      	bls.n	800045c <__udivmoddi4+0x1b0>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f108 3aff 	add.w	sl, r8, #4294967295
 800044c:	f080 8088 	bcs.w	8000560 <__udivmoddi4+0x2b4>
 8000450:	42a5      	cmp	r5, r4
 8000452:	f240 8085 	bls.w	8000560 <__udivmoddi4+0x2b4>
 8000456:	f1a8 0802 	sub.w	r8, r8, #2
 800045a:	4464      	add	r4, ip
 800045c:	1b64      	subs	r4, r4, r5
 800045e:	b29d      	uxth	r5, r3
 8000460:	fbb4 f3f9 	udiv	r3, r4, r9
 8000464:	fb09 4413 	mls	r4, r9, r3, r4
 8000468:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800046c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000470:	45a6      	cmp	lr, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x1da>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f103 35ff 	add.w	r5, r3, #4294967295
 800047c:	d26c      	bcs.n	8000558 <__udivmoddi4+0x2ac>
 800047e:	45a6      	cmp	lr, r4
 8000480:	d96a      	bls.n	8000558 <__udivmoddi4+0x2ac>
 8000482:	3b02      	subs	r3, #2
 8000484:	4464      	add	r4, ip
 8000486:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048a:	fba3 9502 	umull	r9, r5, r3, r2
 800048e:	eba4 040e 	sub.w	r4, r4, lr
 8000492:	42ac      	cmp	r4, r5
 8000494:	46c8      	mov	r8, r9
 8000496:	46ae      	mov	lr, r5
 8000498:	d356      	bcc.n	8000548 <__udivmoddi4+0x29c>
 800049a:	d053      	beq.n	8000544 <__udivmoddi4+0x298>
 800049c:	b156      	cbz	r6, 80004b4 <__udivmoddi4+0x208>
 800049e:	ebb0 0208 	subs.w	r2, r0, r8
 80004a2:	eb64 040e 	sbc.w	r4, r4, lr
 80004a6:	fa04 f707 	lsl.w	r7, r4, r7
 80004aa:	40ca      	lsrs	r2, r1
 80004ac:	40cc      	lsrs	r4, r1
 80004ae:	4317      	orrs	r7, r2
 80004b0:	e9c6 7400 	strd	r7, r4, [r6]
 80004b4:	4618      	mov	r0, r3
 80004b6:	2100      	movs	r1, #0
 80004b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004bc:	f1c3 0120 	rsb	r1, r3, #32
 80004c0:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c4:	fa20 f201 	lsr.w	r2, r0, r1
 80004c8:	fa25 f101 	lsr.w	r1, r5, r1
 80004cc:	409d      	lsls	r5, r3
 80004ce:	432a      	orrs	r2, r5
 80004d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d4:	fa1f fe8c 	uxth.w	lr, ip
 80004d8:	fbb1 f0f7 	udiv	r0, r1, r7
 80004dc:	fb07 1510 	mls	r5, r7, r0, r1
 80004e0:	0c11      	lsrs	r1, r2, #16
 80004e2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004e6:	fb00 f50e 	mul.w	r5, r0, lr
 80004ea:	428d      	cmp	r5, r1
 80004ec:	fa04 f403 	lsl.w	r4, r4, r3
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x258>
 80004f2:	eb1c 0101 	adds.w	r1, ip, r1
 80004f6:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fa:	d22f      	bcs.n	800055c <__udivmoddi4+0x2b0>
 80004fc:	428d      	cmp	r5, r1
 80004fe:	d92d      	bls.n	800055c <__udivmoddi4+0x2b0>
 8000500:	3802      	subs	r0, #2
 8000502:	4461      	add	r1, ip
 8000504:	1b49      	subs	r1, r1, r5
 8000506:	b292      	uxth	r2, r2
 8000508:	fbb1 f5f7 	udiv	r5, r1, r7
 800050c:	fb07 1115 	mls	r1, r7, r5, r1
 8000510:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000514:	fb05 f10e 	mul.w	r1, r5, lr
 8000518:	4291      	cmp	r1, r2
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x282>
 800051c:	eb1c 0202 	adds.w	r2, ip, r2
 8000520:	f105 38ff 	add.w	r8, r5, #4294967295
 8000524:	d216      	bcs.n	8000554 <__udivmoddi4+0x2a8>
 8000526:	4291      	cmp	r1, r2
 8000528:	d914      	bls.n	8000554 <__udivmoddi4+0x2a8>
 800052a:	3d02      	subs	r5, #2
 800052c:	4462      	add	r2, ip
 800052e:	1a52      	subs	r2, r2, r1
 8000530:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000534:	e738      	b.n	80003a8 <__udivmoddi4+0xfc>
 8000536:	4631      	mov	r1, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xa2>
 800053c:	4639      	mov	r1, r7
 800053e:	e6e6      	b.n	800030e <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x90>
 8000544:	4548      	cmp	r0, r9
 8000546:	d2a9      	bcs.n	800049c <__udivmoddi4+0x1f0>
 8000548:	ebb9 0802 	subs.w	r8, r9, r2
 800054c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000550:	3b01      	subs	r3, #1
 8000552:	e7a3      	b.n	800049c <__udivmoddi4+0x1f0>
 8000554:	4645      	mov	r5, r8
 8000556:	e7ea      	b.n	800052e <__udivmoddi4+0x282>
 8000558:	462b      	mov	r3, r5
 800055a:	e794      	b.n	8000486 <__udivmoddi4+0x1da>
 800055c:	4640      	mov	r0, r8
 800055e:	e7d1      	b.n	8000504 <__udivmoddi4+0x258>
 8000560:	46d0      	mov	r8, sl
 8000562:	e77b      	b.n	800045c <__udivmoddi4+0x1b0>
 8000564:	3d02      	subs	r5, #2
 8000566:	4462      	add	r2, ip
 8000568:	e732      	b.n	80003d0 <__udivmoddi4+0x124>
 800056a:	4608      	mov	r0, r1
 800056c:	e70a      	b.n	8000384 <__udivmoddi4+0xd8>
 800056e:	4464      	add	r4, ip
 8000570:	3802      	subs	r0, #2
 8000572:	e742      	b.n	80003fa <__udivmoddi4+0x14e>

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <productoEscalar32>:
/* ################## Guía de Ejercicios 1 ################## */

#include "functions.h"

/* Ejercicio 1 */
void productoEscalar32(uint32_t *vectorIn, uint32_t *vectorOut, uint32_t longitud, uint16_t escalar){
 8000578:	b480      	push	{r7}
 800057a:	b087      	sub	sp, #28
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	60b9      	str	r1, [r7, #8]
 8000582:	607a      	str	r2, [r7, #4]
 8000584:	807b      	strh	r3, [r7, #2]
    // IMPORTANTE: no colocar i>=0, ya que el tipo de datos es sin signo!
    for (uint32_t i = longitud; i > 0; i --){
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	617b      	str	r3, [r7, #20]
 800058a:	e015      	b.n	80005b8 <productoEscalar32+0x40>
        vectorOut[i-1] = vectorIn[i-1]*escalar;
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000592:	3b01      	subs	r3, #1
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	4413      	add	r3, r2
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	8879      	ldrh	r1, [r7, #2]
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80005a4:	3b01      	subs	r3, #1
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	68b8      	ldr	r0, [r7, #8]
 80005aa:	4403      	add	r3, r0
 80005ac:	fb01 f202 	mul.w	r2, r1, r2
 80005b0:	601a      	str	r2, [r3, #0]
    for (uint32_t i = longitud; i > 0; i --){
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	3b01      	subs	r3, #1
 80005b6:	617b      	str	r3, [r7, #20]
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1e6      	bne.n	800058c <productoEscalar32+0x14>
    }
}
 80005be:	bf00      	nop
 80005c0:	bf00      	nop
 80005c2:	371c      	adds	r7, #28
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <productoEscalar12>:

/* Ejercicio 2 */
void productoEscalar12(uint16_t *vectorIn, uint16_t *vectorOut, uint32_t longitud, uint16_t escalar){
 80005cc:	b480      	push	{r7}
 80005ce:	b087      	sub	sp, #28
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	807b      	strh	r3, [r7, #2]

    for (uint32_t i = longitud; i > 0; i --){
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	617b      	str	r3, [r7, #20]
 80005de:	e02b      	b.n	8000638 <productoEscalar12+0x6c>
        vectorOut[i-1] = vectorIn[i-1]*escalar;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80005e6:	3b01      	subs	r3, #1
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	68fa      	ldr	r2, [r7, #12]
 80005ec:	4413      	add	r3, r2
 80005ee:	881a      	ldrh	r2, [r3, #0]
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80005f6:	3b01      	subs	r3, #1
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	68b9      	ldr	r1, [r7, #8]
 80005fc:	440b      	add	r3, r1
 80005fe:	8879      	ldrh	r1, [r7, #2]
 8000600:	fb11 f202 	smulbb	r2, r1, r2
 8000604:	b292      	uxth	r2, r2
 8000606:	801a      	strh	r2, [r3, #0]

        if (vectorOut[i-1] > 4095) vectorOut[i-1] = 4095; // Saturación a 12 bits
 8000608:	697b      	ldr	r3, [r7, #20]
 800060a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800060e:	3b01      	subs	r3, #1
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	68ba      	ldr	r2, [r7, #8]
 8000614:	4413      	add	r3, r2
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800061c:	d309      	bcc.n	8000632 <productoEscalar12+0x66>
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8000624:	3b01      	subs	r3, #1
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	68ba      	ldr	r2, [r7, #8]
 800062a:	4413      	add	r3, r2
 800062c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000630:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = longitud; i > 0; i --){
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3b01      	subs	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1d0      	bne.n	80005e0 <productoEscalar12+0x14>
    
    }   
}   
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	371c      	adds	r7, #28
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <bitfield_clear>:

/*Ejercicio 3 */
uint32_t bitfield_clear(uint32_t dato, uint32_t ancho, uint32_t inicio){
 800064c:	b480      	push	{r7}
 800064e:	b087      	sub	sp, #28
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	607a      	str	r2, [r7, #4]
    uint32_t auxiliar = 1<<ancho;   // 1<<5  = 0000 0010 0000 (32 en decimal)
 8000658:	2201      	movs	r2, #1
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	fa02 f303 	lsl.w	r3, r2, r3
 8000660:	617b      	str	r3, [r7, #20]
    auxiliar -= 1;                  // 32-1  = 0000 0001 1111
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	3b01      	subs	r3, #1
 8000666:	617b      	str	r3, [r7, #20]
    auxiliar = auxiliar<<inicio;    // 31<<3 = 0000 1111 1000 (248 en decimal)
 8000668:	697a      	ldr	r2, [r7, #20]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	fa02 f303 	lsl.w	r3, r2, r3
 8000670:	617b      	str	r3, [r7, #20]
    auxiliar = ~auxiliar;           // not(248) = 1111 0000 0111 --> máscara obtenida
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	43db      	mvns	r3, r3
 8000676:	617b      	str	r3, [r7, #20]
    auxiliar = dato&auxiliar;       // Se aplica operación "and" bit a bit
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	4013      	ands	r3, r2
 800067e:	617b      	str	r3, [r7, #20]
    return auxiliar;                // Se devuelve resultado
 8000680:	697b      	ldr	r3, [r7, #20]
}
 8000682:	4618      	mov	r0, r3
 8000684:	371c      	adds	r7, #28
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <bitfield_toggle>:

/* Ejercicio 4 */
uint32_t bitfield_toggle (uint32_t dato, uint32_t ancho, uint32_t inicio){
 800068e:	b480      	push	{r7}
 8000690:	b087      	sub	sp, #28
 8000692:	af00      	add	r7, sp, #0
 8000694:	60f8      	str	r0, [r7, #12]
 8000696:	60b9      	str	r1, [r7, #8]
 8000698:	607a      	str	r2, [r7, #4]
    uint32_t auxiliar = 1<<ancho;   // 1<<5  = 0000 0010 0000 (32 en decimal)
 800069a:	2201      	movs	r2, #1
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	617b      	str	r3, [r7, #20]
    auxiliar -= 1;                  // 32-1  = 0000 0001 1111
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	3b01      	subs	r3, #1
 80006a8:	617b      	str	r3, [r7, #20]
    auxiliar = auxiliar<<inicio;    // 31<<3 = 0000 1111 1000 (248 en decimal)
 80006aa:	697a      	ldr	r2, [r7, #20]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	fa02 f303 	lsl.w	r3, r2, r3
 80006b2:	617b      	str	r3, [r7, #20]
    auxiliar = dato^auxiliar;       // Se aplica operación "xor" bit a bit
 80006b4:	697a      	ldr	r2, [r7, #20]
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	4053      	eors	r3, r2
 80006ba:	617b      	str	r3, [r7, #20]
    return auxiliar;                // Se devuelve resultado
 80006bc:	697b      	ldr	r3, [r7, #20]
}
 80006be:	4618      	mov	r0, r3
 80006c0:	371c      	adds	r7, #28
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80006d0:	b0a6      	sub	sp, #152	; 0x98
 80006d2:	af00      	add	r7, sp, #0

 /* USER CODE BEGIN 1 */

    /* ----------- Ejercicio 1 ----------- */
    uint16_t esc = 6;
 80006d4:	2306      	movs	r3, #6
 80006d6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
    uint32_t vec[] = {1, 2, 3, 4, 5};
 80006da:	4b8d      	ldr	r3, [pc, #564]	; (8000910 <main+0x244>)
 80006dc:	f107 0540 	add.w	r5, r7, #64	; 0x40
 80006e0:	461c      	mov	r4, r3
 80006e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	602b      	str	r3, [r5, #0]
    uint32_t lon = sizeof(vec)/sizeof(vec[0]);
 80006ea:	2305      	movs	r3, #5
 80006ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    uint32_t vecOut1[lon], vecOut2[lon];
 80006f0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80006f4:	460b      	mov	r3, r1
 80006f6:	3b01      	subs	r3, #1
 80006f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80006fc:	2300      	movs	r3, #0
 80006fe:	4688      	mov	r8, r1
 8000700:	4699      	mov	r9, r3
 8000702:	f04f 0200 	mov.w	r2, #0
 8000706:	f04f 0300 	mov.w	r3, #0
 800070a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800070e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000712:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000716:	2300      	movs	r3, #0
 8000718:	468a      	mov	sl, r1
 800071a:	469b      	mov	fp, r3
 800071c:	f04f 0200 	mov.w	r2, #0
 8000720:	f04f 0300 	mov.w	r3, #0
 8000724:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8000728:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 800072c:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8000730:	008b      	lsls	r3, r1, #2
 8000732:	3307      	adds	r3, #7
 8000734:	08db      	lsrs	r3, r3, #3
 8000736:	00db      	lsls	r3, r3, #3
 8000738:	ebad 0d03 	sub.w	sp, sp, r3
 800073c:	466b      	mov	r3, sp
 800073e:	3303      	adds	r3, #3
 8000740:	089b      	lsrs	r3, r3, #2
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000748:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800074c:	460b      	mov	r3, r1
 800074e:	3b01      	subs	r3, #1
 8000750:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000754:	2300      	movs	r3, #0
 8000756:	62b9      	str	r1, [r7, #40]	; 0x28
 8000758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8000766:	4628      	mov	r0, r5
 8000768:	0143      	lsls	r3, r0, #5
 800076a:	4620      	mov	r0, r4
 800076c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000770:	4620      	mov	r0, r4
 8000772:	0142      	lsls	r2, r0, #5
 8000774:	2300      	movs	r3, #0
 8000776:	6239      	str	r1, [r7, #32]
 8000778:	627b      	str	r3, [r7, #36]	; 0x24
 800077a:	f04f 0200 	mov.w	r2, #0
 800077e:	f04f 0300 	mov.w	r3, #0
 8000782:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000786:	4628      	mov	r0, r5
 8000788:	0143      	lsls	r3, r0, #5
 800078a:	4620      	mov	r0, r4
 800078c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000790:	4620      	mov	r0, r4
 8000792:	0142      	lsls	r2, r0, #5
 8000794:	008b      	lsls	r3, r1, #2
 8000796:	3307      	adds	r3, #7
 8000798:	08db      	lsrs	r3, r3, #3
 800079a:	00db      	lsls	r3, r3, #3
 800079c:	ebad 0d03 	sub.w	sp, sp, r3
 80007a0:	466b      	mov	r3, sp
 80007a2:	3303      	adds	r3, #3
 80007a4:	089b      	lsrs	r3, r3, #2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    productoEscalar32(vec, vecOut1, lon, esc);
 80007ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80007b0:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80007b4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80007b8:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80007bc:	f7ff fedc 	bl	8000578 <productoEscalar32>
    asm_productoEscalar32(vec, vecOut2, lon, esc);
 80007c0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80007c4:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80007c8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80007cc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80007d0:	f7ff fd18 	bl	8000204 <asm_productoEscalar32>

    /* ----------- Ejercicio 2 ----------- */
    uint16_t vec12[] = {100, 2000, 30, 400, 5000};
 80007d4:	4a4f      	ldr	r2, [pc, #316]	; (8000914 <main+0x248>)
 80007d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80007da:	ca07      	ldmia	r2, {r0, r1, r2}
 80007dc:	c303      	stmia	r3!, {r0, r1}
 80007de:	801a      	strh	r2, [r3, #0]
    uint32_t lon12 = sizeof(vec12)/sizeof(vec12[0]);
 80007e0:	2305      	movs	r3, #5
 80007e2:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t vecOut12_1[lon12], vecOut12_2[lon12];
 80007e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80007e6:	460b      	mov	r3, r1
 80007e8:	3b01      	subs	r3, #1
 80007ea:	67bb      	str	r3, [r7, #120]	; 0x78
 80007ec:	2300      	movs	r3, #0
 80007ee:	61b9      	str	r1, [r7, #24]
 80007f0:	61fb      	str	r3, [r7, #28]
 80007f2:	f04f 0200 	mov.w	r2, #0
 80007f6:	f04f 0300 	mov.w	r3, #0
 80007fa:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80007fe:	4628      	mov	r0, r5
 8000800:	0103      	lsls	r3, r0, #4
 8000802:	4620      	mov	r0, r4
 8000804:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000808:	4620      	mov	r0, r4
 800080a:	0102      	lsls	r2, r0, #4
 800080c:	2300      	movs	r3, #0
 800080e:	6139      	str	r1, [r7, #16]
 8000810:	617b      	str	r3, [r7, #20]
 8000812:	f04f 0200 	mov.w	r2, #0
 8000816:	f04f 0300 	mov.w	r3, #0
 800081a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800081e:	4628      	mov	r0, r5
 8000820:	0103      	lsls	r3, r0, #4
 8000822:	4620      	mov	r0, r4
 8000824:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000828:	4620      	mov	r0, r4
 800082a:	0102      	lsls	r2, r0, #4
 800082c:	004b      	lsls	r3, r1, #1
 800082e:	3307      	adds	r3, #7
 8000830:	08db      	lsrs	r3, r3, #3
 8000832:	00db      	lsls	r3, r3, #3
 8000834:	ebad 0d03 	sub.w	sp, sp, r3
 8000838:	466b      	mov	r3, sp
 800083a:	3301      	adds	r3, #1
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	677b      	str	r3, [r7, #116]	; 0x74
 8000842:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8000844:	460b      	mov	r3, r1
 8000846:	3b01      	subs	r3, #1
 8000848:	673b      	str	r3, [r7, #112]	; 0x70
 800084a:	2300      	movs	r3, #0
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	f04f 0200 	mov.w	r2, #0
 8000854:	f04f 0300 	mov.w	r3, #0
 8000858:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800085c:	4628      	mov	r0, r5
 800085e:	0103      	lsls	r3, r0, #4
 8000860:	4620      	mov	r0, r4
 8000862:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000866:	4620      	mov	r0, r4
 8000868:	0102      	lsls	r2, r0, #4
 800086a:	2300      	movs	r3, #0
 800086c:	6039      	str	r1, [r7, #0]
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	f04f 0200 	mov.w	r2, #0
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e9d7 4500 	ldrd	r4, r5, [r7]
 800087c:	4628      	mov	r0, r5
 800087e:	0103      	lsls	r3, r0, #4
 8000880:	4620      	mov	r0, r4
 8000882:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000886:	4620      	mov	r0, r4
 8000888:	0102      	lsls	r2, r0, #4
 800088a:	004b      	lsls	r3, r1, #1
 800088c:	3307      	adds	r3, #7
 800088e:	08db      	lsrs	r3, r3, #3
 8000890:	00db      	lsls	r3, r3, #3
 8000892:	ebad 0d03 	sub.w	sp, sp, r3
 8000896:	466b      	mov	r3, sp
 8000898:	3301      	adds	r3, #1
 800089a:	085b      	lsrs	r3, r3, #1
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	66fb      	str	r3, [r7, #108]	; 0x6c
    productoEscalar12(vec12, vecOut12_1, lon12, esc);
 80008a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80008a4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80008a8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80008aa:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80008ac:	f7ff fe8e 	bl	80005cc <productoEscalar12>
    asm_productoEscalar12(vec12, vecOut12_2, lon12, esc);
 80008b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80008b4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80008b8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80008ba:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80008bc:	f7ff fcb1 	bl	8000222 <asm_productoEscalar12>

    /* ----------- Ejercicio 3 ----------- */
    uint32_t a = 1023; // 0000 0011 1111 1111
 80008c0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80008c4:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t b = bitfield_clear(a, 5, 3);
 80008c6:	2203      	movs	r2, #3
 80008c8:	2105      	movs	r1, #5
 80008ca:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80008cc:	f7ff febe 	bl	800064c <bitfield_clear>
 80008d0:	6678      	str	r0, [r7, #100]	; 0x64
    uint32_t c = asm_bitfield_clear(a, 5, 3);
 80008d2:	2203      	movs	r2, #3
 80008d4:	2105      	movs	r1, #5
 80008d6:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80008d8:	f7ff fcb4 	bl	8000244 <asm_bitfield_clear>
 80008dc:	6638      	str	r0, [r7, #96]	; 0x60

    /* ----------- Ejercicio 4 ----------- */
    uint32_t dato = 947; // 0000 0011 1011 0011
 80008de:	f240 33b3 	movw	r3, #947	; 0x3b3
 80008e2:	65fb      	str	r3, [r7, #92]	; 0x5c
    uint32_t d = bitfield_toggle(dato, 6, 2);
 80008e4:	2202      	movs	r2, #2
 80008e6:	2106      	movs	r1, #6
 80008e8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80008ea:	f7ff fed0 	bl	800068e <bitfield_toggle>
 80008ee:	65b8      	str	r0, [r7, #88]	; 0x58
    uint32_t e = asm_bitfield_toggle(dato, 6, 2);
 80008f0:	2202      	movs	r2, #2
 80008f2:	2106      	movs	r1, #6
 80008f4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80008f6:	f7ff fcb4 	bl	8000262 <asm_bitfield_toggle>
 80008fa:	6578      	str	r0, [r7, #84]	; 0x54
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fc:	f000 f9ee 	bl	8000cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000900:	f000 f80a 	bl	8000918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000904:	f000 f8a0 	bl	8000a48 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000908:	f000 f874 	bl	80009f4 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800090c:	e7fe      	b.n	800090c <main+0x240>
 800090e:	bf00      	nop
 8000910:	080024b0 	.word	0x080024b0
 8000914:	080024c4 	.word	0x080024c4

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	; 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	2234      	movs	r2, #52	; 0x34
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f001 fd8a 	bl	8002440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	f107 0308 	add.w	r3, r7, #8
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]
 800093a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800093c:	2300      	movs	r3, #0
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	4b2a      	ldr	r3, [pc, #168]	; (80009ec <SystemClock_Config+0xd4>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000944:	4a29      	ldr	r2, [pc, #164]	; (80009ec <SystemClock_Config+0xd4>)
 8000946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094a:	6413      	str	r3, [r2, #64]	; 0x40
 800094c:	4b27      	ldr	r3, [pc, #156]	; (80009ec <SystemClock_Config+0xd4>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000958:	2300      	movs	r3, #0
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	4b24      	ldr	r3, [pc, #144]	; (80009f0 <SystemClock_Config+0xd8>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000964:	4a22      	ldr	r2, [pc, #136]	; (80009f0 <SystemClock_Config+0xd8>)
 8000966:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800096a:	6013      	str	r3, [r2, #0]
 800096c:	4b20      	ldr	r3, [pc, #128]	; (80009f0 <SystemClock_Config+0xd8>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000978:	2302      	movs	r3, #2
 800097a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800097c:	2301      	movs	r3, #1
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000980:	2310      	movs	r3, #16
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000984:	2302      	movs	r3, #2
 8000986:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000988:	2300      	movs	r3, #0
 800098a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800098c:	2310      	movs	r3, #16
 800098e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000990:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000994:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000996:	2304      	movs	r3, #4
 8000998:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800099a:	2302      	movs	r3, #2
 800099c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800099e:	2302      	movs	r3, #2
 80009a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4618      	mov	r0, r3
 80009a8:	f000 ffe8 	bl	800197c <HAL_RCC_OscConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80009b2:	f000 f8b7 	bl	8000b24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b6:	230f      	movs	r3, #15
 80009b8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ba:	2302      	movs	r3, #2
 80009bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009c8:	2300      	movs	r3, #0
 80009ca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009cc:	f107 0308 	add.w	r3, r7, #8
 80009d0:	2102      	movs	r1, #2
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fc88 	bl	80012e8 <HAL_RCC_ClockConfig>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80009de:	f000 f8a1 	bl	8000b24 <Error_Handler>
  }
}
 80009e2:	bf00      	nop
 80009e4:	3750      	adds	r7, #80	; 0x50
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40007000 	.word	0x40007000

080009f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009f8:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 80009fa:	4a12      	ldr	r2, [pc, #72]	; (8000a44 <MX_USART2_UART_Init+0x50>)
 80009fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009fe:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a2c:	f001 fa44 	bl	8001eb8 <HAL_UART_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a36:	f000 f875 	bl	8000b24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000028 	.word	0x20000028
 8000a44:	40004400 	.word	0x40004400

08000a48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
 8000a5c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	4b2d      	ldr	r3, [pc, #180]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a2c      	ldr	r2, [pc, #176]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a68:	f043 0304 	orr.w	r3, r3, #4
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b2a      	ldr	r3, [pc, #168]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60fb      	str	r3, [r7, #12]
 8000a7e:	4b26      	ldr	r3, [pc, #152]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a25      	ldr	r2, [pc, #148]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b23      	ldr	r3, [pc, #140]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	4b1f      	ldr	r3, [pc, #124]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	4a1e      	ldr	r2, [pc, #120]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a17      	ldr	r2, [pc, #92]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <MX_GPIO_Init+0xd0>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2120      	movs	r1, #32
 8000ad2:	4812      	ldr	r0, [pc, #72]	; (8000b1c <MX_GPIO_Init+0xd4>)
 8000ad4:	f000 fbee 	bl	80012b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ad8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ade:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	4619      	mov	r1, r3
 8000aee:	480c      	ldr	r0, [pc, #48]	; (8000b20 <MX_GPIO_Init+0xd8>)
 8000af0:	f000 fa4c 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000af4:	2320      	movs	r3, #32
 8000af6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af8:	2301      	movs	r3, #1
 8000afa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b00:	2300      	movs	r3, #0
 8000b02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4804      	ldr	r0, [pc, #16]	; (8000b1c <MX_GPIO_Init+0xd4>)
 8000b0c:	f000 fa3e 	bl	8000f8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	; 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40020000 	.word	0x40020000
 8000b20:	40020800 	.word	0x40020800

08000b24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b28:	b672      	cpsid	i
}
 8000b2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <Error_Handler+0x8>
	...

08000b30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <HAL_MspInit+0x4c>)
 8000b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b3e:	4a0f      	ldr	r2, [pc, #60]	; (8000b7c <HAL_MspInit+0x4c>)
 8000b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b44:	6453      	str	r3, [r2, #68]	; 0x44
 8000b46:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <HAL_MspInit+0x4c>)
 8000b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	603b      	str	r3, [r7, #0]
 8000b56:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <HAL_MspInit+0x4c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5a:	4a08      	ldr	r2, [pc, #32]	; (8000b7c <HAL_MspInit+0x4c>)
 8000b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b60:	6413      	str	r3, [r2, #64]	; 0x40
 8000b62:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <HAL_MspInit+0x4c>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b6e:	2007      	movs	r0, #7
 8000b70:	f000 f9d8 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40023800 	.word	0x40023800

08000b80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a19      	ldr	r2, [pc, #100]	; (8000c04 <HAL_UART_MspInit+0x84>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d12b      	bne.n	8000bfa <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	4b18      	ldr	r3, [pc, #96]	; (8000c08 <HAL_UART_MspInit+0x88>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000baa:	4a17      	ldr	r2, [pc, #92]	; (8000c08 <HAL_UART_MspInit+0x88>)
 8000bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb2:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <HAL_UART_MspInit+0x88>)
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <HAL_UART_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a10      	ldr	r2, [pc, #64]	; (8000c08 <HAL_UART_MspInit+0x88>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <HAL_UART_MspInit+0x88>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bda:	230c      	movs	r3, #12
 8000bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bde:	2302      	movs	r3, #2
 8000be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be6:	2303      	movs	r3, #3
 8000be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bea:	2307      	movs	r3, #7
 8000bec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bee:	f107 0314 	add.w	r3, r7, #20
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4805      	ldr	r0, [pc, #20]	; (8000c0c <HAL_UART_MspInit+0x8c>)
 8000bf6:	f000 f9c9 	bl	8000f8c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bfa:	bf00      	nop
 8000bfc:	3728      	adds	r7, #40	; 0x28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40004400 	.word	0x40004400
 8000c08:	40023800 	.word	0x40023800
 8000c0c:	40020000 	.word	0x40020000

08000c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c14:	e7fe      	b.n	8000c14 <NMI_Handler+0x4>

08000c16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1a:	e7fe      	b.n	8000c1a <HardFault_Handler+0x4>

08000c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <MemManage_Handler+0x4>

08000c22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c26:	e7fe      	b.n	8000c26 <BusFault_Handler+0x4>

08000c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <UsageFault_Handler+0x4>

08000c2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5c:	f000 f890 	bl	8000d80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c68:	4b06      	ldr	r3, [pc, #24]	; (8000c84 <SystemInit+0x20>)
 8000c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c6e:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <SystemInit+0x20>)
 8000c70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c8c:	f7ff ffea 	bl	8000c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c90:	480c      	ldr	r0, [pc, #48]	; (8000cc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c92:	490d      	ldr	r1, [pc, #52]	; (8000cc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c94:	4a0d      	ldr	r2, [pc, #52]	; (8000ccc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	; (8000cd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ca8:	4c0a      	ldr	r4, [pc, #40]	; (8000cd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cb6:	f001 fbcb 	bl	8002450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cba:	f7ff fd07 	bl	80006cc <main>
  bx  lr    
 8000cbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ccc:	080024f8 	.word	0x080024f8
  ldr r2, =_sbss
 8000cd0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000cd4:	20000074 	.word	0x20000074

08000cd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd8:	e7fe      	b.n	8000cd8 <ADC_IRQHandler>
	...

08000cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0d      	ldr	r2, [pc, #52]	; (8000d1c <HAL_Init+0x40>)
 8000ce6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <HAL_Init+0x40>)
 8000cf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <HAL_Init+0x40>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a07      	ldr	r2, [pc, #28]	; (8000d1c <HAL_Init+0x40>)
 8000cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d04:	2003      	movs	r0, #3
 8000d06:	f000 f90d 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f000 f808 	bl	8000d20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d10:	f7ff ff0e 	bl	8000b30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40023c00 	.word	0x40023c00

08000d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d28:	4b12      	ldr	r3, [pc, #72]	; (8000d74 <HAL_InitTick+0x54>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <HAL_InitTick+0x58>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	4619      	mov	r1, r3
 8000d32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f000 f917 	bl	8000f72 <HAL_SYSTICK_Config>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00e      	b.n	8000d6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b0f      	cmp	r3, #15
 8000d52:	d80a      	bhi.n	8000d6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d54:	2200      	movs	r2, #0
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f000 f8ed 	bl	8000f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d60:	4a06      	ldr	r2, [pc, #24]	; (8000d7c <HAL_InitTick+0x5c>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d66:	2300      	movs	r3, #0
 8000d68:	e000      	b.n	8000d6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000000 	.word	0x20000000
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	20000004 	.word	0x20000004

08000d80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <HAL_IncTick+0x20>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <HAL_IncTick+0x24>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	4a04      	ldr	r2, [pc, #16]	; (8000da4 <HAL_IncTick+0x24>)
 8000d92:	6013      	str	r3, [r2, #0]
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	20000008 	.word	0x20000008
 8000da4:	20000070 	.word	0x20000070

08000da8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return uwTick;
 8000dac:	4b03      	ldr	r3, [pc, #12]	; (8000dbc <HAL_GetTick+0x14>)
 8000dae:	681b      	ldr	r3, [r3, #0]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	20000070 	.word	0x20000070

08000dc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ddc:	4013      	ands	r3, r2
 8000dde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000df2:	4a04      	ldr	r2, [pc, #16]	; (8000e04 <__NVIC_SetPriorityGrouping+0x44>)
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	60d3      	str	r3, [r2, #12]
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e0c:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <__NVIC_GetPriorityGrouping+0x18>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	f003 0307 	and.w	r3, r3, #7
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	db0a      	blt.n	8000e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	490c      	ldr	r1, [pc, #48]	; (8000e70 <__NVIC_SetPriority+0x4c>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	0112      	lsls	r2, r2, #4
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	440b      	add	r3, r1
 8000e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e4c:	e00a      	b.n	8000e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4908      	ldr	r1, [pc, #32]	; (8000e74 <__NVIC_SetPriority+0x50>)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	f003 030f 	and.w	r3, r3, #15
 8000e5a:	3b04      	subs	r3, #4
 8000e5c:	0112      	lsls	r2, r2, #4
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	440b      	add	r3, r1
 8000e62:	761a      	strb	r2, [r3, #24]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000e100 	.word	0xe000e100
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b089      	sub	sp, #36	; 0x24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f1c3 0307 	rsb	r3, r3, #7
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	bf28      	it	cs
 8000e96:	2304      	movcs	r3, #4
 8000e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	2b06      	cmp	r3, #6
 8000ea0:	d902      	bls.n	8000ea8 <NVIC_EncodePriority+0x30>
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	3b03      	subs	r3, #3
 8000ea6:	e000      	b.n	8000eaa <NVIC_EncodePriority+0x32>
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43da      	mvns	r2, r3
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	401a      	ands	r2, r3
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eca:	43d9      	mvns	r1, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	4313      	orrs	r3, r2
         );
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3724      	adds	r7, #36	; 0x24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ef0:	d301      	bcc.n	8000ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e00f      	b.n	8000f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <SysTick_Config+0x40>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000efe:	210f      	movs	r1, #15
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f7ff ff8e 	bl	8000e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <SysTick_Config+0x40>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0e:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <SysTick_Config+0x40>)
 8000f10:	2207      	movs	r2, #7
 8000f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	e000e010 	.word	0xe000e010

08000f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff ff47 	bl	8000dc0 <__NVIC_SetPriorityGrouping>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4603      	mov	r3, r0
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
 8000f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f4c:	f7ff ff5c 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8000f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	68b9      	ldr	r1, [r7, #8]
 8000f56:	6978      	ldr	r0, [r7, #20]
 8000f58:	f7ff ff8e 	bl	8000e78 <NVIC_EncodePriority>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f62:	4611      	mov	r1, r2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff5d 	bl	8000e24 <__NVIC_SetPriority>
}
 8000f6a:	bf00      	nop
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ffb0 	bl	8000ee0 <SysTick_Config>
 8000f80:	4603      	mov	r3, r0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	; 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
 8000fa6:	e165      	b.n	8001274 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fa8:	2201      	movs	r2, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	697a      	ldr	r2, [r7, #20]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	f040 8154 	bne.w	800126e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d005      	beq.n	8000fde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d130      	bne.n	8001040 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	2203      	movs	r2, #3
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	68da      	ldr	r2, [r3, #12]
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001014:	2201      	movs	r2, #1
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	091b      	lsrs	r3, r3, #4
 800102a:	f003 0201 	and.w	r2, r3, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b03      	cmp	r3, #3
 800104a:	d017      	beq.n	800107c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d123      	bne.n	80010d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	08da      	lsrs	r2, r3, #3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3208      	adds	r2, #8
 8001090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	f003 0307 	and.w	r3, r3, #7
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	220f      	movs	r2, #15
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	691a      	ldr	r2, [r3, #16]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	08da      	lsrs	r2, r3, #3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3208      	adds	r2, #8
 80010ca:	69b9      	ldr	r1, [r7, #24]
 80010cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0203 	and.w	r2, r3, #3
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 80ae 	beq.w	800126e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b5d      	ldr	r3, [pc, #372]	; (800128c <HAL_GPIO_Init+0x300>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111a:	4a5c      	ldr	r2, [pc, #368]	; (800128c <HAL_GPIO_Init+0x300>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001120:	6453      	str	r3, [r2, #68]	; 0x44
 8001122:	4b5a      	ldr	r3, [pc, #360]	; (800128c <HAL_GPIO_Init+0x300>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800112e:	4a58      	ldr	r2, [pc, #352]	; (8001290 <HAL_GPIO_Init+0x304>)
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	3302      	adds	r3, #2
 8001136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	220f      	movs	r2, #15
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a4f      	ldr	r2, [pc, #316]	; (8001294 <HAL_GPIO_Init+0x308>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d025      	beq.n	80011a6 <HAL_GPIO_Init+0x21a>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a4e      	ldr	r2, [pc, #312]	; (8001298 <HAL_GPIO_Init+0x30c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d01f      	beq.n	80011a2 <HAL_GPIO_Init+0x216>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a4d      	ldr	r2, [pc, #308]	; (800129c <HAL_GPIO_Init+0x310>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d019      	beq.n	800119e <HAL_GPIO_Init+0x212>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a4c      	ldr	r2, [pc, #304]	; (80012a0 <HAL_GPIO_Init+0x314>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d013      	beq.n	800119a <HAL_GPIO_Init+0x20e>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a4b      	ldr	r2, [pc, #300]	; (80012a4 <HAL_GPIO_Init+0x318>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d00d      	beq.n	8001196 <HAL_GPIO_Init+0x20a>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4a      	ldr	r2, [pc, #296]	; (80012a8 <HAL_GPIO_Init+0x31c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d007      	beq.n	8001192 <HAL_GPIO_Init+0x206>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a49      	ldr	r2, [pc, #292]	; (80012ac <HAL_GPIO_Init+0x320>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d101      	bne.n	800118e <HAL_GPIO_Init+0x202>
 800118a:	2306      	movs	r3, #6
 800118c:	e00c      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 800118e:	2307      	movs	r3, #7
 8001190:	e00a      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 8001192:	2305      	movs	r3, #5
 8001194:	e008      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 8001196:	2304      	movs	r3, #4
 8001198:	e006      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 800119a:	2303      	movs	r3, #3
 800119c:	e004      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 800119e:	2302      	movs	r3, #2
 80011a0:	e002      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_GPIO_Init+0x21c>
 80011a6:	2300      	movs	r3, #0
 80011a8:	69fa      	ldr	r2, [r7, #28]
 80011aa:	f002 0203 	and.w	r2, r2, #3
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	4093      	lsls	r3, r2
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b8:	4935      	ldr	r1, [pc, #212]	; (8001290 <HAL_GPIO_Init+0x304>)
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011c6:	4b3a      	ldr	r3, [pc, #232]	; (80012b0 <HAL_GPIO_Init+0x324>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ea:	4a31      	ldr	r2, [pc, #196]	; (80012b0 <HAL_GPIO_Init+0x324>)
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011f0:	4b2f      	ldr	r3, [pc, #188]	; (80012b0 <HAL_GPIO_Init+0x324>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001214:	4a26      	ldr	r2, [pc, #152]	; (80012b0 <HAL_GPIO_Init+0x324>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800121a:	4b25      	ldr	r3, [pc, #148]	; (80012b0 <HAL_GPIO_Init+0x324>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	4313      	orrs	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800123e:	4a1c      	ldr	r2, [pc, #112]	; (80012b0 <HAL_GPIO_Init+0x324>)
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001244:	4b1a      	ldr	r3, [pc, #104]	; (80012b0 <HAL_GPIO_Init+0x324>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001268:	4a11      	ldr	r2, [pc, #68]	; (80012b0 <HAL_GPIO_Init+0x324>)
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3301      	adds	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	2b0f      	cmp	r3, #15
 8001278:	f67f ae96 	bls.w	8000fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3724      	adds	r7, #36	; 0x24
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800
 8001290:	40013800 	.word	0x40013800
 8001294:	40020000 	.word	0x40020000
 8001298:	40020400 	.word	0x40020400
 800129c:	40020800 	.word	0x40020800
 80012a0:	40020c00 	.word	0x40020c00
 80012a4:	40021000 	.word	0x40021000
 80012a8:	40021400 	.word	0x40021400
 80012ac:	40021800 	.word	0x40021800
 80012b0:	40013c00 	.word	0x40013c00

080012b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	807b      	strh	r3, [r7, #2]
 80012c0:	4613      	mov	r3, r2
 80012c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c4:	787b      	ldrb	r3, [r7, #1]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ca:	887a      	ldrh	r2, [r7, #2]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012d0:	e003      	b.n	80012da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012d2:	887b      	ldrh	r3, [r7, #2]
 80012d4:	041a      	lsls	r2, r3, #16
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	619a      	str	r2, [r3, #24]
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d101      	bne.n	80012fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e0cc      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012fc:	4b68      	ldr	r3, [pc, #416]	; (80014a0 <HAL_RCC_ClockConfig+0x1b8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 030f 	and.w	r3, r3, #15
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	d90c      	bls.n	8001324 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800130a:	4b65      	ldr	r3, [pc, #404]	; (80014a0 <HAL_RCC_ClockConfig+0x1b8>)
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001312:	4b63      	ldr	r3, [pc, #396]	; (80014a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 030f 	and.w	r3, r3, #15
 800131a:	683a      	ldr	r2, [r7, #0]
 800131c:	429a      	cmp	r2, r3
 800131e:	d001      	beq.n	8001324 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e0b8      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d020      	beq.n	8001372 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800133c:	4b59      	ldr	r3, [pc, #356]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	4a58      	ldr	r2, [pc, #352]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001342:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001346:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0308 	and.w	r3, r3, #8
 8001350:	2b00      	cmp	r3, #0
 8001352:	d005      	beq.n	8001360 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001354:	4b53      	ldr	r3, [pc, #332]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	4a52      	ldr	r2, [pc, #328]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800135e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001360:	4b50      	ldr	r3, [pc, #320]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	494d      	ldr	r1, [pc, #308]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800136e:	4313      	orrs	r3, r2
 8001370:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	2b00      	cmp	r3, #0
 800137c:	d044      	beq.n	8001408 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d107      	bne.n	8001396 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d119      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e07f      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2b02      	cmp	r3, #2
 800139c:	d003      	beq.n	80013a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d107      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013a6:	4b3f      	ldr	r3, [pc, #252]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d109      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e06f      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b6:	4b3b      	ldr	r3, [pc, #236]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e067      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013c6:	4b37      	ldr	r3, [pc, #220]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f023 0203 	bic.w	r2, r3, #3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	4934      	ldr	r1, [pc, #208]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 80013d4:	4313      	orrs	r3, r2
 80013d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013d8:	f7ff fce6 	bl	8000da8 <HAL_GetTick>
 80013dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013de:	e00a      	b.n	80013f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013e0:	f7ff fce2 	bl	8000da8 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e04f      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f6:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 020c 	and.w	r2, r3, #12
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	429a      	cmp	r2, r3
 8001406:	d1eb      	bne.n	80013e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001408:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <HAL_RCC_ClockConfig+0x1b8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 030f 	and.w	r3, r3, #15
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	429a      	cmp	r2, r3
 8001414:	d20c      	bcs.n	8001430 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001416:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	b2d2      	uxtb	r2, r2
 800141c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800141e:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d001      	beq.n	8001430 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e032      	b.n	8001496 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	d008      	beq.n	800144e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800143c:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	4916      	ldr	r1, [pc, #88]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800144a:	4313      	orrs	r3, r2
 800144c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	2b00      	cmp	r3, #0
 8001458:	d009      	beq.n	800146e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	490e      	ldr	r1, [pc, #56]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 800146a:	4313      	orrs	r3, r2
 800146c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800146e:	f000 f855 	bl	800151c <HAL_RCC_GetSysClockFreq>
 8001472:	4602      	mov	r2, r0
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	091b      	lsrs	r3, r3, #4
 800147a:	f003 030f 	and.w	r3, r3, #15
 800147e:	490a      	ldr	r1, [pc, #40]	; (80014a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001480:	5ccb      	ldrb	r3, [r1, r3]
 8001482:	fa22 f303 	lsr.w	r3, r2, r3
 8001486:	4a09      	ldr	r2, [pc, #36]	; (80014ac <HAL_RCC_ClockConfig+0x1c4>)
 8001488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_RCC_ClockConfig+0x1c8>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fc46 	bl	8000d20 <HAL_InitTick>

  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023c00 	.word	0x40023c00
 80014a4:	40023800 	.word	0x40023800
 80014a8:	080024d0 	.word	0x080024d0
 80014ac:	20000000 	.word	0x20000000
 80014b0:	20000004 	.word	0x20000004

080014b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014b8:	4b03      	ldr	r3, [pc, #12]	; (80014c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80014ba:	681b      	ldr	r3, [r3, #0]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20000000 	.word	0x20000000

080014cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014d0:	f7ff fff0 	bl	80014b4 <HAL_RCC_GetHCLKFreq>
 80014d4:	4602      	mov	r2, r0
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	0a9b      	lsrs	r3, r3, #10
 80014dc:	f003 0307 	and.w	r3, r3, #7
 80014e0:	4903      	ldr	r1, [pc, #12]	; (80014f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014e2:	5ccb      	ldrb	r3, [r1, r3]
 80014e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40023800 	.word	0x40023800
 80014f0:	080024e0 	.word	0x080024e0

080014f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014f8:	f7ff ffdc 	bl	80014b4 <HAL_RCC_GetHCLKFreq>
 80014fc:	4602      	mov	r2, r0
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	0b5b      	lsrs	r3, r3, #13
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	4903      	ldr	r1, [pc, #12]	; (8001518 <HAL_RCC_GetPCLK2Freq+0x24>)
 800150a:	5ccb      	ldrb	r3, [r1, r3]
 800150c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800
 8001518:	080024e0 	.word	0x080024e0

0800151c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800151c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001520:	b0ae      	sub	sp, #184	; 0xb8
 8001522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001536:	2300      	movs	r3, #0
 8001538:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800153c:	2300      	movs	r3, #0
 800153e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001542:	4bcb      	ldr	r3, [pc, #812]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
 800154a:	2b0c      	cmp	r3, #12
 800154c:	f200 8206 	bhi.w	800195c <HAL_RCC_GetSysClockFreq+0x440>
 8001550:	a201      	add	r2, pc, #4	; (adr r2, 8001558 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001556:	bf00      	nop
 8001558:	0800158d 	.word	0x0800158d
 800155c:	0800195d 	.word	0x0800195d
 8001560:	0800195d 	.word	0x0800195d
 8001564:	0800195d 	.word	0x0800195d
 8001568:	08001595 	.word	0x08001595
 800156c:	0800195d 	.word	0x0800195d
 8001570:	0800195d 	.word	0x0800195d
 8001574:	0800195d 	.word	0x0800195d
 8001578:	0800159d 	.word	0x0800159d
 800157c:	0800195d 	.word	0x0800195d
 8001580:	0800195d 	.word	0x0800195d
 8001584:	0800195d 	.word	0x0800195d
 8001588:	0800178d 	.word	0x0800178d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800158c:	4bb9      	ldr	r3, [pc, #740]	; (8001874 <HAL_RCC_GetSysClockFreq+0x358>)
 800158e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001592:	e1e7      	b.n	8001964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001594:	4bb8      	ldr	r3, [pc, #736]	; (8001878 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001596:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800159a:	e1e3      	b.n	8001964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800159c:	4bb4      	ldr	r3, [pc, #720]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015a8:	4bb1      	ldr	r3, [pc, #708]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d071      	beq.n	8001698 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015b4:	4bae      	ldr	r3, [pc, #696]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	099b      	lsrs	r3, r3, #6
 80015ba:	2200      	movs	r2, #0
 80015bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80015c0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80015c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80015c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015d0:	2300      	movs	r3, #0
 80015d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80015da:	4622      	mov	r2, r4
 80015dc:	462b      	mov	r3, r5
 80015de:	f04f 0000 	mov.w	r0, #0
 80015e2:	f04f 0100 	mov.w	r1, #0
 80015e6:	0159      	lsls	r1, r3, #5
 80015e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015ec:	0150      	lsls	r0, r2, #5
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	4621      	mov	r1, r4
 80015f4:	1a51      	subs	r1, r2, r1
 80015f6:	6439      	str	r1, [r7, #64]	; 0x40
 80015f8:	4629      	mov	r1, r5
 80015fa:	eb63 0301 	sbc.w	r3, r3, r1
 80015fe:	647b      	str	r3, [r7, #68]	; 0x44
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800160c:	4649      	mov	r1, r9
 800160e:	018b      	lsls	r3, r1, #6
 8001610:	4641      	mov	r1, r8
 8001612:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001616:	4641      	mov	r1, r8
 8001618:	018a      	lsls	r2, r1, #6
 800161a:	4641      	mov	r1, r8
 800161c:	1a51      	subs	r1, r2, r1
 800161e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001620:	4649      	mov	r1, r9
 8001622:	eb63 0301 	sbc.w	r3, r3, r1
 8001626:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001634:	4649      	mov	r1, r9
 8001636:	00cb      	lsls	r3, r1, #3
 8001638:	4641      	mov	r1, r8
 800163a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800163e:	4641      	mov	r1, r8
 8001640:	00ca      	lsls	r2, r1, #3
 8001642:	4610      	mov	r0, r2
 8001644:	4619      	mov	r1, r3
 8001646:	4603      	mov	r3, r0
 8001648:	4622      	mov	r2, r4
 800164a:	189b      	adds	r3, r3, r2
 800164c:	633b      	str	r3, [r7, #48]	; 0x30
 800164e:	462b      	mov	r3, r5
 8001650:	460a      	mov	r2, r1
 8001652:	eb42 0303 	adc.w	r3, r2, r3
 8001656:	637b      	str	r3, [r7, #52]	; 0x34
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001664:	4629      	mov	r1, r5
 8001666:	024b      	lsls	r3, r1, #9
 8001668:	4621      	mov	r1, r4
 800166a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800166e:	4621      	mov	r1, r4
 8001670:	024a      	lsls	r2, r1, #9
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800167a:	2200      	movs	r2, #0
 800167c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001680:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001684:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001688:	f7fe fdf8 	bl	800027c <__aeabi_uldivmod>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4613      	mov	r3, r2
 8001692:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001696:	e067      	b.n	8001768 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001698:	4b75      	ldr	r3, [pc, #468]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	099b      	lsrs	r3, r3, #6
 800169e:	2200      	movs	r2, #0
 80016a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016a4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80016a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80016ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80016b2:	2300      	movs	r3, #0
 80016b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016b6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80016ba:	4622      	mov	r2, r4
 80016bc:	462b      	mov	r3, r5
 80016be:	f04f 0000 	mov.w	r0, #0
 80016c2:	f04f 0100 	mov.w	r1, #0
 80016c6:	0159      	lsls	r1, r3, #5
 80016c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016cc:	0150      	lsls	r0, r2, #5
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4621      	mov	r1, r4
 80016d4:	1a51      	subs	r1, r2, r1
 80016d6:	62b9      	str	r1, [r7, #40]	; 0x28
 80016d8:	4629      	mov	r1, r5
 80016da:	eb63 0301 	sbc.w	r3, r3, r1
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80016ec:	4649      	mov	r1, r9
 80016ee:	018b      	lsls	r3, r1, #6
 80016f0:	4641      	mov	r1, r8
 80016f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016f6:	4641      	mov	r1, r8
 80016f8:	018a      	lsls	r2, r1, #6
 80016fa:	4641      	mov	r1, r8
 80016fc:	ebb2 0a01 	subs.w	sl, r2, r1
 8001700:	4649      	mov	r1, r9
 8001702:	eb63 0b01 	sbc.w	fp, r3, r1
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 0300 	mov.w	r3, #0
 800170e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001712:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001716:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800171a:	4692      	mov	sl, r2
 800171c:	469b      	mov	fp, r3
 800171e:	4623      	mov	r3, r4
 8001720:	eb1a 0303 	adds.w	r3, sl, r3
 8001724:	623b      	str	r3, [r7, #32]
 8001726:	462b      	mov	r3, r5
 8001728:	eb4b 0303 	adc.w	r3, fp, r3
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800173a:	4629      	mov	r1, r5
 800173c:	028b      	lsls	r3, r1, #10
 800173e:	4621      	mov	r1, r4
 8001740:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001744:	4621      	mov	r1, r4
 8001746:	028a      	lsls	r2, r1, #10
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001750:	2200      	movs	r2, #0
 8001752:	673b      	str	r3, [r7, #112]	; 0x70
 8001754:	677a      	str	r2, [r7, #116]	; 0x74
 8001756:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800175a:	f7fe fd8f 	bl	800027c <__aeabi_uldivmod>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4613      	mov	r3, r2
 8001764:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001768:	4b41      	ldr	r3, [pc, #260]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	0c1b      	lsrs	r3, r3, #16
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	3301      	adds	r3, #1
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco / pllp;
 800177a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800177e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001782:	fbb2 f3f3 	udiv	r3, r2, r3
 8001786:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800178a:	e0eb      	b.n	8001964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800178c:	4b38      	ldr	r3, [pc, #224]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001794:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001798:	4b35      	ldr	r3, [pc, #212]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d06b      	beq.n	800187c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017a4:	4b32      	ldr	r3, [pc, #200]	; (8001870 <HAL_RCC_GetSysClockFreq+0x354>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	099b      	lsrs	r3, r3, #6
 80017aa:	2200      	movs	r2, #0
 80017ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80017ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80017b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017b6:	663b      	str	r3, [r7, #96]	; 0x60
 80017b8:	2300      	movs	r3, #0
 80017ba:	667b      	str	r3, [r7, #100]	; 0x64
 80017bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80017c0:	4622      	mov	r2, r4
 80017c2:	462b      	mov	r3, r5
 80017c4:	f04f 0000 	mov.w	r0, #0
 80017c8:	f04f 0100 	mov.w	r1, #0
 80017cc:	0159      	lsls	r1, r3, #5
 80017ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017d2:	0150      	lsls	r0, r2, #5
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4621      	mov	r1, r4
 80017da:	1a51      	subs	r1, r2, r1
 80017dc:	61b9      	str	r1, [r7, #24]
 80017de:	4629      	mov	r1, r5
 80017e0:	eb63 0301 	sbc.w	r3, r3, r1
 80017e4:	61fb      	str	r3, [r7, #28]
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	f04f 0300 	mov.w	r3, #0
 80017ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80017f2:	4659      	mov	r1, fp
 80017f4:	018b      	lsls	r3, r1, #6
 80017f6:	4651      	mov	r1, sl
 80017f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017fc:	4651      	mov	r1, sl
 80017fe:	018a      	lsls	r2, r1, #6
 8001800:	4651      	mov	r1, sl
 8001802:	ebb2 0801 	subs.w	r8, r2, r1
 8001806:	4659      	mov	r1, fp
 8001808:	eb63 0901 	sbc.w	r9, r3, r1
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	f04f 0300 	mov.w	r3, #0
 8001814:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001818:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800181c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001820:	4690      	mov	r8, r2
 8001822:	4699      	mov	r9, r3
 8001824:	4623      	mov	r3, r4
 8001826:	eb18 0303 	adds.w	r3, r8, r3
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	462b      	mov	r3, r5
 800182e:	eb49 0303 	adc.w	r3, r9, r3
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	f04f 0300 	mov.w	r3, #0
 800183c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001840:	4629      	mov	r1, r5
 8001842:	024b      	lsls	r3, r1, #9
 8001844:	4621      	mov	r1, r4
 8001846:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800184a:	4621      	mov	r1, r4
 800184c:	024a      	lsls	r2, r1, #9
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001856:	2200      	movs	r2, #0
 8001858:	65bb      	str	r3, [r7, #88]	; 0x58
 800185a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800185c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001860:	f7fe fd0c 	bl	800027c <__aeabi_uldivmod>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4613      	mov	r3, r2
 800186a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800186e:	e065      	b.n	800193c <HAL_RCC_GetSysClockFreq+0x420>
 8001870:	40023800 	.word	0x40023800
 8001874:	00f42400 	.word	0x00f42400
 8001878:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800187c:	4b3d      	ldr	r3, [pc, #244]	; (8001974 <HAL_RCC_GetSysClockFreq+0x458>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	099b      	lsrs	r3, r3, #6
 8001882:	2200      	movs	r2, #0
 8001884:	4618      	mov	r0, r3
 8001886:	4611      	mov	r1, r2
 8001888:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800188c:	653b      	str	r3, [r7, #80]	; 0x50
 800188e:	2300      	movs	r3, #0
 8001890:	657b      	str	r3, [r7, #84]	; 0x54
 8001892:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001896:	4642      	mov	r2, r8
 8001898:	464b      	mov	r3, r9
 800189a:	f04f 0000 	mov.w	r0, #0
 800189e:	f04f 0100 	mov.w	r1, #0
 80018a2:	0159      	lsls	r1, r3, #5
 80018a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018a8:	0150      	lsls	r0, r2, #5
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4641      	mov	r1, r8
 80018b0:	1a51      	subs	r1, r2, r1
 80018b2:	60b9      	str	r1, [r7, #8]
 80018b4:	4649      	mov	r1, r9
 80018b6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018c8:	4659      	mov	r1, fp
 80018ca:	018b      	lsls	r3, r1, #6
 80018cc:	4651      	mov	r1, sl
 80018ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018d2:	4651      	mov	r1, sl
 80018d4:	018a      	lsls	r2, r1, #6
 80018d6:	4651      	mov	r1, sl
 80018d8:	1a54      	subs	r4, r2, r1
 80018da:	4659      	mov	r1, fp
 80018dc:	eb63 0501 	sbc.w	r5, r3, r1
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	00eb      	lsls	r3, r5, #3
 80018ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018ee:	00e2      	lsls	r2, r4, #3
 80018f0:	4614      	mov	r4, r2
 80018f2:	461d      	mov	r5, r3
 80018f4:	4643      	mov	r3, r8
 80018f6:	18e3      	adds	r3, r4, r3
 80018f8:	603b      	str	r3, [r7, #0]
 80018fa:	464b      	mov	r3, r9
 80018fc:	eb45 0303 	adc.w	r3, r5, r3
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	f04f 0300 	mov.w	r3, #0
 800190a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800190e:	4629      	mov	r1, r5
 8001910:	028b      	lsls	r3, r1, #10
 8001912:	4621      	mov	r1, r4
 8001914:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001918:	4621      	mov	r1, r4
 800191a:	028a      	lsls	r2, r1, #10
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001924:	2200      	movs	r2, #0
 8001926:	64bb      	str	r3, [r7, #72]	; 0x48
 8001928:	64fa      	str	r2, [r7, #76]	; 0x4c
 800192a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800192e:	f7fe fca5 	bl	800027c <__aeabi_uldivmod>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4613      	mov	r3, r2
 8001938:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800193c:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <HAL_RCC_GetSysClockFreq+0x458>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	0f1b      	lsrs	r3, r3, #28
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco / pllr;
 800194a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800194e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001952:	fbb2 f3f3 	udiv	r3, r2, r3
 8001956:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800195a:	e003      	b.n	8001964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800195c:	4b06      	ldr	r3, [pc, #24]	; (8001978 <HAL_RCC_GetSysClockFreq+0x45c>)
 800195e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001962:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001964:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001968:	4618      	mov	r0, r3
 800196a:	37b8      	adds	r7, #184	; 0xb8
 800196c:	46bd      	mov	sp, r7
 800196e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001972:	bf00      	nop
 8001974:	40023800 	.word	0x40023800
 8001978:	00f42400 	.word	0x00f42400

0800197c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e28d      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	2b00      	cmp	r3, #0
 8001998:	f000 8083 	beq.w	8001aa2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800199c:	4b94      	ldr	r3, [pc, #592]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 030c 	and.w	r3, r3, #12
 80019a4:	2b04      	cmp	r3, #4
 80019a6:	d019      	beq.n	80019dc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019a8:	4b91      	ldr	r3, [pc, #580]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 030c 	and.w	r3, r3, #12
        || \
 80019b0:	2b08      	cmp	r3, #8
 80019b2:	d106      	bne.n	80019c2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019b4:	4b8e      	ldr	r3, [pc, #568]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019c0:	d00c      	beq.n	80019dc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019c2:	4b8b      	ldr	r3, [pc, #556]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019ca:	2b0c      	cmp	r3, #12
 80019cc:	d112      	bne.n	80019f4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ce:	4b88      	ldr	r3, [pc, #544]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019da:	d10b      	bne.n	80019f4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019dc:	4b84      	ldr	r3, [pc, #528]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d05b      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x124>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d157      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e25a      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019fc:	d106      	bne.n	8001a0c <HAL_RCC_OscConfig+0x90>
 80019fe:	4b7c      	ldr	r3, [pc, #496]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a7b      	ldr	r2, [pc, #492]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	e01d      	b.n	8001a48 <HAL_RCC_OscConfig+0xcc>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a14:	d10c      	bne.n	8001a30 <HAL_RCC_OscConfig+0xb4>
 8001a16:	4b76      	ldr	r3, [pc, #472]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a75      	ldr	r2, [pc, #468]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a20:	6013      	str	r3, [r2, #0]
 8001a22:	4b73      	ldr	r3, [pc, #460]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a72      	ldr	r2, [pc, #456]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	e00b      	b.n	8001a48 <HAL_RCC_OscConfig+0xcc>
 8001a30:	4b6f      	ldr	r3, [pc, #444]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a6e      	ldr	r2, [pc, #440]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a3a:	6013      	str	r3, [r2, #0]
 8001a3c:	4b6c      	ldr	r3, [pc, #432]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a6b      	ldr	r2, [pc, #428]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d013      	beq.n	8001a78 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a50:	f7ff f9aa 	bl	8000da8 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a58:	f7ff f9a6 	bl	8000da8 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b64      	cmp	r3, #100	; 0x64
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e21f      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6a:	4b61      	ldr	r3, [pc, #388]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCC_OscConfig+0xdc>
 8001a76:	e014      	b.n	8001aa2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a78:	f7ff f996 	bl	8000da8 <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a80:	f7ff f992 	bl	8000da8 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b64      	cmp	r3, #100	; 0x64
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e20b      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a92:	4b57      	ldr	r3, [pc, #348]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1f0      	bne.n	8001a80 <HAL_RCC_OscConfig+0x104>
 8001a9e:	e000      	b.n	8001aa2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d06f      	beq.n	8001b8e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001aae:	4b50      	ldr	r3, [pc, #320]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d017      	beq.n	8001aea <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001aba:	4b4d      	ldr	r3, [pc, #308]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ac2:	2b08      	cmp	r3, #8
 8001ac4:	d105      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ac6:	4b4a      	ldr	r3, [pc, #296]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00b      	beq.n	8001aea <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad2:	4b47      	ldr	r3, [pc, #284]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ada:	2b0c      	cmp	r3, #12
 8001adc:	d11c      	bne.n	8001b18 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ade:	4b44      	ldr	r3, [pc, #272]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d116      	bne.n	8001b18 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aea:	4b41      	ldr	r3, [pc, #260]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <HAL_RCC_OscConfig+0x186>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d001      	beq.n	8001b02 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e1d3      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b02:	4b3b      	ldr	r3, [pc, #236]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	4937      	ldr	r1, [pc, #220]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001b12:	4313      	orrs	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b16:	e03a      	b.n	8001b8e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d020      	beq.n	8001b62 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b20:	4b34      	ldr	r3, [pc, #208]	; (8001bf4 <HAL_RCC_OscConfig+0x278>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b26:	f7ff f93f 	bl	8000da8 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b2e:	f7ff f93b 	bl	8000da8 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e1b4      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b40:	4b2b      	ldr	r3, [pc, #172]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b4c:	4b28      	ldr	r3, [pc, #160]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	4925      	ldr	r1, [pc, #148]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	600b      	str	r3, [r1, #0]
 8001b60:	e015      	b.n	8001b8e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b62:	4b24      	ldr	r3, [pc, #144]	; (8001bf4 <HAL_RCC_OscConfig+0x278>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b68:	f7ff f91e 	bl	8000da8 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b70:	f7ff f91a 	bl	8000da8 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e193      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b82:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f0      	bne.n	8001b70 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d036      	beq.n	8001c08 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d016      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <HAL_RCC_OscConfig+0x27c>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba8:	f7ff f8fe 	bl	8000da8 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bb0:	f7ff f8fa 	bl	8000da8 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e173      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <HAL_RCC_OscConfig+0x274>)
 8001bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d0f0      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x234>
 8001bce:	e01b      	b.n	8001c08 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <HAL_RCC_OscConfig+0x27c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd6:	f7ff f8e7 	bl	8000da8 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bdc:	e00e      	b.n	8001bfc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bde:	f7ff f8e3 	bl	8000da8 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d907      	bls.n	8001bfc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e15c      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	42470000 	.word	0x42470000
 8001bf8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bfc:	4b8a      	ldr	r3, [pc, #552]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1ea      	bne.n	8001bde <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 8097 	beq.w	8001d44 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c1a:	4b83      	ldr	r3, [pc, #524]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d10f      	bne.n	8001c46 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	4b7f      	ldr	r3, [pc, #508]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	4a7e      	ldr	r2, [pc, #504]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c34:	6413      	str	r3, [r2, #64]	; 0x40
 8001c36:	4b7c      	ldr	r3, [pc, #496]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c42:	2301      	movs	r3, #1
 8001c44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c46:	4b79      	ldr	r3, [pc, #484]	; (8001e2c <HAL_RCC_OscConfig+0x4b0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d118      	bne.n	8001c84 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c52:	4b76      	ldr	r3, [pc, #472]	; (8001e2c <HAL_RCC_OscConfig+0x4b0>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a75      	ldr	r2, [pc, #468]	; (8001e2c <HAL_RCC_OscConfig+0x4b0>)
 8001c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c5e:	f7ff f8a3 	bl	8000da8 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c66:	f7ff f89f 	bl	8000da8 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e118      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c78:	4b6c      	ldr	r3, [pc, #432]	; (8001e2c <HAL_RCC_OscConfig+0x4b0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d106      	bne.n	8001c9a <HAL_RCC_OscConfig+0x31e>
 8001c8c:	4b66      	ldr	r3, [pc, #408]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c90:	4a65      	ldr	r2, [pc, #404]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6713      	str	r3, [r2, #112]	; 0x70
 8001c98:	e01c      	b.n	8001cd4 <HAL_RCC_OscConfig+0x358>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b05      	cmp	r3, #5
 8001ca0:	d10c      	bne.n	8001cbc <HAL_RCC_OscConfig+0x340>
 8001ca2:	4b61      	ldr	r3, [pc, #388]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca6:	4a60      	ldr	r2, [pc, #384]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001ca8:	f043 0304 	orr.w	r3, r3, #4
 8001cac:	6713      	str	r3, [r2, #112]	; 0x70
 8001cae:	4b5e      	ldr	r3, [pc, #376]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb2:	4a5d      	ldr	r2, [pc, #372]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8001cba:	e00b      	b.n	8001cd4 <HAL_RCC_OscConfig+0x358>
 8001cbc:	4b5a      	ldr	r3, [pc, #360]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc0:	4a59      	ldr	r2, [pc, #356]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cc2:	f023 0301 	bic.w	r3, r3, #1
 8001cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc8:	4b57      	ldr	r3, [pc, #348]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ccc:	4a56      	ldr	r2, [pc, #344]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cce:	f023 0304 	bic.w	r3, r3, #4
 8001cd2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d015      	beq.n	8001d08 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cdc:	f7ff f864 	bl	8000da8 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce4:	f7ff f860 	bl	8000da8 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e0d7      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cfa:	4b4b      	ldr	r3, [pc, #300]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0ee      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x368>
 8001d06:	e014      	b.n	8001d32 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d08:	f7ff f84e 	bl	8000da8 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d0e:	e00a      	b.n	8001d26 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d10:	f7ff f84a 	bl	8000da8 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e0c1      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d26:	4b40      	ldr	r3, [pc, #256]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1ee      	bne.n	8001d10 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d32:	7dfb      	ldrb	r3, [r7, #23]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d105      	bne.n	8001d44 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d38:	4b3b      	ldr	r3, [pc, #236]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3c:	4a3a      	ldr	r2, [pc, #232]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001d3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d42:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f000 80ad 	beq.w	8001ea8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d4e:	4b36      	ldr	r3, [pc, #216]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d060      	beq.n	8001e1c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d145      	bne.n	8001dee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d62:	4b33      	ldr	r3, [pc, #204]	; (8001e30 <HAL_RCC_OscConfig+0x4b4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d68:	f7ff f81e 	bl	8000da8 <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d70:	f7ff f81a 	bl	8000da8 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e093      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d82:	4b29      	ldr	r3, [pc, #164]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f0      	bne.n	8001d70 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69da      	ldr	r2, [r3, #28]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9c:	019b      	lsls	r3, r3, #6
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	085b      	lsrs	r3, r3, #1
 8001da6:	3b01      	subs	r3, #1
 8001da8:	041b      	lsls	r3, r3, #16
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db0:	061b      	lsls	r3, r3, #24
 8001db2:	431a      	orrs	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db8:	071b      	lsls	r3, r3, #28
 8001dba:	491b      	ldr	r1, [pc, #108]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	; (8001e30 <HAL_RCC_OscConfig+0x4b4>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc6:	f7fe ffef 	bl	8000da8 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dce:	f7fe ffeb 	bl	8000da8 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e064      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de0:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x452>
 8001dec:	e05c      	b.n	8001ea8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dee:	4b10      	ldr	r3, [pc, #64]	; (8001e30 <HAL_RCC_OscConfig+0x4b4>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df4:	f7fe ffd8 	bl	8000da8 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfc:	f7fe ffd4 	bl	8000da8 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e04d      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0e:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <HAL_RCC_OscConfig+0x4ac>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1f0      	bne.n	8001dfc <HAL_RCC_OscConfig+0x480>
 8001e1a:	e045      	b.n	8001ea8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d107      	bne.n	8001e34 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e040      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40007000 	.word	0x40007000
 8001e30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e34:	4b1f      	ldr	r3, [pc, #124]	; (8001eb4 <HAL_RCC_OscConfig+0x538>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d030      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d129      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d122      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e64:	4013      	ands	r3, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d119      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7a:	085b      	lsrs	r3, r3, #1
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d10f      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d107      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d001      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40023800 	.word	0x40023800

08001eb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e042      	b.n	8001f50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d106      	bne.n	8001ee4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7fe fe4e 	bl	8000b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2224      	movs	r2, #36	; 0x24
 8001ee8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001efa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 f82b 	bl	8001f58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	691a      	ldr	r2, [r3, #16]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	695a      	ldr	r2, [r3, #20]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2220      	movs	r2, #32
 8001f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f5c:	b0c0      	sub	sp, #256	; 0x100
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f74:	68d9      	ldr	r1, [r3, #12]
 8001f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	ea40 0301 	orr.w	r3, r0, r1
 8001f80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	431a      	orrs	r2, r3
 8001f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f9c:	69db      	ldr	r3, [r3, #28]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001fb0:	f021 010c 	bic.w	r1, r1, #12
 8001fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001fbe:	430b      	orrs	r3, r1
 8001fc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd2:	6999      	ldr	r1, [r3, #24]
 8001fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	ea40 0301 	orr.w	r3, r0, r1
 8001fde:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	4b8f      	ldr	r3, [pc, #572]	; (8002224 <UART_SetConfig+0x2cc>)
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d005      	beq.n	8001ff8 <UART_SetConfig+0xa0>
 8001fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4b8d      	ldr	r3, [pc, #564]	; (8002228 <UART_SetConfig+0x2d0>)
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d104      	bne.n	8002002 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ff8:	f7ff fa7c 	bl	80014f4 <HAL_RCC_GetPCLK2Freq>
 8001ffc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002000:	e003      	b.n	800200a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002002:	f7ff fa63 	bl	80014cc <HAL_RCC_GetPCLK1Freq>
 8002006:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800200a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800200e:	69db      	ldr	r3, [r3, #28]
 8002010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002014:	f040 810c 	bne.w	8002230 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002018:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800201c:	2200      	movs	r2, #0
 800201e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002022:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002026:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800202a:	4622      	mov	r2, r4
 800202c:	462b      	mov	r3, r5
 800202e:	1891      	adds	r1, r2, r2
 8002030:	65b9      	str	r1, [r7, #88]	; 0x58
 8002032:	415b      	adcs	r3, r3
 8002034:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002036:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800203a:	4621      	mov	r1, r4
 800203c:	eb12 0801 	adds.w	r8, r2, r1
 8002040:	4629      	mov	r1, r5
 8002042:	eb43 0901 	adc.w	r9, r3, r1
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002052:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002056:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800205a:	4690      	mov	r8, r2
 800205c:	4699      	mov	r9, r3
 800205e:	4623      	mov	r3, r4
 8002060:	eb18 0303 	adds.w	r3, r8, r3
 8002064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002068:	462b      	mov	r3, r5
 800206a:	eb49 0303 	adc.w	r3, r9, r3
 800206e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800207e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002082:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002086:	460b      	mov	r3, r1
 8002088:	18db      	adds	r3, r3, r3
 800208a:	653b      	str	r3, [r7, #80]	; 0x50
 800208c:	4613      	mov	r3, r2
 800208e:	eb42 0303 	adc.w	r3, r2, r3
 8002092:	657b      	str	r3, [r7, #84]	; 0x54
 8002094:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002098:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800209c:	f7fe f8ee 	bl	800027c <__aeabi_uldivmod>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4b61      	ldr	r3, [pc, #388]	; (800222c <UART_SetConfig+0x2d4>)
 80020a6:	fba3 2302 	umull	r2, r3, r3, r2
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	011c      	lsls	r4, r3, #4
 80020ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020b2:	2200      	movs	r2, #0
 80020b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80020bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80020c0:	4642      	mov	r2, r8
 80020c2:	464b      	mov	r3, r9
 80020c4:	1891      	adds	r1, r2, r2
 80020c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80020c8:	415b      	adcs	r3, r3
 80020ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80020d0:	4641      	mov	r1, r8
 80020d2:	eb12 0a01 	adds.w	sl, r2, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	eb43 0b01 	adc.w	fp, r3, r1
 80020dc:	f04f 0200 	mov.w	r2, #0
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80020e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80020ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020f0:	4692      	mov	sl, r2
 80020f2:	469b      	mov	fp, r3
 80020f4:	4643      	mov	r3, r8
 80020f6:	eb1a 0303 	adds.w	r3, sl, r3
 80020fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80020fe:	464b      	mov	r3, r9
 8002100:	eb4b 0303 	adc.w	r3, fp, r3
 8002104:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002114:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002118:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800211c:	460b      	mov	r3, r1
 800211e:	18db      	adds	r3, r3, r3
 8002120:	643b      	str	r3, [r7, #64]	; 0x40
 8002122:	4613      	mov	r3, r2
 8002124:	eb42 0303 	adc.w	r3, r2, r3
 8002128:	647b      	str	r3, [r7, #68]	; 0x44
 800212a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800212e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002132:	f7fe f8a3 	bl	800027c <__aeabi_uldivmod>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4611      	mov	r1, r2
 800213c:	4b3b      	ldr	r3, [pc, #236]	; (800222c <UART_SetConfig+0x2d4>)
 800213e:	fba3 2301 	umull	r2, r3, r3, r1
 8002142:	095b      	lsrs	r3, r3, #5
 8002144:	2264      	movs	r2, #100	; 0x64
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	1acb      	subs	r3, r1, r3
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002152:	4b36      	ldr	r3, [pc, #216]	; (800222c <UART_SetConfig+0x2d4>)
 8002154:	fba3 2302 	umull	r2, r3, r3, r2
 8002158:	095b      	lsrs	r3, r3, #5
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002160:	441c      	add	r4, r3
 8002162:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002166:	2200      	movs	r2, #0
 8002168:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800216c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002170:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002174:	4642      	mov	r2, r8
 8002176:	464b      	mov	r3, r9
 8002178:	1891      	adds	r1, r2, r2
 800217a:	63b9      	str	r1, [r7, #56]	; 0x38
 800217c:	415b      	adcs	r3, r3
 800217e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002180:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002184:	4641      	mov	r1, r8
 8002186:	1851      	adds	r1, r2, r1
 8002188:	6339      	str	r1, [r7, #48]	; 0x30
 800218a:	4649      	mov	r1, r9
 800218c:	414b      	adcs	r3, r1
 800218e:	637b      	str	r3, [r7, #52]	; 0x34
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	f04f 0300 	mov.w	r3, #0
 8002198:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800219c:	4659      	mov	r1, fp
 800219e:	00cb      	lsls	r3, r1, #3
 80021a0:	4651      	mov	r1, sl
 80021a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021a6:	4651      	mov	r1, sl
 80021a8:	00ca      	lsls	r2, r1, #3
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	4603      	mov	r3, r0
 80021b0:	4642      	mov	r2, r8
 80021b2:	189b      	adds	r3, r3, r2
 80021b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021b8:	464b      	mov	r3, r9
 80021ba:	460a      	mov	r2, r1
 80021bc:	eb42 0303 	adc.w	r3, r2, r3
 80021c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80021c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80021d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80021d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80021d8:	460b      	mov	r3, r1
 80021da:	18db      	adds	r3, r3, r3
 80021dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80021de:	4613      	mov	r3, r2
 80021e0:	eb42 0303 	adc.w	r3, r2, r3
 80021e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80021ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80021ee:	f7fe f845 	bl	800027c <__aeabi_uldivmod>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4b0d      	ldr	r3, [pc, #52]	; (800222c <UART_SetConfig+0x2d4>)
 80021f8:	fba3 1302 	umull	r1, r3, r3, r2
 80021fc:	095b      	lsrs	r3, r3, #5
 80021fe:	2164      	movs	r1, #100	; 0x64
 8002200:	fb01 f303 	mul.w	r3, r1, r3
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	3332      	adds	r3, #50	; 0x32
 800220a:	4a08      	ldr	r2, [pc, #32]	; (800222c <UART_SetConfig+0x2d4>)
 800220c:	fba2 2303 	umull	r2, r3, r2, r3
 8002210:	095b      	lsrs	r3, r3, #5
 8002212:	f003 0207 	and.w	r2, r3, #7
 8002216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4422      	add	r2, r4
 800221e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002220:	e106      	b.n	8002430 <UART_SetConfig+0x4d8>
 8002222:	bf00      	nop
 8002224:	40011000 	.word	0x40011000
 8002228:	40011400 	.word	0x40011400
 800222c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002234:	2200      	movs	r2, #0
 8002236:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800223a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800223e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002242:	4642      	mov	r2, r8
 8002244:	464b      	mov	r3, r9
 8002246:	1891      	adds	r1, r2, r2
 8002248:	6239      	str	r1, [r7, #32]
 800224a:	415b      	adcs	r3, r3
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
 800224e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002252:	4641      	mov	r1, r8
 8002254:	1854      	adds	r4, r2, r1
 8002256:	4649      	mov	r1, r9
 8002258:	eb43 0501 	adc.w	r5, r3, r1
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	f04f 0300 	mov.w	r3, #0
 8002264:	00eb      	lsls	r3, r5, #3
 8002266:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800226a:	00e2      	lsls	r2, r4, #3
 800226c:	4614      	mov	r4, r2
 800226e:	461d      	mov	r5, r3
 8002270:	4643      	mov	r3, r8
 8002272:	18e3      	adds	r3, r4, r3
 8002274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002278:	464b      	mov	r3, r9
 800227a:	eb45 0303 	adc.w	r3, r5, r3
 800227e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800228e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	f04f 0300 	mov.w	r3, #0
 800229a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800229e:	4629      	mov	r1, r5
 80022a0:	008b      	lsls	r3, r1, #2
 80022a2:	4621      	mov	r1, r4
 80022a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022a8:	4621      	mov	r1, r4
 80022aa:	008a      	lsls	r2, r1, #2
 80022ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80022b0:	f7fd ffe4 	bl	800027c <__aeabi_uldivmod>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	4b60      	ldr	r3, [pc, #384]	; (800243c <UART_SetConfig+0x4e4>)
 80022ba:	fba3 2302 	umull	r2, r3, r3, r2
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	011c      	lsls	r4, r3, #4
 80022c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022c6:	2200      	movs	r2, #0
 80022c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80022d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80022d4:	4642      	mov	r2, r8
 80022d6:	464b      	mov	r3, r9
 80022d8:	1891      	adds	r1, r2, r2
 80022da:	61b9      	str	r1, [r7, #24]
 80022dc:	415b      	adcs	r3, r3
 80022de:	61fb      	str	r3, [r7, #28]
 80022e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022e4:	4641      	mov	r1, r8
 80022e6:	1851      	adds	r1, r2, r1
 80022e8:	6139      	str	r1, [r7, #16]
 80022ea:	4649      	mov	r1, r9
 80022ec:	414b      	adcs	r3, r1
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	f04f 0200 	mov.w	r2, #0
 80022f4:	f04f 0300 	mov.w	r3, #0
 80022f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022fc:	4659      	mov	r1, fp
 80022fe:	00cb      	lsls	r3, r1, #3
 8002300:	4651      	mov	r1, sl
 8002302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002306:	4651      	mov	r1, sl
 8002308:	00ca      	lsls	r2, r1, #3
 800230a:	4610      	mov	r0, r2
 800230c:	4619      	mov	r1, r3
 800230e:	4603      	mov	r3, r0
 8002310:	4642      	mov	r2, r8
 8002312:	189b      	adds	r3, r3, r2
 8002314:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002318:	464b      	mov	r3, r9
 800231a:	460a      	mov	r2, r1
 800231c:	eb42 0303 	adc.w	r3, r2, r3
 8002320:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	67bb      	str	r3, [r7, #120]	; 0x78
 800232e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	f04f 0300 	mov.w	r3, #0
 8002338:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800233c:	4649      	mov	r1, r9
 800233e:	008b      	lsls	r3, r1, #2
 8002340:	4641      	mov	r1, r8
 8002342:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002346:	4641      	mov	r1, r8
 8002348:	008a      	lsls	r2, r1, #2
 800234a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800234e:	f7fd ff95 	bl	800027c <__aeabi_uldivmod>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4611      	mov	r1, r2
 8002358:	4b38      	ldr	r3, [pc, #224]	; (800243c <UART_SetConfig+0x4e4>)
 800235a:	fba3 2301 	umull	r2, r3, r3, r1
 800235e:	095b      	lsrs	r3, r3, #5
 8002360:	2264      	movs	r2, #100	; 0x64
 8002362:	fb02 f303 	mul.w	r3, r2, r3
 8002366:	1acb      	subs	r3, r1, r3
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	3332      	adds	r3, #50	; 0x32
 800236c:	4a33      	ldr	r2, [pc, #204]	; (800243c <UART_SetConfig+0x4e4>)
 800236e:	fba2 2303 	umull	r2, r3, r2, r3
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002378:	441c      	add	r4, r3
 800237a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800237e:	2200      	movs	r2, #0
 8002380:	673b      	str	r3, [r7, #112]	; 0x70
 8002382:	677a      	str	r2, [r7, #116]	; 0x74
 8002384:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002388:	4642      	mov	r2, r8
 800238a:	464b      	mov	r3, r9
 800238c:	1891      	adds	r1, r2, r2
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	415b      	adcs	r3, r3
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002398:	4641      	mov	r1, r8
 800239a:	1851      	adds	r1, r2, r1
 800239c:	6039      	str	r1, [r7, #0]
 800239e:	4649      	mov	r1, r9
 80023a0:	414b      	adcs	r3, r1
 80023a2:	607b      	str	r3, [r7, #4]
 80023a4:	f04f 0200 	mov.w	r2, #0
 80023a8:	f04f 0300 	mov.w	r3, #0
 80023ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023b0:	4659      	mov	r1, fp
 80023b2:	00cb      	lsls	r3, r1, #3
 80023b4:	4651      	mov	r1, sl
 80023b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ba:	4651      	mov	r1, sl
 80023bc:	00ca      	lsls	r2, r1, #3
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	4642      	mov	r2, r8
 80023c6:	189b      	adds	r3, r3, r2
 80023c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80023ca:	464b      	mov	r3, r9
 80023cc:	460a      	mov	r2, r1
 80023ce:	eb42 0303 	adc.w	r3, r2, r3
 80023d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80023d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	663b      	str	r3, [r7, #96]	; 0x60
 80023de:	667a      	str	r2, [r7, #100]	; 0x64
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80023ec:	4649      	mov	r1, r9
 80023ee:	008b      	lsls	r3, r1, #2
 80023f0:	4641      	mov	r1, r8
 80023f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023f6:	4641      	mov	r1, r8
 80023f8:	008a      	lsls	r2, r1, #2
 80023fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80023fe:	f7fd ff3d 	bl	800027c <__aeabi_uldivmod>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4b0d      	ldr	r3, [pc, #52]	; (800243c <UART_SetConfig+0x4e4>)
 8002408:	fba3 1302 	umull	r1, r3, r3, r2
 800240c:	095b      	lsrs	r3, r3, #5
 800240e:	2164      	movs	r1, #100	; 0x64
 8002410:	fb01 f303 	mul.w	r3, r1, r3
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	3332      	adds	r3, #50	; 0x32
 800241a:	4a08      	ldr	r2, [pc, #32]	; (800243c <UART_SetConfig+0x4e4>)
 800241c:	fba2 2303 	umull	r2, r3, r2, r3
 8002420:	095b      	lsrs	r3, r3, #5
 8002422:	f003 020f 	and.w	r2, r3, #15
 8002426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4422      	add	r2, r4
 800242e:	609a      	str	r2, [r3, #8]
}
 8002430:	bf00      	nop
 8002432:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002436:	46bd      	mov	sp, r7
 8002438:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800243c:	51eb851f 	.word	0x51eb851f

08002440 <memset>:
 8002440:	4402      	add	r2, r0
 8002442:	4603      	mov	r3, r0
 8002444:	4293      	cmp	r3, r2
 8002446:	d100      	bne.n	800244a <memset+0xa>
 8002448:	4770      	bx	lr
 800244a:	f803 1b01 	strb.w	r1, [r3], #1
 800244e:	e7f9      	b.n	8002444 <memset+0x4>

08002450 <__libc_init_array>:
 8002450:	b570      	push	{r4, r5, r6, lr}
 8002452:	4d0d      	ldr	r5, [pc, #52]	; (8002488 <__libc_init_array+0x38>)
 8002454:	4c0d      	ldr	r4, [pc, #52]	; (800248c <__libc_init_array+0x3c>)
 8002456:	1b64      	subs	r4, r4, r5
 8002458:	10a4      	asrs	r4, r4, #2
 800245a:	2600      	movs	r6, #0
 800245c:	42a6      	cmp	r6, r4
 800245e:	d109      	bne.n	8002474 <__libc_init_array+0x24>
 8002460:	4d0b      	ldr	r5, [pc, #44]	; (8002490 <__libc_init_array+0x40>)
 8002462:	4c0c      	ldr	r4, [pc, #48]	; (8002494 <__libc_init_array+0x44>)
 8002464:	f000 f818 	bl	8002498 <_init>
 8002468:	1b64      	subs	r4, r4, r5
 800246a:	10a4      	asrs	r4, r4, #2
 800246c:	2600      	movs	r6, #0
 800246e:	42a6      	cmp	r6, r4
 8002470:	d105      	bne.n	800247e <__libc_init_array+0x2e>
 8002472:	bd70      	pop	{r4, r5, r6, pc}
 8002474:	f855 3b04 	ldr.w	r3, [r5], #4
 8002478:	4798      	blx	r3
 800247a:	3601      	adds	r6, #1
 800247c:	e7ee      	b.n	800245c <__libc_init_array+0xc>
 800247e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002482:	4798      	blx	r3
 8002484:	3601      	adds	r6, #1
 8002486:	e7f2      	b.n	800246e <__libc_init_array+0x1e>
 8002488:	080024f0 	.word	0x080024f0
 800248c:	080024f0 	.word	0x080024f0
 8002490:	080024f0 	.word	0x080024f0
 8002494:	080024f4 	.word	0x080024f4

08002498 <_init>:
 8002498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249a:	bf00      	nop
 800249c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800249e:	bc08      	pop	{r3}
 80024a0:	469e      	mov	lr, r3
 80024a2:	4770      	bx	lr

080024a4 <_fini>:
 80024a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024a6:	bf00      	nop
 80024a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024aa:	bc08      	pop	{r3}
 80024ac:	469e      	mov	lr, r3
 80024ae:	4770      	bx	lr
