-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "07/06/2019 22:55:34"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	VGA IS
    PORT (
	CLOCK_50 : IN std_logic;
	RESET : IN std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	SW : IN std_logic_vector(1 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	VGA_R : OUT std_logic_vector(3 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0)
	);
END VGA;

-- Design Ports Information
-- VGA_HS	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_VS	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SW[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- RESET	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF VGA IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_SW : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL \C|altpll_0|sd1|pll7_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \C|altpll_0|sd1|pll7_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \C|altpll_0|sd1|wire_pll7_fbout\ : std_logic;
SIGNAL \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \C1|HPOS[0]~11_combout\ : std_logic;
SIGNAL \C1|HPOS[7]~26\ : std_logic;
SIGNAL \C1|HPOS[8]~27_combout\ : std_logic;
SIGNAL \C1|HPOS[8]~28\ : std_logic;
SIGNAL \C1|HPOS[9]~29_combout\ : std_logic;
SIGNAL \C1|HPOS[9]~30\ : std_logic;
SIGNAL \C1|HPOS[10]~31_combout\ : std_logic;
SIGNAL \C1|drawProcess~6_combout\ : std_logic;
SIGNAL \C1|LessThan10~0_combout\ : std_logic;
SIGNAL \C1|LessThan0~0_combout\ : std_logic;
SIGNAL \C1|HPOS[0]~12\ : std_logic;
SIGNAL \C1|HPOS[1]~13_combout\ : std_logic;
SIGNAL \C1|HPOS[1]~14\ : std_logic;
SIGNAL \C1|HPOS[2]~15_combout\ : std_logic;
SIGNAL \C1|HPOS[2]~16\ : std_logic;
SIGNAL \C1|HPOS[3]~17_combout\ : std_logic;
SIGNAL \C1|HPOS[3]~18\ : std_logic;
SIGNAL \C1|HPOS[4]~19_combout\ : std_logic;
SIGNAL \C1|HPOS[4]~20\ : std_logic;
SIGNAL \C1|HPOS[5]~21_combout\ : std_logic;
SIGNAL \C1|HPOS[5]~22\ : std_logic;
SIGNAL \C1|HPOS[6]~23_combout\ : std_logic;
SIGNAL \C1|HPOS[6]~24\ : std_logic;
SIGNAL \C1|HPOS[7]~25_combout\ : std_logic;
SIGNAL \C1|drawProcess~0_combout\ : std_logic;
SIGNAL \C1|syncProcess~1_combout\ : std_logic;
SIGNAL \C1|syncProcess~0_combout\ : std_logic;
SIGNAL \C1|syncProcess~2_combout\ : std_logic;
SIGNAL \C1|HSYNC~q\ : std_logic;
SIGNAL \C1|VPOS[0]~11_combout\ : std_logic;
SIGNAL \C1|VPOS[1]~14\ : std_logic;
SIGNAL \C1|VPOS[2]~15_combout\ : std_logic;
SIGNAL \C1|VPOS[2]~16\ : std_logic;
SIGNAL \C1|VPOS[3]~17_combout\ : std_logic;
SIGNAL \C1|VPOS[3]~18\ : std_logic;
SIGNAL \C1|VPOS[4]~19_combout\ : std_logic;
SIGNAL \C1|VPOS[4]~20\ : std_logic;
SIGNAL \C1|VPOS[5]~21_combout\ : std_logic;
SIGNAL \C1|VPOS[5]~22\ : std_logic;
SIGNAL \C1|VPOS[6]~23_combout\ : std_logic;
SIGNAL \C1|VPOS[6]~24\ : std_logic;
SIGNAL \C1|VPOS[7]~25_combout\ : std_logic;
SIGNAL \C1|VPOS[7]~26\ : std_logic;
SIGNAL \C1|VPOS[8]~27_combout\ : std_logic;
SIGNAL \C1|VPOS[8]~28\ : std_logic;
SIGNAL \C1|VPOS[9]~29_combout\ : std_logic;
SIGNAL \C1|VPOS[9]~30\ : std_logic;
SIGNAL \C1|VPOS[10]~31_combout\ : std_logic;
SIGNAL \C1|LessThan11~0_combout\ : std_logic;
SIGNAL \C1|syncProcess~3_combout\ : std_logic;
SIGNAL \C1|LessThan1~0_combout\ : std_logic;
SIGNAL \C1|VPOS[0]~12\ : std_logic;
SIGNAL \C1|VPOS[1]~13_combout\ : std_logic;
SIGNAL \C1|LessThan4~0_combout\ : std_logic;
SIGNAL \C1|LessThan4~1_combout\ : std_logic;
SIGNAL \C1|syncProcess~4_combout\ : std_logic;
SIGNAL \C1|VSYNC~q\ : std_logic;
SIGNAL \C1|Add1~1\ : std_logic;
SIGNAL \C1|Add1~3\ : std_logic;
SIGNAL \C1|Add1~5\ : std_logic;
SIGNAL \C1|Add1~7\ : std_logic;
SIGNAL \C1|Add1~9\ : std_logic;
SIGNAL \C1|Add1~11\ : std_logic;
SIGNAL \C1|Add1~13\ : std_logic;
SIGNAL \C1|Add1~15\ : std_logic;
SIGNAL \C1|Add1~16_combout\ : std_logic;
SIGNAL \C1|Add1~14_combout\ : std_logic;
SIGNAL \C1|Add1~12_combout\ : std_logic;
SIGNAL \C1|Equal0~1_combout\ : std_logic;
SIGNAL \C1|Add1~10_combout\ : std_logic;
SIGNAL \C1|Add1~6_combout\ : std_logic;
SIGNAL \C1|Add1~8_combout\ : std_logic;
SIGNAL \C1|Add1~0_combout\ : std_logic;
SIGNAL \C1|Add1~2_combout\ : std_logic;
SIGNAL \C1|Add1~4_combout\ : std_logic;
SIGNAL \C1|Equal0~2_combout\ : std_logic;
SIGNAL \C1|Equal0~3_combout\ : std_logic;
SIGNAL \C1|drawProcess~1_combout\ : std_logic;
SIGNAL \C1|Add1~17\ : std_logic;
SIGNAL \C1|Add1~19\ : std_logic;
SIGNAL \C1|Add1~20_combout\ : std_logic;
SIGNAL \C1|Add1~18_combout\ : std_logic;
SIGNAL \C1|Equal0~0_combout\ : std_logic;
SIGNAL \C1|drawProcess~2_combout\ : std_logic;
SIGNAL \C1|drawProcess~3_combout\ : std_logic;
SIGNAL \C1|LessThan6~0_combout\ : std_logic;
SIGNAL \C1|drawProcess~8_combout\ : std_logic;
SIGNAL \C1|drawProcess~7_combout\ : std_logic;
SIGNAL \C1|drawProcess~4_combout\ : std_logic;
SIGNAL \C1|drawProcess~5_combout\ : std_logic;
SIGNAL \C1|B[0]~0_combout\ : std_logic;
SIGNAL \C1|G[0]~0_combout\ : std_logic;
SIGNAL \C1|Add0~1\ : std_logic;
SIGNAL \C1|Add0~3\ : std_logic;
SIGNAL \C1|Add0~5\ : std_logic;
SIGNAL \C1|Add0~7\ : std_logic;
SIGNAL \C1|Add0~9\ : std_logic;
SIGNAL \C1|Add0~11\ : std_logic;
SIGNAL \C1|Add0~13\ : std_logic;
SIGNAL \C1|Add0~15\ : std_logic;
SIGNAL \C1|Add0~16_combout\ : std_logic;
SIGNAL \C1|Add0~14_combout\ : std_logic;
SIGNAL \C1|Add0~12_combout\ : std_logic;
SIGNAL \C1|Add0~10_combout\ : std_logic;
SIGNAL \C1|Add0~8_combout\ : std_logic;
SIGNAL \C1|Add0~4_combout\ : std_logic;
SIGNAL \C1|Add0~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~6_combout\ : std_logic;
SIGNAL \C1|Add0~0_combout\ : std_logic;
SIGNAL \C1|Add0~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[57]~95_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[70]~96_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[70]~148_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[56]~129_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[66]~101_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[79]~102_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[65]~109_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[65]~106_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[75]~110_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[88]~111_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[54]~140_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[54]~139_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[64]~115_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[74]~116_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[84]~117_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[97]~118_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[96]~119_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[96]~144_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[95]~120_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[95]~145_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[94]~121_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[94]~146_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[63]~123_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[73]~125_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[93]~147_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|StageOut[93]~127_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~1_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~3_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~5_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~7_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \C1|Equal8~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \C1|Equal8~1_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|quotient[3]~1_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \dbc|Add0~0_combout\ : std_logic;
SIGNAL \dbc|Add0~1\ : std_logic;
SIGNAL \dbc|Add0~2_combout\ : std_logic;
SIGNAL \dbc|Add0~3\ : std_logic;
SIGNAL \dbc|Add0~4_combout\ : std_logic;
SIGNAL \dbc|Add0~5\ : std_logic;
SIGNAL \dbc|Add0~6_combout\ : std_logic;
SIGNAL \dbc|Equal0~0_combout\ : std_logic;
SIGNAL \dbc|Add0~7\ : std_logic;
SIGNAL \dbc|Add0~8_combout\ : std_logic;
SIGNAL \dbc|freq_counter~0_combout\ : std_logic;
SIGNAL \dbc|Add0~9\ : std_logic;
SIGNAL \dbc|Add0~10_combout\ : std_logic;
SIGNAL \dbc|Add0~11\ : std_logic;
SIGNAL \dbc|Add0~12_combout\ : std_logic;
SIGNAL \dbc|freq_counter~1_combout\ : std_logic;
SIGNAL \dbc|Add0~13\ : std_logic;
SIGNAL \dbc|Add0~14_combout\ : std_logic;
SIGNAL \dbc|Add0~15\ : std_logic;
SIGNAL \dbc|Add0~16_combout\ : std_logic;
SIGNAL \dbc|freq_counter~2_combout\ : std_logic;
SIGNAL \dbc|Add0~17\ : std_logic;
SIGNAL \dbc|Add0~18_combout\ : std_logic;
SIGNAL \dbc|freq_counter~3_combout\ : std_logic;
SIGNAL \dbc|Add0~19\ : std_logic;
SIGNAL \dbc|Add0~20_combout\ : std_logic;
SIGNAL \dbc|Add0~21\ : std_logic;
SIGNAL \dbc|Add0~22_combout\ : std_logic;
SIGNAL \dbc|Add0~23\ : std_logic;
SIGNAL \dbc|Add0~24_combout\ : std_logic;
SIGNAL \dbc|freq_counter~5_combout\ : std_logic;
SIGNAL \dbc|Add0~25\ : std_logic;
SIGNAL \dbc|Add0~26_combout\ : std_logic;
SIGNAL \dbc|Add0~27\ : std_logic;
SIGNAL \dbc|Add0~28_combout\ : std_logic;
SIGNAL \dbc|freq_counter~4_combout\ : std_logic;
SIGNAL \dbc|Add0~29\ : std_logic;
SIGNAL \dbc|Add0~30_combout\ : std_logic;
SIGNAL \dbc|Equal0~3_combout\ : std_logic;
SIGNAL \dbc|Equal0~1_combout\ : std_logic;
SIGNAL \dbc|Equal0~2_combout\ : std_logic;
SIGNAL \dbc|Equal0~4_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \dbc|last_in~0_combout\ : std_logic;
SIGNAL \dbc|last_in~q\ : std_logic;
SIGNAL \dbc|temp[0]~13_combout\ : std_logic;
SIGNAL \dbc|process_0~0_combout\ : std_logic;
SIGNAL \dbc|temp~6_combout\ : std_logic;
SIGNAL \dbc|Add1~0_combout\ : std_logic;
SIGNAL \dbc|temp~7_combout\ : std_logic;
SIGNAL \dbc|Add1~1\ : std_logic;
SIGNAL \dbc|Add1~2_combout\ : std_logic;
SIGNAL \dbc|temp~8_combout\ : std_logic;
SIGNAL \dbc|temp~12_combout\ : std_logic;
SIGNAL \dbc|Add1~3\ : std_logic;
SIGNAL \dbc|Add1~4_combout\ : std_logic;
SIGNAL \dbc|temp~4_combout\ : std_logic;
SIGNAL \dbc|temp~5_combout\ : std_logic;
SIGNAL \dbc|Add1~5\ : std_logic;
SIGNAL \dbc|Add1~6_combout\ : std_logic;
SIGNAL \dbc|Equal1~0_combout\ : std_logic;
SIGNAL \dbc|temp~11_combout\ : std_logic;
SIGNAL \dbc|Add1~7\ : std_logic;
SIGNAL \dbc|Add1~8_combout\ : std_logic;
SIGNAL \dbc|temp~10_combout\ : std_logic;
SIGNAL \dbc|Add1~9\ : std_logic;
SIGNAL \dbc|Add1~10_combout\ : std_logic;
SIGNAL \dbc|temp~9_combout\ : std_logic;
SIGNAL \dbc|Add1~11\ : std_logic;
SIGNAL \dbc|Add1~12_combout\ : std_logic;
SIGNAL \dbc|Equal1~1_combout\ : std_logic;
SIGNAL \dbc|enable~0_combout\ : std_logic;
SIGNAL \dbc|enable~q\ : std_logic;
SIGNAL \dbc|pulse~0_combout\ : std_logic;
SIGNAL \dbc|pulse~1_combout\ : std_logic;
SIGNAL \dbc|pulse~q\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \player1x~2_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \player1x~30_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \player1x~29_combout\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \player1x~28_combout\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \player1x~27_combout\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \player1x~26_combout\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \player1x~25_combout\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \player1x~24_combout\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \player1x~23_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \player1x~22_combout\ : std_logic;
SIGNAL \Add1~25\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \player1x~21_combout\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \player1x~20_combout\ : std_logic;
SIGNAL \Add1~29\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \player1x~19_combout\ : std_logic;
SIGNAL \Add1~31\ : std_logic;
SIGNAL \Add1~32_combout\ : std_logic;
SIGNAL \player1x~18_combout\ : std_logic;
SIGNAL \Add1~33\ : std_logic;
SIGNAL \Add1~34_combout\ : std_logic;
SIGNAL \player1x~17_combout\ : std_logic;
SIGNAL \Add1~35\ : std_logic;
SIGNAL \Add1~36_combout\ : std_logic;
SIGNAL \player1x~16_combout\ : std_logic;
SIGNAL \Add1~37\ : std_logic;
SIGNAL \Add1~38_combout\ : std_logic;
SIGNAL \player1x~15_combout\ : std_logic;
SIGNAL \Add1~39\ : std_logic;
SIGNAL \Add1~40_combout\ : std_logic;
SIGNAL \player1x~14_combout\ : std_logic;
SIGNAL \Add1~41\ : std_logic;
SIGNAL \Add1~42_combout\ : std_logic;
SIGNAL \player1x~13_combout\ : std_logic;
SIGNAL \Add1~43\ : std_logic;
SIGNAL \Add1~44_combout\ : std_logic;
SIGNAL \player1x~12_combout\ : std_logic;
SIGNAL \Add1~45\ : std_logic;
SIGNAL \Add1~46_combout\ : std_logic;
SIGNAL \player1x~11_combout\ : std_logic;
SIGNAL \Add1~47\ : std_logic;
SIGNAL \Add1~48_combout\ : std_logic;
SIGNAL \player1x~10_combout\ : std_logic;
SIGNAL \Add1~49\ : std_logic;
SIGNAL \Add1~50_combout\ : std_logic;
SIGNAL \player1x~9_combout\ : std_logic;
SIGNAL \Add1~51\ : std_logic;
SIGNAL \Add1~52_combout\ : std_logic;
SIGNAL \player1x~8_combout\ : std_logic;
SIGNAL \Add1~53\ : std_logic;
SIGNAL \Add1~54_combout\ : std_logic;
SIGNAL \player1x~7_combout\ : std_logic;
SIGNAL \Add1~55\ : std_logic;
SIGNAL \Add1~56_combout\ : std_logic;
SIGNAL \player1x~6_combout\ : std_logic;
SIGNAL \Add1~57\ : std_logic;
SIGNAL \Add1~58_combout\ : std_logic;
SIGNAL \player1x~5_combout\ : std_logic;
SIGNAL \Add1~59\ : std_logic;
SIGNAL \Add1~60_combout\ : std_logic;
SIGNAL \player1x~4_combout\ : std_logic;
SIGNAL \Add1~61\ : std_logic;
SIGNAL \Add1~62_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \player1x~0_combout\ : std_logic;
SIGNAL \player1x[0]~feeder_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \player1x~1_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \player1x~3_combout\ : std_logic;
SIGNAL \players[0][1][2]~0_combout\ : std_logic;
SIGNAL \players[0][1][2]~q\ : std_logic;
SIGNAL \players[0][1][3]~q\ : std_logic;
SIGNAL \C1|Equal8~3_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|quotient[1]~3_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \C1|Div1|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \players[0][1][0]~0_combout\ : std_logic;
SIGNAL \players[0][1][0]~q\ : std_logic;
SIGNAL \players[0][1][1]~0_combout\ : std_logic;
SIGNAL \players[0][1][1]~q\ : std_logic;
SIGNAL \C1|Equal8~2_combout\ : std_logic;
SIGNAL \C1|Equal8~4_combout\ : std_logic;
SIGNAL \C1|Add9~0_combout\ : std_logic;
SIGNAL \C1|Add9~2_combout\ : std_logic;
SIGNAL \C1|Add9~1_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~2_combout\ : std_logic;
SIGNAL \C1|Add9~3_combout\ : std_logic;
SIGNAL \C1|Add9~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[70]~90_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[66]~97_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[66]~96_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[79]~98_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[79]~151_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[65]~103_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[65]~102_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[75]~104_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[88]~132_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[88]~105_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[64]~110_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[64]~109_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[74]~111_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[84]~112_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[97]~113_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[97]~137_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[63]~143_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[63]~142_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[73]~117_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[83]~118_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[93]~119_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[106]~146_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[106]~120_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[105]~121_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[105]~147_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[104]~148_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[104]~122_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[103]~123_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[103]~149_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[72]~125_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[72]~126_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[82]~127_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[82]~124_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[102]~150_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[92]~128_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|StageOut[102]~129_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~1_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~3_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~5_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~7_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~9_cout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|quotient[2]~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \C1|Equal7~0_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \C1|Equal7~1_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \C1|Equal7~2_combout\ : std_logic;
SIGNAL \C1|Equal7~3_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \C1|Equal7~4_combout\ : std_logic;
SIGNAL \players[0][0][2]~feeder_combout\ : std_logic;
SIGNAL \players[0][0][2]~q\ : std_logic;
SIGNAL \C1|Equal7~5_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \player2x~0_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \player2x~3_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \player2x~2_combout\ : std_logic;
SIGNAL \player2x[3]~feeder_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \player2x~4_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \player2x~5_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \player2x~6_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \player2x~7_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \player2x~8_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \player2x~9_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \player2x~10_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \player2x~11_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \player2x~12_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \player2x~13_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \player2x~14_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \player2x~15_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \player2x~16_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \player2x~17_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \player2x~18_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \player2x~19_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \player2x~20_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \player2x~21_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \player2x~22_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \player2x~23_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \player2x~28_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \player2x~27_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \player2x~26_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \player2x~25_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \player2x~24_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \player2x~29_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \player2x~30_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \LessThan0~6_combout\ : std_logic;
SIGNAL \LessThan0~7_combout\ : std_logic;
SIGNAL \LessThan0~5_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \LessThan0~8_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \player2x~1_combout\ : std_logic;
SIGNAL \players[1][1][1]~q\ : std_logic;
SIGNAL \players[1][1][0]~q\ : std_logic;
SIGNAL \C1|Equal10~0_combout\ : std_logic;
SIGNAL \players[1][1][2]~q\ : std_logic;
SIGNAL \players[1][1][3]~0_combout\ : std_logic;
SIGNAL \players[1][1][3]~q\ : std_logic;
SIGNAL \C1|Equal10~1_combout\ : std_logic;
SIGNAL \C1|Equal10~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~15\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~15\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~17\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~17\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~15\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~17\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~19\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~21\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~20_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~15\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~17\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~19\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~21\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~23\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~18_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[9]~9_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[7]~7_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[6]~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[5]~5_combout\ : std_logic;
SIGNAL \C1|drawProcess~12_combout\ : std_logic;
SIGNAL \C1|Add12~1\ : std_logic;
SIGNAL \C1|Add12~3\ : std_logic;
SIGNAL \C1|Add12~5\ : std_logic;
SIGNAL \C1|Add12~7\ : std_logic;
SIGNAL \C1|Add12~9\ : std_logic;
SIGNAL \C1|Add12~11\ : std_logic;
SIGNAL \C1|Add12~13\ : std_logic;
SIGNAL \C1|Add12~15\ : std_logic;
SIGNAL \C1|Add12~17\ : std_logic;
SIGNAL \C1|Add12~19\ : std_logic;
SIGNAL \C1|Add12~20_combout\ : std_logic;
SIGNAL \C1|Add12~18_combout\ : std_logic;
SIGNAL \C1|Add12~14_combout\ : std_logic;
SIGNAL \C1|Add12~16_combout\ : std_logic;
SIGNAL \C1|Equal6~0_combout\ : std_logic;
SIGNAL \C1|Add12~12_combout\ : std_logic;
SIGNAL \C1|Add12~6_combout\ : std_logic;
SIGNAL \C1|Add12~0_combout\ : std_logic;
SIGNAL \C1|Add12~4_combout\ : std_logic;
SIGNAL \C1|Add12~2_combout\ : std_logic;
SIGNAL \C1|Equal15~0_combout\ : std_logic;
SIGNAL \C1|Add12~8_combout\ : std_logic;
SIGNAL \C1|Add12~10_combout\ : std_logic;
SIGNAL \C1|Equal15~1_combout\ : std_logic;
SIGNAL \C1|Add12~21\ : std_logic;
SIGNAL \C1|Add12~22_combout\ : std_logic;
SIGNAL \C1|drawProcess~13_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[4]~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \C1|Add13~1\ : std_logic;
SIGNAL \C1|Add13~3\ : std_logic;
SIGNAL \C1|Add13~5\ : std_logic;
SIGNAL \C1|Add13~7\ : std_logic;
SIGNAL \C1|Add13~9\ : std_logic;
SIGNAL \C1|Add13~11\ : std_logic;
SIGNAL \C1|Add13~13\ : std_logic;
SIGNAL \C1|Add13~15\ : std_logic;
SIGNAL \C1|Add13~17\ : std_logic;
SIGNAL \C1|Add13~18_combout\ : std_logic;
SIGNAL \C1|Add13~16_combout\ : std_logic;
SIGNAL \C1|Add13~14_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~20_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[10]~10_combout\ : std_logic;
SIGNAL \C1|Add13~19\ : std_logic;
SIGNAL \C1|Add13~20_combout\ : std_logic;
SIGNAL \C1|drawProcess~19_combout\ : std_logic;
SIGNAL \C1|Add13~10_combout\ : std_logic;
SIGNAL \C1|Add13~6_combout\ : std_logic;
SIGNAL \C1|Add13~8_combout\ : std_logic;
SIGNAL \C1|Add13~12_combout\ : std_logic;
SIGNAL \C1|drawProcess~18_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~13_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~15\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~15\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~16_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~17\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~17\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~18_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~16_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~15\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~17\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~19\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~21\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~16_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~15\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~17\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~19\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~20_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_1~20_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~21\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~23\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~18_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~16_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[10]~1_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[9]~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[8]~3_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[7]~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[6]~5_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[5]~6_combout\ : std_logic;
SIGNAL \C1|drawProcess~9_combout\ : std_logic;
SIGNAL \C1|Add10~1\ : std_logic;
SIGNAL \C1|Add10~3\ : std_logic;
SIGNAL \C1|Add10~4_combout\ : std_logic;
SIGNAL \C1|Add10~0_combout\ : std_logic;
SIGNAL \C1|Add10~2_combout\ : std_logic;
SIGNAL \C1|Add10~5\ : std_logic;
SIGNAL \C1|Add10~6_combout\ : std_logic;
SIGNAL \C1|Equal13~0_combout\ : std_logic;
SIGNAL \C1|Add10~7\ : std_logic;
SIGNAL \C1|Add10~9\ : std_logic;
SIGNAL \C1|Add10~11\ : std_logic;
SIGNAL \C1|Add10~13\ : std_logic;
SIGNAL \C1|Add10~15\ : std_logic;
SIGNAL \C1|Add10~17\ : std_logic;
SIGNAL \C1|Add10~18_combout\ : std_logic;
SIGNAL \C1|Add10~16_combout\ : std_logic;
SIGNAL \C1|Add10~19\ : std_logic;
SIGNAL \C1|Add10~21\ : std_logic;
SIGNAL \C1|Add10~22_combout\ : std_logic;
SIGNAL \C1|Add10~20_combout\ : std_logic;
SIGNAL \C1|Equal13~2_combout\ : std_logic;
SIGNAL \C1|Add10~10_combout\ : std_logic;
SIGNAL \C1|Add10~8_combout\ : std_logic;
SIGNAL \C1|Add10~14_combout\ : std_logic;
SIGNAL \C1|Add10~12_combout\ : std_logic;
SIGNAL \C1|Equal13~1_combout\ : std_logic;
SIGNAL \C1|drawProcess~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[4]~7_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[2]~9_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[1]~10_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[0]~11_combout\ : std_logic;
SIGNAL \C1|Add11~1\ : std_logic;
SIGNAL \C1|Add11~3\ : std_logic;
SIGNAL \C1|Add11~5\ : std_logic;
SIGNAL \C1|Add11~7\ : std_logic;
SIGNAL \C1|Add11~9\ : std_logic;
SIGNAL \C1|Add11~11\ : std_logic;
SIGNAL \C1|Add11~13\ : std_logic;
SIGNAL \C1|Add11~15\ : std_logic;
SIGNAL \C1|Add11~17\ : std_logic;
SIGNAL \C1|Add11~19\ : std_logic;
SIGNAL \C1|Add11~20_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|op_2~22_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \C1|Mod2|auto_generated|divider|remainder[11]~0_combout\ : std_logic;
SIGNAL \C1|Add11~21\ : std_logic;
SIGNAL \C1|Add11~22_combout\ : std_logic;
SIGNAL \C1|Add11~23\ : std_logic;
SIGNAL \C1|Add11~24_combout\ : std_logic;
SIGNAL \C1|Add11~14_combout\ : std_logic;
SIGNAL \C1|Add11~18_combout\ : std_logic;
SIGNAL \C1|Add11~16_combout\ : std_logic;
SIGNAL \C1|Add11~10_combout\ : std_logic;
SIGNAL \C1|Add11~12_combout\ : std_logic;
SIGNAL \C1|Add11~2_combout\ : std_logic;
SIGNAL \C1|Add11~0_combout\ : std_logic;
SIGNAL \C1|Add11~6_combout\ : std_logic;
SIGNAL \C1|Add11~4_combout\ : std_logic;
SIGNAL \C1|drawProcess~11_combout\ : std_logic;
SIGNAL \C1|Add13~0_combout\ : std_logic;
SIGNAL \C1|Add13~2_combout\ : std_logic;
SIGNAL \C1|Add13~4_combout\ : std_logic;
SIGNAL \C1|Add11~8_combout\ : std_logic;
SIGNAL \C1|drawProcess~14_combout\ : std_logic;
SIGNAL \C1|drawProcess~15_combout\ : std_logic;
SIGNAL \C1|drawProcess~16_combout\ : std_logic;
SIGNAL \C1|drawProcess~17_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|op_2~22_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \C1|Mod3|auto_generated|divider|remainder[11]~11_combout\ : std_logic;
SIGNAL \C1|Add13~21\ : std_logic;
SIGNAL \C1|Add13~22_combout\ : std_logic;
SIGNAL \C1|Add13~23\ : std_logic;
SIGNAL \C1|Add13~24_combout\ : std_logic;
SIGNAL \C1|drawProcess~28_combout\ : std_logic;
SIGNAL \C1|drawProcess~29_combout\ : std_logic;
SIGNAL \C1|R[0]~2_combout\ : std_logic;
SIGNAL \C1|Equal0~4_combout\ : std_logic;
SIGNAL \C1|drawProcess~20_combout\ : std_logic;
SIGNAL \C1|R~0_combout\ : std_logic;
SIGNAL \C1|drawProcess~21_combout\ : std_logic;
SIGNAL \C1|drawProcess~22_combout\ : std_logic;
SIGNAL \C1|Div0|auto_generated|divider|quotient[3]~2_combout\ : std_logic;
SIGNAL \C1|drawProcess~23_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[94]~146_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[94]~147_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[91]~235_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[91]~234_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[105]~173_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[93]~153_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[93]~154_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[107]~155_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[92]~162_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[106]~164_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[120]~165_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[119]~174_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[133]~175_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[104]~185_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[104]~186_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[118]~184_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[132]~188_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[146]~189_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[117]~192_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[117]~193_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[131]~194_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[145]~195_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[144]~197_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[130]~198_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[130]~199_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[144]~200_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[156]~206_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[156]~207_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[5]~9_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[4]~0_combout\ : std_logic;
SIGNAL \C1|drawProcess~24_combout\ : std_logic;
SIGNAL \C1|Add4~1\ : std_logic;
SIGNAL \C1|Add4~3\ : std_logic;
SIGNAL \C1|Add4~5\ : std_logic;
SIGNAL \C1|Add4~7\ : std_logic;
SIGNAL \C1|Add4~9\ : std_logic;
SIGNAL \C1|Add4~11\ : std_logic;
SIGNAL \C1|Add4~12_combout\ : std_logic;
SIGNAL \C1|Add4~6_combout\ : std_logic;
SIGNAL \C1|Add4~2_combout\ : std_logic;
SIGNAL \C1|Add4~4_combout\ : std_logic;
SIGNAL \C1|Add4~0_combout\ : std_logic;
SIGNAL \C1|Equal5~0_combout\ : std_logic;
SIGNAL \C1|Add4~10_combout\ : std_logic;
SIGNAL \C1|Add4~8_combout\ : std_logic;
SIGNAL \C1|Equal5~1_combout\ : std_logic;
SIGNAL \C1|Add4~13\ : std_logic;
SIGNAL \C1|Add4~14_combout\ : std_logic;
SIGNAL \C1|Equal5~2_combout\ : std_logic;
SIGNAL \C1|Add9~5_combout\ : std_logic;
SIGNAL \C1|Add9~6_combout\ : std_logic;
SIGNAL \C1|Add4~15\ : std_logic;
SIGNAL \C1|Add4~17\ : std_logic;
SIGNAL \C1|Add4~19\ : std_logic;
SIGNAL \C1|Add4~21\ : std_logic;
SIGNAL \C1|Add4~23\ : std_logic;
SIGNAL \C1|Add4~24_combout\ : std_logic;
SIGNAL \C1|Add4~20_combout\ : std_logic;
SIGNAL \C1|Add4~18_combout\ : std_logic;
SIGNAL \C1|Add4~22_combout\ : std_logic;
SIGNAL \C1|Add4~16_combout\ : std_logic;
SIGNAL \C1|Equal5~3_combout\ : std_logic;
SIGNAL \C1|drawProcess~25_combout\ : std_logic;
SIGNAL \C1|Add5~1\ : std_logic;
SIGNAL \C1|Add5~2_combout\ : std_logic;
SIGNAL \C1|Add5~0_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[3]~1_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~16_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~23\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~24_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[12]~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[11]~3_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[10]~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[9]~5_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[8]~6_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[7]~7_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|remainder[6]~8_combout\ : std_logic;
SIGNAL \C1|Add5~3\ : std_logic;
SIGNAL \C1|Add5~5\ : std_logic;
SIGNAL \C1|Add5~7_cout\ : std_logic;
SIGNAL \C1|Add5~9_cout\ : std_logic;
SIGNAL \C1|Add5~11_cout\ : std_logic;
SIGNAL \C1|Add5~13_cout\ : std_logic;
SIGNAL \C1|Add5~15_cout\ : std_logic;
SIGNAL \C1|Add5~17_cout\ : std_logic;
SIGNAL \C1|Add5~18_combout\ : std_logic;
SIGNAL \C1|WideOr0~1_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \C1|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \C1|WideOr0~0_combout\ : std_logic;
SIGNAL \C1|WideOr0~2_combout\ : std_logic;
SIGNAL \C1|Add6~1_cout\ : std_logic;
SIGNAL \C1|Add6~3\ : std_logic;
SIGNAL \C1|Add6~5\ : std_logic;
SIGNAL \C1|Add6~6_combout\ : std_logic;
SIGNAL \C1|Add5~4_combout\ : std_logic;
SIGNAL \C1|Add6~7\ : std_logic;
SIGNAL \C1|Add6~8_combout\ : std_logic;
SIGNAL \C1|Add6~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[75]~146_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[75]~147_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[74]~207_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[74]~206_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[87]~153_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[73]~160_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[86]~162_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[86]~159_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[99]~163_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[84]~182_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[97]~180_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[97]~183_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[110]~184_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[72]~220_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[72]~219_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[85]~170_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[98]~171_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[111]~172_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[123]~185_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[96]~234_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[96]~233_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[109]~187_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[122]~188_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[108]~192_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[108]~191_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[121]~190_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[121]~193_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[120]~238_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[120]~239_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[132]~197_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[132]~196_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[4]~0_combout\ : std_logic;
SIGNAL \C1|Equal6~1_combout\ : std_logic;
SIGNAL \C1|Equal6~2_combout\ : std_logic;
SIGNAL \C1|drawProcess~26_combout\ : std_logic;
SIGNAL \C1|Add7~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[5]~7_combout\ : std_logic;
SIGNAL \C1|Add7~1\ : std_logic;
SIGNAL \C1|Add7~2_combout\ : std_logic;
SIGNAL \C1|Add8~0_combout\ : std_logic;
SIGNAL \C1|Add8~1_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \C1|Add8~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[11]~1_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[10]~2_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[9]~3_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[8]~4_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[7]~5_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[6]~6_combout\ : std_logic;
SIGNAL \C1|Add7~3\ : std_logic;
SIGNAL \C1|Add7~5\ : std_logic;
SIGNAL \C1|Add7~7_cout\ : std_logic;
SIGNAL \C1|Add7~9_cout\ : std_logic;
SIGNAL \C1|Add7~11_cout\ : std_logic;
SIGNAL \C1|Add7~13_cout\ : std_logic;
SIGNAL \C1|Add7~15_cout\ : std_logic;
SIGNAL \C1|Add7~16_combout\ : std_logic;
SIGNAL \C1|Add8~3_combout\ : std_logic;
SIGNAL \C1|Mux6~6_combout\ : std_logic;
SIGNAL \C1|Add6~2_combout\ : std_logic;
SIGNAL \C1|Mux6~7_combout\ : std_logic;
SIGNAL \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ : std_logic;
SIGNAL \C1|Mux4~0_combout\ : std_logic;
SIGNAL \C1|Add8~4_combout\ : std_logic;
SIGNAL \C1|Mux2~0_combout\ : std_logic;
SIGNAL \C1|Add7~4_combout\ : std_logic;
SIGNAL \C1|Mux2~1_combout\ : std_logic;
SIGNAL \C1|Mux2~2_combout\ : std_logic;
SIGNAL \C1|Mux2~3_combout\ : std_logic;
SIGNAL \C1|Mux6~0_combout\ : std_logic;
SIGNAL \C1|Mux3~0_combout\ : std_logic;
SIGNAL \C1|Mux3~1_combout\ : std_logic;
SIGNAL \C1|Mux6~8_combout\ : std_logic;
SIGNAL \C1|Mux6~9_combout\ : std_logic;
SIGNAL \C1|Mux6~3_combout\ : std_logic;
SIGNAL \C1|Mux6~4_combout\ : std_logic;
SIGNAL \C1|Mux4~1_combout\ : std_logic;
SIGNAL \C1|Mux4~2_combout\ : std_logic;
SIGNAL \C1|Mux4~3_combout\ : std_logic;
SIGNAL \C1|Mux6~2_combout\ : std_logic;
SIGNAL \C1|Mux6~10_combout\ : std_logic;
SIGNAL \C1|Mux6~1_combout\ : std_logic;
SIGNAL \C1|Mux6~11_combout\ : std_logic;
SIGNAL \C1|Mux6~5_combout\ : std_logic;
SIGNAL \C1|drawProcess~27_combout\ : std_logic;
SIGNAL \C1|R[0]~1_combout\ : std_logic;
SIGNAL \C1|R[0]~3_combout\ : std_logic;
SIGNAL \C1|B[0]~1_combout\ : std_logic;
SIGNAL \C1|B[0]~2_combout\ : std_logic;
SIGNAL \C1|B[0]~3_combout\ : std_logic;
SIGNAL \C1|B[0]~4_combout\ : std_logic;
SIGNAL \C1|G~1_combout\ : std_logic;
SIGNAL \C1|G~2_combout\ : std_logic;
SIGNAL \C1|G[0]~3_combout\ : std_logic;
SIGNAL player2x : std_logic_vector(31 DOWNTO 0);
SIGNAL player1x : std_logic_vector(31 DOWNTO 0);
SIGNAL \C1|HPOS\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \dbc|temp\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \C1|G\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \C1|R\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbc|freq_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \C1|VPOS\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \C1|B\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \C|altpll_0|sd1|wire_pll7_clk\ : std_logic_vector(4 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_RESET <= RESET;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
ww_SW <= SW;
ww_KEY <= KEY;
VGA_R <= ww_VGA_R;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\C|altpll_0|sd1|pll7_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\C|altpll_0|sd1|wire_pll7_clk\(0) <= \C|altpll_0|sd1|pll7_CLK_bus\(0);
\C|altpll_0|sd1|wire_pll7_clk\(1) <= \C|altpll_0|sd1|pll7_CLK_bus\(1);
\C|altpll_0|sd1|wire_pll7_clk\(2) <= \C|altpll_0|sd1|pll7_CLK_bus\(2);
\C|altpll_0|sd1|wire_pll7_clk\(3) <= \C|altpll_0|sd1|pll7_CLK_bus\(3);
\C|altpll_0|sd1|wire_pll7_clk\(4) <= \C|altpll_0|sd1|pll7_CLK_bus\(4);

\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \C|altpll_0|sd1|wire_pll7_clk\(0));

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

-- Location: IOOBUF_X41_Y18_N16
\VGA_HS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|HSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X41_Y18_N23
\VGA_VS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|VSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X41_Y23_N23
\VGA_R[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|R\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X41_Y25_N2
\VGA_R[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|R\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X41_Y22_N2
\VGA_R[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|R\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X41_Y21_N23
\VGA_R[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|R\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X41_Y19_N23
\VGA_B[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|B\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X41_Y19_N9
\VGA_B[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|B\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X41_Y19_N2
\VGA_B[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|B\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X41_Y21_N9
\VGA_B[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|B\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X41_Y20_N2
\VGA_G[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|G\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X41_Y24_N23
\VGA_G[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|G\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X41_Y21_N16
\VGA_G[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|G\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X41_Y20_N23
\VGA_G[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C1|G\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\C|altpll_0|sd1|pll7\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 54,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 19,
	m => 54,
	m_initial => 1,
	m_ph => 0,
	n => 5,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3418,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 231,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \C|altpll_0|sd1|wire_pll7_fbout\,
	inclk => \C|altpll_0|sd1|pll7_INCLK_bus\,
	fbout => \C|altpll_0|sd1|wire_pll7_fbout\,
	clk => \C|altpll_0|sd1|pll7_CLK_bus\);

-- Location: CLKCTRL_G8
\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y20_N10
\C1|HPOS[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[0]~11_combout\ = \C1|HPOS\(0) $ (VCC)
-- \C1|HPOS[0]~12\ = CARRY(\C1|HPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(0),
	datad => VCC,
	combout => \C1|HPOS[0]~11_combout\,
	cout => \C1|HPOS[0]~12\);

-- Location: LCCOMB_X14_Y20_N24
\C1|HPOS[7]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[7]~25_combout\ = (\C1|HPOS\(7) & (!\C1|HPOS[6]~24\)) # (!\C1|HPOS\(7) & ((\C1|HPOS[6]~24\) # (GND)))
-- \C1|HPOS[7]~26\ = CARRY((!\C1|HPOS[6]~24\) # (!\C1|HPOS\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(7),
	datad => VCC,
	cin => \C1|HPOS[6]~24\,
	combout => \C1|HPOS[7]~25_combout\,
	cout => \C1|HPOS[7]~26\);

-- Location: LCCOMB_X14_Y20_N26
\C1|HPOS[8]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[8]~27_combout\ = (\C1|HPOS\(8) & (\C1|HPOS[7]~26\ $ (GND))) # (!\C1|HPOS\(8) & (!\C1|HPOS[7]~26\ & VCC))
-- \C1|HPOS[8]~28\ = CARRY((\C1|HPOS\(8) & !\C1|HPOS[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(8),
	datad => VCC,
	cin => \C1|HPOS[7]~26\,
	combout => \C1|HPOS[8]~27_combout\,
	cout => \C1|HPOS[8]~28\);

-- Location: FF_X17_Y17_N21
\C1|HPOS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[8]~27_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(8));

-- Location: LCCOMB_X14_Y20_N28
\C1|HPOS[9]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[9]~29_combout\ = (\C1|HPOS\(9) & (!\C1|HPOS[8]~28\)) # (!\C1|HPOS\(9) & ((\C1|HPOS[8]~28\) # (GND)))
-- \C1|HPOS[9]~30\ = CARRY((!\C1|HPOS[8]~28\) # (!\C1|HPOS\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(9),
	datad => VCC,
	cin => \C1|HPOS[8]~28\,
	combout => \C1|HPOS[9]~29_combout\,
	cout => \C1|HPOS[9]~30\);

-- Location: FF_X17_Y17_N23
\C1|HPOS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[9]~29_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(9));

-- Location: LCCOMB_X14_Y20_N30
\C1|HPOS[10]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[10]~31_combout\ = \C1|HPOS[9]~30\ $ (!\C1|HPOS\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|HPOS\(10),
	cin => \C1|HPOS[9]~30\,
	combout => \C1|HPOS[10]~31_combout\);

-- Location: FF_X17_Y17_N9
\C1|HPOS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[10]~31_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(10));

-- Location: LCCOMB_X19_Y20_N12
\C1|drawProcess~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~6_combout\ = (!\C1|HPOS\(5) & !\C1|HPOS\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|HPOS\(5),
	datad => \C1|HPOS\(6),
	combout => \C1|drawProcess~6_combout\);

-- Location: LCCOMB_X23_Y19_N0
\C1|LessThan10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan10~0_combout\ = ((\C1|drawProcess~6_combout\ & ((!\C1|HPOS\(3)) # (!\C1|HPOS\(4))))) # (!\C1|HPOS\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(4),
	datab => \C1|HPOS\(7),
	datac => \C1|HPOS\(3),
	datad => \C1|drawProcess~6_combout\,
	combout => \C1|LessThan10~0_combout\);

-- Location: LCCOMB_X23_Y19_N16
\C1|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan0~0_combout\ = (\C1|HPOS\(9) & (\C1|HPOS\(10) & ((\C1|HPOS\(8)) # (!\C1|LessThan10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(9),
	datab => \C1|HPOS\(8),
	datac => \C1|HPOS\(10),
	datad => \C1|LessThan10~0_combout\,
	combout => \C1|LessThan0~0_combout\);

-- Location: FF_X15_Y20_N9
\C1|HPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[0]~11_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(0));

-- Location: LCCOMB_X14_Y20_N12
\C1|HPOS[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[1]~13_combout\ = (\C1|HPOS\(1) & (!\C1|HPOS[0]~12\)) # (!\C1|HPOS\(1) & ((\C1|HPOS[0]~12\) # (GND)))
-- \C1|HPOS[1]~14\ = CARRY((!\C1|HPOS[0]~12\) # (!\C1|HPOS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(1),
	datad => VCC,
	cin => \C1|HPOS[0]~12\,
	combout => \C1|HPOS[1]~13_combout\,
	cout => \C1|HPOS[1]~14\);

-- Location: FF_X15_Y20_N15
\C1|HPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[1]~13_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(1));

-- Location: LCCOMB_X14_Y20_N14
\C1|HPOS[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[2]~15_combout\ = (\C1|HPOS\(2) & (\C1|HPOS[1]~14\ $ (GND))) # (!\C1|HPOS\(2) & (!\C1|HPOS[1]~14\ & VCC))
-- \C1|HPOS[2]~16\ = CARRY((\C1|HPOS\(2) & !\C1|HPOS[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(2),
	datad => VCC,
	cin => \C1|HPOS[1]~14\,
	combout => \C1|HPOS[2]~15_combout\,
	cout => \C1|HPOS[2]~16\);

-- Location: FF_X15_Y20_N29
\C1|HPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[2]~15_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(2));

-- Location: LCCOMB_X14_Y20_N16
\C1|HPOS[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[3]~17_combout\ = (\C1|HPOS\(3) & (!\C1|HPOS[2]~16\)) # (!\C1|HPOS\(3) & ((\C1|HPOS[2]~16\) # (GND)))
-- \C1|HPOS[3]~18\ = CARRY((!\C1|HPOS[2]~16\) # (!\C1|HPOS\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(3),
	datad => VCC,
	cin => \C1|HPOS[2]~16\,
	combout => \C1|HPOS[3]~17_combout\,
	cout => \C1|HPOS[3]~18\);

-- Location: FF_X17_Y17_N11
\C1|HPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[3]~17_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(3));

-- Location: LCCOMB_X14_Y20_N18
\C1|HPOS[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[4]~19_combout\ = (\C1|HPOS\(4) & (\C1|HPOS[3]~18\ $ (GND))) # (!\C1|HPOS\(4) & (!\C1|HPOS[3]~18\ & VCC))
-- \C1|HPOS[4]~20\ = CARRY((\C1|HPOS\(4) & !\C1|HPOS[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(4),
	datad => VCC,
	cin => \C1|HPOS[3]~18\,
	combout => \C1|HPOS[4]~19_combout\,
	cout => \C1|HPOS[4]~20\);

-- Location: FF_X17_Y17_N13
\C1|HPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[4]~19_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(4));

-- Location: LCCOMB_X14_Y20_N20
\C1|HPOS[5]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[5]~21_combout\ = (\C1|HPOS\(5) & (!\C1|HPOS[4]~20\)) # (!\C1|HPOS\(5) & ((\C1|HPOS[4]~20\) # (GND)))
-- \C1|HPOS[5]~22\ = CARRY((!\C1|HPOS[4]~20\) # (!\C1|HPOS\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(5),
	datad => VCC,
	cin => \C1|HPOS[4]~20\,
	combout => \C1|HPOS[5]~21_combout\,
	cout => \C1|HPOS[5]~22\);

-- Location: FF_X17_Y17_N15
\C1|HPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[5]~21_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(5));

-- Location: LCCOMB_X14_Y20_N22
\C1|HPOS[6]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|HPOS[6]~23_combout\ = (\C1|HPOS\(6) & (\C1|HPOS[5]~22\ $ (GND))) # (!\C1|HPOS\(6) & (!\C1|HPOS[5]~22\ & VCC))
-- \C1|HPOS[6]~24\ = CARRY((\C1|HPOS\(6) & !\C1|HPOS[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(6),
	datad => VCC,
	cin => \C1|HPOS[5]~22\,
	combout => \C1|HPOS[6]~23_combout\,
	cout => \C1|HPOS[6]~24\);

-- Location: FF_X17_Y17_N17
\C1|HPOS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[6]~23_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(6));

-- Location: FF_X17_Y17_N19
\C1|HPOS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|HPOS[7]~25_combout\,
	sclr => \C1|LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HPOS\(7));

-- Location: LCCOMB_X15_Y20_N28
\C1|drawProcess~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~0_combout\ = (!\C1|HPOS\(1) & (!\C1|HPOS\(0) & (!\C1|HPOS\(2) & !\C1|HPOS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|HPOS\(0),
	datac => \C1|HPOS\(2),
	datad => \C1|HPOS\(3),
	combout => \C1|drawProcess~0_combout\);

-- Location: LCCOMB_X19_Y20_N22
\C1|syncProcess~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|syncProcess~1_combout\ = (\C1|HPOS\(5) & ((\C1|HPOS\(7)) # ((\C1|HPOS\(4) & !\C1|drawProcess~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(7),
	datab => \C1|HPOS\(5),
	datac => \C1|HPOS\(4),
	datad => \C1|drawProcess~0_combout\,
	combout => \C1|syncProcess~1_combout\);

-- Location: LCCOMB_X23_Y18_N20
\C1|syncProcess~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|syncProcess~0_combout\ = (\C1|HPOS\(10)) # ((\C1|HPOS\(9)) # (\C1|HPOS\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(10),
	datab => \C1|HPOS\(9),
	datac => \C1|HPOS\(8),
	combout => \C1|syncProcess~0_combout\);

-- Location: LCCOMB_X19_Y20_N16
\C1|syncProcess~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|syncProcess~2_combout\ = (\C1|syncProcess~0_combout\) # (\C1|HPOS\(7) $ (((!\C1|HPOS\(6) & !\C1|syncProcess~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(7),
	datab => \C1|HPOS\(6),
	datac => \C1|syncProcess~1_combout\,
	datad => \C1|syncProcess~0_combout\,
	combout => \C1|syncProcess~2_combout\);

-- Location: FF_X19_Y20_N17
\C1|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \C1|syncProcess~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|HSYNC~q\);

-- Location: LCCOMB_X30_Y16_N10
\C1|VPOS[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[0]~11_combout\ = \C1|VPOS\(0) $ (VCC)
-- \C1|VPOS[0]~12\ = CARRY(\C1|VPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(0),
	datad => VCC,
	combout => \C1|VPOS[0]~11_combout\,
	cout => \C1|VPOS[0]~12\);

-- Location: LCCOMB_X30_Y16_N12
\C1|VPOS[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[1]~13_combout\ = (\C1|VPOS\(1) & (!\C1|VPOS[0]~12\)) # (!\C1|VPOS\(1) & ((\C1|VPOS[0]~12\) # (GND)))
-- \C1|VPOS[1]~14\ = CARRY((!\C1|VPOS[0]~12\) # (!\C1|VPOS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(1),
	datad => VCC,
	cin => \C1|VPOS[0]~12\,
	combout => \C1|VPOS[1]~13_combout\,
	cout => \C1|VPOS[1]~14\);

-- Location: LCCOMB_X30_Y16_N14
\C1|VPOS[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[2]~15_combout\ = (\C1|VPOS\(2) & (\C1|VPOS[1]~14\ $ (GND))) # (!\C1|VPOS\(2) & (!\C1|VPOS[1]~14\ & VCC))
-- \C1|VPOS[2]~16\ = CARRY((\C1|VPOS\(2) & !\C1|VPOS[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(2),
	datad => VCC,
	cin => \C1|VPOS[1]~14\,
	combout => \C1|VPOS[2]~15_combout\,
	cout => \C1|VPOS[2]~16\);

-- Location: FF_X31_Y17_N7
\C1|VPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[2]~15_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(2));

-- Location: LCCOMB_X30_Y16_N16
\C1|VPOS[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[3]~17_combout\ = (\C1|VPOS\(3) & (!\C1|VPOS[2]~16\)) # (!\C1|VPOS\(3) & ((\C1|VPOS[2]~16\) # (GND)))
-- \C1|VPOS[3]~18\ = CARRY((!\C1|VPOS[2]~16\) # (!\C1|VPOS\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(3),
	datad => VCC,
	cin => \C1|VPOS[2]~16\,
	combout => \C1|VPOS[3]~17_combout\,
	cout => \C1|VPOS[3]~18\);

-- Location: FF_X31_Y17_N9
\C1|VPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[3]~17_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(3));

-- Location: LCCOMB_X30_Y16_N18
\C1|VPOS[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[4]~19_combout\ = (\C1|VPOS\(4) & (\C1|VPOS[3]~18\ $ (GND))) # (!\C1|VPOS\(4) & (!\C1|VPOS[3]~18\ & VCC))
-- \C1|VPOS[4]~20\ = CARRY((\C1|VPOS\(4) & !\C1|VPOS[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(4),
	datad => VCC,
	cin => \C1|VPOS[3]~18\,
	combout => \C1|VPOS[4]~19_combout\,
	cout => \C1|VPOS[4]~20\);

-- Location: FF_X31_Y17_N11
\C1|VPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[4]~19_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(4));

-- Location: LCCOMB_X30_Y16_N20
\C1|VPOS[5]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[5]~21_combout\ = (\C1|VPOS\(5) & (!\C1|VPOS[4]~20\)) # (!\C1|VPOS\(5) & ((\C1|VPOS[4]~20\) # (GND)))
-- \C1|VPOS[5]~22\ = CARRY((!\C1|VPOS[4]~20\) # (!\C1|VPOS\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(5),
	datad => VCC,
	cin => \C1|VPOS[4]~20\,
	combout => \C1|VPOS[5]~21_combout\,
	cout => \C1|VPOS[5]~22\);

-- Location: FF_X31_Y17_N13
\C1|VPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[5]~21_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(5));

-- Location: LCCOMB_X30_Y16_N22
\C1|VPOS[6]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[6]~23_combout\ = (\C1|VPOS\(6) & (\C1|VPOS[5]~22\ $ (GND))) # (!\C1|VPOS\(6) & (!\C1|VPOS[5]~22\ & VCC))
-- \C1|VPOS[6]~24\ = CARRY((\C1|VPOS\(6) & !\C1|VPOS[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(6),
	datad => VCC,
	cin => \C1|VPOS[5]~22\,
	combout => \C1|VPOS[6]~23_combout\,
	cout => \C1|VPOS[6]~24\);

-- Location: FF_X31_Y17_N15
\C1|VPOS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[6]~23_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(6));

-- Location: LCCOMB_X30_Y16_N24
\C1|VPOS[7]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[7]~25_combout\ = (\C1|VPOS\(7) & (!\C1|VPOS[6]~24\)) # (!\C1|VPOS\(7) & ((\C1|VPOS[6]~24\) # (GND)))
-- \C1|VPOS[7]~26\ = CARRY((!\C1|VPOS[6]~24\) # (!\C1|VPOS\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(7),
	datad => VCC,
	cin => \C1|VPOS[6]~24\,
	combout => \C1|VPOS[7]~25_combout\,
	cout => \C1|VPOS[7]~26\);

-- Location: FF_X31_Y17_N17
\C1|VPOS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[7]~25_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(7));

-- Location: LCCOMB_X30_Y16_N26
\C1|VPOS[8]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[8]~27_combout\ = (\C1|VPOS\(8) & (\C1|VPOS[7]~26\ $ (GND))) # (!\C1|VPOS\(8) & (!\C1|VPOS[7]~26\ & VCC))
-- \C1|VPOS[8]~28\ = CARRY((\C1|VPOS\(8) & !\C1|VPOS[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(8),
	datad => VCC,
	cin => \C1|VPOS[7]~26\,
	combout => \C1|VPOS[8]~27_combout\,
	cout => \C1|VPOS[8]~28\);

-- Location: FF_X31_Y17_N19
\C1|VPOS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[8]~27_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(8));

-- Location: LCCOMB_X30_Y16_N28
\C1|VPOS[9]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[9]~29_combout\ = (\C1|VPOS\(9) & (!\C1|VPOS[8]~28\)) # (!\C1|VPOS\(9) & ((\C1|VPOS[8]~28\) # (GND)))
-- \C1|VPOS[9]~30\ = CARRY((!\C1|VPOS[8]~28\) # (!\C1|VPOS\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(9),
	datad => VCC,
	cin => \C1|VPOS[8]~28\,
	combout => \C1|VPOS[9]~29_combout\,
	cout => \C1|VPOS[9]~30\);

-- Location: FF_X31_Y17_N31
\C1|VPOS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[9]~29_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(9));

-- Location: LCCOMB_X30_Y16_N30
\C1|VPOS[10]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|VPOS[10]~31_combout\ = \C1|VPOS\(10) $ (!\C1|VPOS[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(10),
	cin => \C1|VPOS[9]~30\,
	combout => \C1|VPOS[10]~31_combout\);

-- Location: FF_X31_Y17_N29
\C1|VPOS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[10]~31_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(10));

-- Location: LCCOMB_X30_Y16_N4
\C1|LessThan11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan11~0_combout\ = (!\C1|VPOS\(4) & (((!\C1|VPOS\(1) & !\C1|VPOS\(2))) # (!\C1|VPOS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(1),
	datab => \C1|VPOS\(3),
	datac => \C1|VPOS\(4),
	datad => \C1|VPOS\(2),
	combout => \C1|LessThan11~0_combout\);

-- Location: LCCOMB_X30_Y16_N2
\C1|syncProcess~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|syncProcess~3_combout\ = (!\C1|VPOS\(7) & (!\C1|VPOS\(8) & (!\C1|VPOS\(9) & !\C1|VPOS\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(7),
	datab => \C1|VPOS\(8),
	datac => \C1|VPOS\(9),
	datad => \C1|VPOS\(6),
	combout => \C1|syncProcess~3_combout\);

-- Location: LCCOMB_X30_Y16_N8
\C1|LessThan1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan1~0_combout\ = (\C1|VPOS\(10) & (((\C1|VPOS\(5) & !\C1|LessThan11~0_combout\)) # (!\C1|syncProcess~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(5),
	datab => \C1|VPOS\(10),
	datac => \C1|LessThan11~0_combout\,
	datad => \C1|syncProcess~3_combout\,
	combout => \C1|LessThan1~0_combout\);

-- Location: FF_X31_Y17_N27
\C1|VPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[0]~11_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(0));

-- Location: FF_X31_Y17_N5
\C1|VPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \C1|VPOS[1]~13_combout\,
	sclr => \C1|LessThan1~0_combout\,
	sload => VCC,
	ena => \C1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VPOS\(1));

-- Location: LCCOMB_X26_Y16_N16
\C1|LessThan4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan4~0_combout\ = (!\C1|VPOS\(1) & !\C1|VPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(1),
	datad => \C1|VPOS\(0),
	combout => \C1|LessThan4~0_combout\);

-- Location: LCCOMB_X30_Y16_N0
\C1|LessThan4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan4~1_combout\ = (!\C1|VPOS\(5) & (!\C1|VPOS\(3) & (!\C1|VPOS\(4) & !\C1|VPOS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(5),
	datab => \C1|VPOS\(3),
	datac => \C1|VPOS\(4),
	datad => \C1|VPOS\(2),
	combout => \C1|LessThan4~1_combout\);

-- Location: LCCOMB_X27_Y16_N28
\C1|syncProcess~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|syncProcess~4_combout\ = (\C1|LessThan4~0_combout\) # ((\C1|VPOS\(10)) # ((!\C1|syncProcess~3_combout\) # (!\C1|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|LessThan4~0_combout\,
	datab => \C1|VPOS\(10),
	datac => \C1|LessThan4~1_combout\,
	datad => \C1|syncProcess~3_combout\,
	combout => \C1|syncProcess~4_combout\);

-- Location: FF_X27_Y16_N29
\C1|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \C1|syncProcess~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|VSYNC~q\);

-- Location: LCCOMB_X31_Y17_N4
\C1|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~0_combout\ = \C1|VPOS\(1) $ (VCC)
-- \C1|Add1~1\ = CARRY(\C1|VPOS\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(1),
	datad => VCC,
	combout => \C1|Add1~0_combout\,
	cout => \C1|Add1~1\);

-- Location: LCCOMB_X31_Y17_N6
\C1|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~2_combout\ = (\C1|VPOS\(2) & (\C1|Add1~1\ & VCC)) # (!\C1|VPOS\(2) & (!\C1|Add1~1\))
-- \C1|Add1~3\ = CARRY((!\C1|VPOS\(2) & !\C1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(2),
	datad => VCC,
	cin => \C1|Add1~1\,
	combout => \C1|Add1~2_combout\,
	cout => \C1|Add1~3\);

-- Location: LCCOMB_X31_Y17_N8
\C1|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~4_combout\ = (\C1|VPOS\(3) & (\C1|Add1~3\ $ (GND))) # (!\C1|VPOS\(3) & (!\C1|Add1~3\ & VCC))
-- \C1|Add1~5\ = CARRY((\C1|VPOS\(3) & !\C1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(3),
	datad => VCC,
	cin => \C1|Add1~3\,
	combout => \C1|Add1~4_combout\,
	cout => \C1|Add1~5\);

-- Location: LCCOMB_X31_Y17_N10
\C1|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~6_combout\ = (\C1|VPOS\(4) & (\C1|Add1~5\ & VCC)) # (!\C1|VPOS\(4) & (!\C1|Add1~5\))
-- \C1|Add1~7\ = CARRY((!\C1|VPOS\(4) & !\C1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(4),
	datad => VCC,
	cin => \C1|Add1~5\,
	combout => \C1|Add1~6_combout\,
	cout => \C1|Add1~7\);

-- Location: LCCOMB_X31_Y17_N12
\C1|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~8_combout\ = (\C1|VPOS\(5) & (\C1|Add1~7\ $ (GND))) # (!\C1|VPOS\(5) & (!\C1|Add1~7\ & VCC))
-- \C1|Add1~9\ = CARRY((\C1|VPOS\(5) & !\C1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(5),
	datad => VCC,
	cin => \C1|Add1~7\,
	combout => \C1|Add1~8_combout\,
	cout => \C1|Add1~9\);

-- Location: LCCOMB_X31_Y17_N14
\C1|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~10_combout\ = (\C1|VPOS\(6) & (\C1|Add1~9\ & VCC)) # (!\C1|VPOS\(6) & (!\C1|Add1~9\))
-- \C1|Add1~11\ = CARRY((!\C1|VPOS\(6) & !\C1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(6),
	datad => VCC,
	cin => \C1|Add1~9\,
	combout => \C1|Add1~10_combout\,
	cout => \C1|Add1~11\);

-- Location: LCCOMB_X31_Y17_N16
\C1|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~12_combout\ = (\C1|VPOS\(7) & ((GND) # (!\C1|Add1~11\))) # (!\C1|VPOS\(7) & (\C1|Add1~11\ $ (GND)))
-- \C1|Add1~13\ = CARRY((\C1|VPOS\(7)) # (!\C1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(7),
	datad => VCC,
	cin => \C1|Add1~11\,
	combout => \C1|Add1~12_combout\,
	cout => \C1|Add1~13\);

-- Location: LCCOMB_X31_Y17_N18
\C1|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~14_combout\ = (\C1|VPOS\(8) & (\C1|Add1~13\ & VCC)) # (!\C1|VPOS\(8) & (!\C1|Add1~13\))
-- \C1|Add1~15\ = CARRY((!\C1|VPOS\(8) & !\C1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(8),
	datad => VCC,
	cin => \C1|Add1~13\,
	combout => \C1|Add1~14_combout\,
	cout => \C1|Add1~15\);

-- Location: LCCOMB_X31_Y17_N20
\C1|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~16_combout\ = (\C1|VPOS\(9) & ((GND) # (!\C1|Add1~15\))) # (!\C1|VPOS\(9) & (\C1|Add1~15\ $ (GND)))
-- \C1|Add1~17\ = CARRY((\C1|VPOS\(9)) # (!\C1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(9),
	datad => VCC,
	cin => \C1|Add1~15\,
	combout => \C1|Add1~16_combout\,
	cout => \C1|Add1~17\);

-- Location: LCCOMB_X19_Y20_N26
\C1|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal0~1_combout\ = (!\C1|Add1~16_combout\ & (!\C1|Add1~14_combout\ & !\C1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~16_combout\,
	datab => \C1|Add1~14_combout\,
	datad => \C1|Add1~12_combout\,
	combout => \C1|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y17_N26
\C1|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal0~2_combout\ = (!\C1|Add1~0_combout\ & (!\C1|Add1~2_combout\ & (!\C1|VPOS\(0) & !\C1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~0_combout\,
	datab => \C1|Add1~2_combout\,
	datac => \C1|VPOS\(0),
	datad => \C1|Add1~4_combout\,
	combout => \C1|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y20_N4
\C1|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal0~3_combout\ = (!\C1|Add1~6_combout\ & (!\C1|Add1~8_combout\ & \C1|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add1~6_combout\,
	datac => \C1|Add1~8_combout\,
	datad => \C1|Equal0~2_combout\,
	combout => \C1|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y20_N20
\C1|drawProcess~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~1_combout\ = (\C1|Add1~12_combout\ & ((\C1|Add1~10_combout\) # ((\C1|Add1~8_combout\ & \C1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~8_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Add1~6_combout\,
	datad => \C1|Add1~12_combout\,
	combout => \C1|drawProcess~1_combout\);

-- Location: LCCOMB_X31_Y17_N22
\C1|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~18_combout\ = (\C1|VPOS\(10) & (\C1|Add1~17\ & VCC)) # (!\C1|VPOS\(10) & (!\C1|Add1~17\))
-- \C1|Add1~19\ = CARRY((!\C1|VPOS\(10) & !\C1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(10),
	datad => VCC,
	cin => \C1|Add1~17\,
	combout => \C1|Add1~18_combout\,
	cout => \C1|Add1~19\);

-- Location: LCCOMB_X31_Y17_N24
\C1|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add1~20_combout\ = !\C1|Add1~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Add1~19\,
	combout => \C1|Add1~20_combout\);

-- Location: LCCOMB_X19_Y20_N18
\C1|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal0~0_combout\ = (\C1|Add1~20_combout\ & !\C1|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Add1~20_combout\,
	datad => \C1|Add1~18_combout\,
	combout => \C1|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y20_N0
\C1|drawProcess~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~2_combout\ = ((\C1|Add1~16_combout\ & (\C1|drawProcess~1_combout\ & \C1|Add1~14_combout\))) # (!\C1|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~16_combout\,
	datab => \C1|drawProcess~1_combout\,
	datac => \C1|Equal0~0_combout\,
	datad => \C1|Add1~14_combout\,
	combout => \C1|drawProcess~2_combout\);

-- Location: LCCOMB_X19_Y20_N14
\C1|drawProcess~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~3_combout\ = (\C1|drawProcess~2_combout\) # ((\C1|Equal0~1_combout\ & ((\C1|Equal0~3_combout\) # (!\C1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal0~1_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Equal0~3_combout\,
	datad => \C1|drawProcess~2_combout\,
	combout => \C1|drawProcess~3_combout\);

-- Location: LCCOMB_X19_Y20_N2
\C1|LessThan6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|LessThan6~0_combout\ = ((\C1|Equal0~1_combout\ & (!\C1|Add1~10_combout\ & !\C1|Add1~18_combout\))) # (!\C1|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal0~1_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Add1~20_combout\,
	datad => \C1|Add1~18_combout\,
	combout => \C1|LessThan6~0_combout\);

-- Location: LCCOMB_X19_Y20_N30
\C1|drawProcess~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~8_combout\ = (!\C1|HPOS\(7) & (!\C1|HPOS\(4) & (!\C1|HPOS\(8) & \C1|drawProcess~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(7),
	datab => \C1|HPOS\(4),
	datac => \C1|HPOS\(8),
	datad => \C1|drawProcess~6_combout\,
	combout => \C1|drawProcess~8_combout\);

-- Location: LCCOMB_X23_Y19_N22
\C1|drawProcess~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~7_combout\ = (\C1|HPOS\(9)) # ((\C1|HPOS\(10)) # ((\C1|HPOS\(8) & !\C1|LessThan10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(9),
	datab => \C1|HPOS\(8),
	datac => \C1|HPOS\(10),
	datad => \C1|LessThan10~0_combout\,
	combout => \C1|drawProcess~7_combout\);

-- Location: LCCOMB_X30_Y16_N6
\C1|drawProcess~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~4_combout\ = (\C1|VPOS\(10)) # (((\C1|VPOS\(5) & !\C1|LessThan11~0_combout\)) # (!\C1|syncProcess~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(5),
	datab => \C1|VPOS\(10),
	datac => \C1|LessThan11~0_combout\,
	datad => \C1|syncProcess~3_combout\,
	combout => \C1|drawProcess~4_combout\);

-- Location: LCCOMB_X26_Y16_N6
\C1|drawProcess~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~5_combout\ = (\C1|drawProcess~4_combout\) # ((!\C1|VPOS\(1) & (!\C1|VPOS\(0) & \C1|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(1),
	datab => \C1|VPOS\(0),
	datac => \C1|LessThan4~1_combout\,
	datad => \C1|drawProcess~4_combout\,
	combout => \C1|drawProcess~5_combout\);

-- Location: LCCOMB_X19_Y20_N24
\C1|B[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|B[0]~0_combout\ = (\C1|drawProcess~5_combout\ & ((\C1|drawProcess~7_combout\) # ((\C1|drawProcess~8_combout\ & \C1|drawProcess~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~8_combout\,
	datab => \C1|drawProcess~7_combout\,
	datac => \C1|drawProcess~5_combout\,
	datad => \C1|drawProcess~0_combout\,
	combout => \C1|B[0]~0_combout\);

-- Location: LCCOMB_X21_Y20_N24
\C1|G[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|G[0]~0_combout\ = (!\C1|LessThan6~0_combout\ & \C1|B[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|LessThan6~0_combout\,
	datad => \C1|B[0]~0_combout\,
	combout => \C1|G[0]~0_combout\);

-- Location: LCCOMB_X17_Y17_N10
\C1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~0_combout\ = \C1|HPOS\(3) $ (VCC)
-- \C1|Add0~1\ = CARRY(\C1|HPOS\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(3),
	datad => VCC,
	combout => \C1|Add0~0_combout\,
	cout => \C1|Add0~1\);

-- Location: LCCOMB_X17_Y17_N12
\C1|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~2_combout\ = (\C1|HPOS\(4) & (!\C1|Add0~1\)) # (!\C1|HPOS\(4) & ((\C1|Add0~1\) # (GND)))
-- \C1|Add0~3\ = CARRY((!\C1|Add0~1\) # (!\C1|HPOS\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(4),
	datad => VCC,
	cin => \C1|Add0~1\,
	combout => \C1|Add0~2_combout\,
	cout => \C1|Add0~3\);

-- Location: LCCOMB_X17_Y17_N14
\C1|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~4_combout\ = (\C1|HPOS\(5) & ((GND) # (!\C1|Add0~3\))) # (!\C1|HPOS\(5) & (\C1|Add0~3\ $ (GND)))
-- \C1|Add0~5\ = CARRY((\C1|HPOS\(5)) # (!\C1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(5),
	datad => VCC,
	cin => \C1|Add0~3\,
	combout => \C1|Add0~4_combout\,
	cout => \C1|Add0~5\);

-- Location: LCCOMB_X17_Y17_N16
\C1|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~6_combout\ = (\C1|HPOS\(6) & (\C1|Add0~5\ & VCC)) # (!\C1|HPOS\(6) & (!\C1|Add0~5\))
-- \C1|Add0~7\ = CARRY((!\C1|HPOS\(6) & !\C1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(6),
	datad => VCC,
	cin => \C1|Add0~5\,
	combout => \C1|Add0~6_combout\,
	cout => \C1|Add0~7\);

-- Location: LCCOMB_X17_Y17_N18
\C1|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~8_combout\ = (\C1|HPOS\(7) & (\C1|Add0~7\ $ (GND))) # (!\C1|HPOS\(7) & (!\C1|Add0~7\ & VCC))
-- \C1|Add0~9\ = CARRY((\C1|HPOS\(7) & !\C1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(7),
	datad => VCC,
	cin => \C1|Add0~7\,
	combout => \C1|Add0~8_combout\,
	cout => \C1|Add0~9\);

-- Location: LCCOMB_X17_Y17_N20
\C1|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~10_combout\ = (\C1|HPOS\(8) & (!\C1|Add0~9\)) # (!\C1|HPOS\(8) & ((\C1|Add0~9\) # (GND)))
-- \C1|Add0~11\ = CARRY((!\C1|Add0~9\) # (!\C1|HPOS\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(8),
	datad => VCC,
	cin => \C1|Add0~9\,
	combout => \C1|Add0~10_combout\,
	cout => \C1|Add0~11\);

-- Location: LCCOMB_X17_Y17_N22
\C1|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~12_combout\ = (\C1|HPOS\(9) & ((GND) # (!\C1|Add0~11\))) # (!\C1|HPOS\(9) & (\C1|Add0~11\ $ (GND)))
-- \C1|Add0~13\ = CARRY((\C1|HPOS\(9)) # (!\C1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(9),
	datad => VCC,
	cin => \C1|Add0~11\,
	combout => \C1|Add0~12_combout\,
	cout => \C1|Add0~13\);

-- Location: LCCOMB_X17_Y17_N24
\C1|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~14_combout\ = (\C1|HPOS\(10) & (\C1|Add0~13\ & VCC)) # (!\C1|HPOS\(10) & (!\C1|Add0~13\))
-- \C1|Add0~15\ = CARRY((!\C1|HPOS\(10) & !\C1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(10),
	datad => VCC,
	cin => \C1|Add0~13\,
	combout => \C1|Add0~14_combout\,
	cout => \C1|Add0~15\);

-- Location: LCCOMB_X17_Y17_N26
\C1|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add0~16_combout\ = !\C1|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Add0~15\,
	combout => \C1|Add0~16_combout\);

-- Location: LCCOMB_X15_Y20_N10
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~6_combout\ = (!\C1|HPOS\(0) & (!\C1|HPOS\(1) & !\C1|HPOS\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(0),
	datac => \C1|HPOS\(1),
	datad => \C1|HPOS\(2),
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~6_combout\);

-- Location: LCCOMB_X17_Y17_N6
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~6_combout\ & (!\C1|Add0~0_combout\ & (!\C1|Add0~2_combout\ & !\C1|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~6_combout\,
	datab => \C1|Add0~0_combout\,
	datac => \C1|Add0~2_combout\,
	datad => \C1|Add0~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\);

-- Location: LCCOMB_X17_Y17_N0
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ & ((\C1|Add0~16_combout\ & (\C1|Add0~4_combout\ & \C1|Add0~6_combout\)) # (!\C1|Add0~16_combout\ & (!\C1|Add0~4_combout\ & 
-- !\C1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~4_combout\,
	datac => \C1|Add0~6_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\);

-- Location: LCCOMB_X17_Y17_N2
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ & ((\C1|Add0~16_combout\ & (\C1|Add0~10_combout\ & \C1|Add0~8_combout\)) # (!\C1|Add0~16_combout\ & (!\C1|Add0~10_combout\ & 
-- !\C1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~10_combout\,
	datac => \C1|Add0~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\);

-- Location: LCCOMB_X17_Y17_N28
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ & ((\C1|Add0~14_combout\ & (\C1|Add0~12_combout\ & \C1|Add0~16_combout\)) # (!\C1|Add0~14_combout\ & (!\C1|Add0~12_combout\ & 
-- !\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~14_combout\,
	datab => \C1|Add0~12_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\);

-- Location: LCCOMB_X17_Y17_N4
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ = \C1|Add0~14_combout\ $ (((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ & (!\C1|Add0~12_combout\)) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ & 
-- ((\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~14_combout\,
	datab => \C1|Add0~12_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\);

-- Location: LCCOMB_X17_Y17_N8
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~10_combout\ = (\C1|Add0~8_combout\ & ((!\C1|Add0~16_combout\) # (!\C1|Add0~10_combout\))) # (!\C1|Add0~8_combout\ & ((\C1|Add0~10_combout\) # (\C1|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~8_combout\,
	datab => \C1|Add0~10_combout\,
	datad => \C1|Add0~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~10_combout\);

-- Location: LCCOMB_X17_Y17_N30
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ = \C1|Add0~16_combout\ $ (\C1|Add0~12_combout\ $ (((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~10_combout\ & \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~12_combout\,
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\);

-- Location: LCCOMB_X17_Y15_N22
\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ $ (GND)
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datad => VCC,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\);

-- Location: LCCOMB_X17_Y15_N24
\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\)) # 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\ & VCC))
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ = CARRY((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\);

-- Location: LCCOMB_X17_Y15_N26
\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ $ (GND))) # 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ & VCC))
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ = CARRY((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\);

-- Location: LCCOMB_X17_Y15_N28
\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ = !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\);

-- Location: LCCOMB_X17_Y15_N12
\C1|Div1|auto_generated|divider|divider|StageOut[60]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\);

-- Location: LCCOMB_X17_Y15_N14
\C1|Div1|auto_generated|divider|divider|StageOut[60]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\);

-- Location: LCCOMB_X17_Y15_N30
\C1|Div1|auto_generated|divider|divider|StageOut[59]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\);

-- Location: LCCOMB_X17_Y15_N20
\C1|Div1|auto_generated|divider|divider|StageOut[59]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\);

-- Location: LCCOMB_X17_Y15_N10
\C1|Div1|auto_generated|divider|divider|StageOut[58]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\);

-- Location: LCCOMB_X17_Y15_N16
\C1|Div1|auto_generated|divider|divider|StageOut[58]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\);

-- Location: LCCOMB_X19_Y17_N0
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ = \C1|Add0~10_combout\ $ (((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ & (!\C1|Add0~8_combout\)) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ & 
-- ((\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~8_combout\,
	datab => \C1|Add0~10_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\);

-- Location: LCCOMB_X16_Y15_N16
\C1|Div1|auto_generated|divider|divider|StageOut[57]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\);

-- Location: LCCOMB_X17_Y15_N18
\C1|Div1|auto_generated|divider|divider|StageOut[57]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[57]~95_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[57]~95_combout\);

-- Location: LCCOMB_X17_Y15_N0
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ = (((\C1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[57]~95_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[57]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[57]~95_combout\,
	datad => VCC,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\);

-- Location: LCCOMB_X17_Y15_N2
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[58]~93_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\);

-- Location: LCCOMB_X17_Y15_N4
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & ((((\C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\)))))
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ = CARRY((!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[59]~90_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\);

-- Location: LCCOMB_X17_Y15_N6
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[60]~89_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[60]~88_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\);

-- Location: LCCOMB_X17_Y15_N8
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ = \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\);

-- Location: LCCOMB_X16_Y14_N12
\C1|Div1|auto_generated|divider|divider|StageOut[70]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[70]~96_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[70]~96_combout\);

-- Location: LCCOMB_X17_Y14_N8
\C1|Div1|auto_generated|divider|divider|StageOut[70]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[70]~148_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- ((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[70]~148_combout\);

-- Location: LCCOMB_X17_Y14_N6
\C1|Div1|auto_generated|divider|divider|StageOut[69]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\)) # (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\);

-- Location: LCCOMB_X17_Y14_N12
\C1|Div1|auto_generated|divider|divider|StageOut[69]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\);

-- Location: LCCOMB_X17_Y14_N20
\C1|Div1|auto_generated|divider|divider|StageOut[68]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- ((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\);

-- Location: LCCOMB_X17_Y14_N10
\C1|Div1|auto_generated|divider|divider|StageOut[68]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\);

-- Location: LCCOMB_X16_Y14_N10
\C1|Div1|auto_generated|divider|divider|StageOut[67]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\);

-- Location: LCCOMB_X16_Y14_N8
\C1|Div1|auto_generated|divider|divider|StageOut[67]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\);

-- Location: LCCOMB_X15_Y17_N22
\C1|Div1|auto_generated|divider|divider|StageOut[56]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ $ (\C1|Add0~16_combout\ $ 
-- (!\C1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Add0~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\);

-- Location: LCCOMB_X15_Y17_N0
\C1|Div1|auto_generated|divider|divider|StageOut[56]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[56]~129_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ $ (\C1|Add0~16_combout\ $ 
-- (!\C1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Add0~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[56]~129_combout\);

-- Location: LCCOMB_X15_Y17_N12
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[56]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[56]~129_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\);

-- Location: LCCOMB_X16_Y14_N6
\C1|Div1|auto_generated|divider|divider|StageOut[66]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[66]~101_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[66]~101_combout\);

-- Location: LCCOMB_X16_Y14_N4
\C1|Div1|auto_generated|divider|divider|StageOut[66]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add0~16_combout\ $ (\C1|Add0~8_combout\ $ 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X16_Y14_N18
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ = (((\C1|Div1|auto_generated|divider|divider|StageOut[66]~101_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[66]~101_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datad => VCC,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\);

-- Location: LCCOMB_X16_Y14_N20
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[67]~99_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[67]~100_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\);

-- Location: LCCOMB_X16_Y14_N22
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((((\C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\)))))
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ = CARRY((!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[68]~98_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\);

-- Location: LCCOMB_X16_Y14_N24
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[69]~97_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\);

-- Location: LCCOMB_X16_Y14_N26
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[70]~96_combout\) # ((\C1|Div1|auto_generated|divider|divider|StageOut[70]~148_combout\) # 
-- (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[70]~96_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[70]~148_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\);

-- Location: LCCOMB_X16_Y14_N28
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ = !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\);

-- Location: LCCOMB_X17_Y14_N0
\C1|Div1|auto_generated|divider|divider|StageOut[79]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[69]~149_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\);

-- Location: LCCOMB_X16_Y14_N16
\C1|Div1|auto_generated|divider|divider|StageOut[79]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[79]~102_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[79]~102_combout\);

-- Location: LCCOMB_X16_Y14_N14
\C1|Div1|auto_generated|divider|divider|StageOut[78]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\);

-- Location: LCCOMB_X17_Y14_N2
\C1|Div1|auto_generated|divider|divider|StageOut[78]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[68]~150_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\);

-- Location: LCCOMB_X20_Y14_N24
\C1|Div1|auto_generated|divider|divider|StageOut[77]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\)) # (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\);

-- Location: LCCOMB_X20_Y14_N0
\C1|Div1|auto_generated|divider|divider|StageOut[77]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\);

-- Location: LCCOMB_X16_Y14_N2
\C1|Div1|auto_generated|divider|divider|StageOut[76]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\);

-- Location: LCCOMB_X19_Y14_N6
\C1|Div1|auto_generated|divider|divider|StageOut[76]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\);

-- Location: LCCOMB_X19_Y17_N28
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ = \C1|Add0~6_combout\ $ (((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ & (!\C1|Add0~4_combout\)) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ & 
-- ((\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~6_combout\,
	datab => \C1|Add0~4_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\);

-- Location: LCCOMB_X19_Y15_N8
\C1|Div1|auto_generated|divider|divider|StageOut[55]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\);

-- Location: LCCOMB_X19_Y15_N2
\C1|Div1|auto_generated|divider|divider|StageOut[55]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\);

-- Location: LCCOMB_X19_Y15_N28
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\);

-- Location: LCCOMB_X19_Y15_N22
\C1|Div1|auto_generated|divider|divider|StageOut[65]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[65]~109_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[65]~109_combout\);

-- Location: LCCOMB_X19_Y15_N0
\C1|Div1|auto_generated|divider|divider|StageOut[65]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[65]~106_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[65]~106_combout\);

-- Location: LCCOMB_X19_Y15_N14
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[65]~109_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[65]~106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[65]~109_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[65]~106_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\);

-- Location: LCCOMB_X19_Y14_N16
\C1|Div1|auto_generated|divider|divider|StageOut[75]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[75]~110_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[75]~110_combout\);

-- Location: LCCOMB_X20_Y14_N2
\C1|Div1|auto_generated|divider|divider|StageOut[75]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\)) # (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\);

-- Location: LCCOMB_X20_Y14_N6
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ = (((\C1|Div1|auto_generated|divider|divider|StageOut[75]~110_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[75]~110_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[75]~110_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\,
	datad => VCC,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\);

-- Location: LCCOMB_X20_Y14_N8
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[76]~105_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\);

-- Location: LCCOMB_X20_Y14_N10
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((((\C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\)))))
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ = CARRY((!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[77]~104_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\);

-- Location: LCCOMB_X20_Y14_N12
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[78]~103_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\);

-- Location: LCCOMB_X20_Y14_N14
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\) # ((\C1|Div1|auto_generated|divider|divider|StageOut[79]~102_combout\) # 
-- (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[79]~102_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\);

-- Location: LCCOMB_X20_Y14_N16
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ = !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\);

-- Location: LCCOMB_X15_Y14_N26
\C1|Div1|auto_generated|divider|divider|StageOut[88]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[88]~134_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X20_Y14_N18
\C1|Div1|auto_generated|divider|divider|StageOut[88]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[88]~111_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[88]~111_combout\);

-- Location: LCCOMB_X20_Y14_N20
\C1|Div1|auto_generated|divider|divider|StageOut[87]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\);

-- Location: LCCOMB_X20_Y14_N30
\C1|Div1|auto_generated|divider|divider|StageOut[87]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[77]~151_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\);

-- Location: LCCOMB_X19_Y14_N18
\C1|Div1|auto_generated|divider|divider|StageOut[86]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[76]~133_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\);

-- Location: LCCOMB_X19_Y14_N30
\C1|Div1|auto_generated|divider|divider|StageOut[86]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\);

-- Location: LCCOMB_X20_Y14_N22
\C1|Div1|auto_generated|divider|divider|StageOut[85]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\);

-- Location: LCCOMB_X19_Y14_N8
\C1|Div1|auto_generated|divider|divider|StageOut[85]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[75]~152_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\);

-- Location: LCCOMB_X15_Y17_N24
\C1|Div1|auto_generated|divider|divider|StageOut[64]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add0~4_combout\ $ (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\);

-- Location: LCCOMB_X15_Y17_N8
\C1|Div1|auto_generated|divider|divider|StageOut[54]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[54]~140_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Add0~4_combout\ $ (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[54]~140_combout\);

-- Location: LCCOMB_X15_Y17_N2
\C1|Div1|auto_generated|divider|divider|StageOut[54]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[54]~139_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Add0~4_combout\ $ (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[54]~139_combout\);

-- Location: LCCOMB_X15_Y17_N30
\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[54]~140_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[54]~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[54]~140_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[54]~139_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X15_Y17_N6
\C1|Div1|auto_generated|divider|divider|StageOut[74]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\);

-- Location: LCCOMB_X15_Y17_N26
\C1|Div1|auto_generated|divider|divider|StageOut[64]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[64]~115_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[64]~115_combout\);

-- Location: LCCOMB_X15_Y17_N4
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[64]~115_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[64]~115_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[64]~138_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\);

-- Location: LCCOMB_X15_Y14_N18
\C1|Div1|auto_generated|divider|divider|StageOut[74]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[74]~116_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[74]~116_combout\);

-- Location: LCCOMB_X15_Y14_N20
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[74]~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[74]~116_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\);

-- Location: LCCOMB_X15_Y14_N28
\C1|Div1|auto_generated|divider|divider|StageOut[84]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[84]~117_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[84]~117_combout\);

-- Location: LCCOMB_X15_Y14_N24
\C1|Div1|auto_generated|divider|divider|StageOut[84]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[74]~141_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\);

-- Location: LCCOMB_X15_Y14_N0
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = (((\C1|Div1|auto_generated|divider|divider|StageOut[84]~117_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[84]~117_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[84]~117_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\,
	datad => VCC,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X15_Y14_N2
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[85]~114_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X15_Y14_N4
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((((\C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\)))))
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[86]~113_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X15_Y14_N6
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (((\C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\)))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\ & 
-- (!\C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\)))
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[87]~112_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X15_Y14_N8
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[88]~134_combout\) # ((\C1|Div1|auto_generated|divider|divider|StageOut[88]~111_combout\) # 
-- (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[88]~111_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\);

-- Location: LCCOMB_X15_Y14_N10
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\);

-- Location: LCCOMB_X16_Y16_N2
\C1|Div1|auto_generated|divider|divider|StageOut[97]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\);

-- Location: LCCOMB_X15_Y14_N14
\C1|Div1|auto_generated|divider|divider|StageOut[97]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[97]~118_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[97]~118_combout\);

-- Location: LCCOMB_X15_Y14_N16
\C1|Div1|auto_generated|divider|divider|StageOut[96]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[96]~119_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[96]~119_combout\);

-- Location: LCCOMB_X19_Y14_N2
\C1|Div1|auto_generated|divider|divider|StageOut[96]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[96]~144_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[96]~144_combout\);

-- Location: LCCOMB_X15_Y14_N30
\C1|Div1|auto_generated|divider|divider|StageOut[95]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[95]~120_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[95]~120_combout\);

-- Location: LCCOMB_X19_Y14_N12
\C1|Div1|auto_generated|divider|divider|StageOut[95]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[95]~145_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- ((!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[95]~145_combout\);

-- Location: LCCOMB_X15_Y14_N12
\C1|Div1|auto_generated|divider|divider|StageOut[94]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[94]~121_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[94]~121_combout\);

-- Location: LCCOMB_X15_Y14_N22
\C1|Div1|auto_generated|divider|divider|StageOut[94]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[94]~146_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[84]~142_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[94]~146_combout\);

-- Location: LCCOMB_X15_Y20_N24
\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ = (!\C1|HPOS\(1) & (!\C1|HPOS\(0) & (!\C1|Add0~16_combout\ & !\C1|HPOS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|HPOS\(0),
	datac => \C1|Add0~16_combout\,
	datad => \C1|HPOS\(2),
	combout => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\);

-- Location: LCCOMB_X16_Y17_N28
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ = \C1|Add0~2_combout\ $ (((\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & (!\C1|Add0~0_combout\)) # (!\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & 
-- ((\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \C1|Add0~0_combout\,
	datac => \C1|Add0~2_combout\,
	datad => \C1|Add0~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\);

-- Location: LCCOMB_X16_Y16_N26
\C1|Div1|auto_generated|divider|divider|StageOut[63]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\);

-- Location: LCCOMB_X16_Y16_N12
\C1|Div1|auto_generated|divider|divider|StageOut[63]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[63]~123_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[63]~123_combout\);

-- Location: LCCOMB_X16_Y16_N28
\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[63]~123_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[63]~123_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X16_Y16_N24
\C1|Div1|auto_generated|divider|divider|StageOut[73]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[73]~125_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[73]~125_combout\);

-- Location: LCCOMB_X16_Y16_N6
\C1|Div1|auto_generated|divider|divider|StageOut[73]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\);

-- Location: LCCOMB_X16_Y16_N22
\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[73]~125_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[73]~125_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\);

-- Location: LCCOMB_X16_Y16_N30
\C1|Div1|auto_generated|divider|divider|StageOut[83]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & 
-- ((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\))) # (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\);

-- Location: LCCOMB_X16_Y16_N4
\C1|Div1|auto_generated|divider|divider|StageOut[93]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[93]~147_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # 
-- ((\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[93]~147_combout\);

-- Location: LCCOMB_X16_Y16_N10
\C1|Div1|auto_generated|divider|divider|StageOut[83]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ & !\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\);

-- Location: LCCOMB_X16_Y16_N16
\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\ = (\C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\);

-- Location: LCCOMB_X16_Y16_N8
\C1|Div1|auto_generated|divider|divider|StageOut[93]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|StageOut[93]~127_combout\ = (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\,
	combout => \C1|Div1|auto_generated|divider|divider|StageOut[93]~127_combout\);

-- Location: LCCOMB_X15_Y16_N0
\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~1_cout\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[93]~147_combout\) # (\C1|Div1|auto_generated|divider|divider|StageOut[93]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[93]~147_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[93]~127_combout\,
	datad => VCC,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~1_cout\);

-- Location: LCCOMB_X15_Y16_N2
\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~3_cout\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[94]~121_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[94]~146_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[94]~121_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[94]~146_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~1_cout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~3_cout\);

-- Location: LCCOMB_X15_Y16_N4
\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~5_cout\ = CARRY((!\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~3_cout\ & ((\C1|Div1|auto_generated|divider|divider|StageOut[95]~120_combout\) # 
-- (\C1|Div1|auto_generated|divider|divider|StageOut[95]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[95]~120_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[95]~145_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~3_cout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~5_cout\);

-- Location: LCCOMB_X15_Y16_N6
\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~7_cout\ = CARRY((!\C1|Div1|auto_generated|divider|divider|StageOut[96]~119_combout\ & (!\C1|Div1|auto_generated|divider|divider|StageOut[96]~144_combout\ & 
-- !\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[96]~119_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[96]~144_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~5_cout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~7_cout\);

-- Location: LCCOMB_X15_Y16_N8
\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\ = CARRY((\C1|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\) # ((\C1|Div1|auto_generated|divider|divider|StageOut[97]~118_combout\) # 
-- (!\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|StageOut[97]~118_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~7_cout\,
	cout => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\);

-- Location: LCCOMB_X15_Y16_N10
\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = !\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\,
	combout => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\);

-- Location: LCCOMB_X15_Y16_N16
\C1|Div1|auto_generated|divider|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~0_combout\ = \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ $ (VCC)
-- \C1|Div1|auto_generated|divider|op_1~1\ = CARRY(\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => VCC,
	combout => \C1|Div1|auto_generated|divider|op_1~0_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X15_Y16_N18
\C1|Div1|auto_generated|divider|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~2_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & (!\C1|Div1|auto_generated|divider|op_1~1\)) # (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ 
-- & ((\C1|Div1|auto_generated|divider|op_1~1\) # (GND)))
-- \C1|Div1|auto_generated|divider|op_1~3\ = CARRY((!\C1|Div1|auto_generated|divider|op_1~1\) # (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|op_1~1\,
	combout => \C1|Div1|auto_generated|divider|op_1~2_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X15_Y16_N20
\C1|Div1|auto_generated|divider|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~4_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & (\C1|Div1|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & (!\C1|Div1|auto_generated|divider|op_1~3\ & VCC))
-- \C1|Div1|auto_generated|divider|op_1~5\ = CARRY((\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & !\C1|Div1|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|op_1~3\,
	combout => \C1|Div1|auto_generated|divider|op_1~4_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X15_Y16_N22
\C1|Div1|auto_generated|divider|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~6_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (!\C1|Div1|auto_generated|divider|op_1~5\)) # (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & 
-- ((\C1|Div1|auto_generated|divider|op_1~5\) # (GND)))
-- \C1|Div1|auto_generated|divider|op_1~7\ = CARRY((!\C1|Div1|auto_generated|divider|op_1~5\) # (!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|op_1~5\,
	combout => \C1|Div1|auto_generated|divider|op_1~6_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X15_Y16_N24
\C1|Div1|auto_generated|divider|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~8_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Div1|auto_generated|divider|op_1~7\ $ (GND))) # 
-- (!\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (!\C1|Div1|auto_generated|divider|op_1~7\ & VCC))
-- \C1|Div1|auto_generated|divider|op_1~9\ = CARRY((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & !\C1|Div1|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|op_1~7\,
	combout => \C1|Div1|auto_generated|divider|op_1~8_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X15_Y16_N26
\C1|Div1|auto_generated|divider|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~10_combout\ = (\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (!\C1|Div1|auto_generated|divider|op_1~9\)) # (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- ((\C1|Div1|auto_generated|divider|op_1~9\) # (GND)))
-- \C1|Div1|auto_generated|divider|op_1~11\ = CARRY((!\C1|Div1|auto_generated|divider|op_1~9\) # (!\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|op_1~9\,
	combout => \C1|Div1|auto_generated|divider|op_1~10_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X15_Y16_N28
\C1|Div1|auto_generated|divider|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~12_combout\ = \C1|Div1|auto_generated|divider|op_1~11\ $ (GND)
-- \C1|Div1|auto_generated|divider|op_1~13\ = CARRY(!\C1|Div1|auto_generated|divider|op_1~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \C1|Div1|auto_generated|divider|op_1~11\,
	combout => \C1|Div1|auto_generated|divider|op_1~12_combout\,
	cout => \C1|Div1|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X15_Y16_N30
\C1|Div1|auto_generated|divider|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|op_1~14_combout\ = !\C1|Div1|auto_generated|divider|op_1~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div1|auto_generated|divider|op_1~13\,
	combout => \C1|Div1|auto_generated|divider|op_1~14_combout\);

-- Location: LCCOMB_X16_Y16_N18
\C1|Equal8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal8~0_combout\ = (\C1|Add0~16_combout\ & (((\C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)))) # (!\C1|Add0~16_combout\ & (!\C1|Div1|auto_generated|divider|op_1~14_combout\ & 
-- ((!\C1|Div1|auto_generated|divider|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Div1|auto_generated|divider|op_1~14_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datad => \C1|Div1|auto_generated|divider|op_1~12_combout\,
	combout => \C1|Equal8~0_combout\);

-- Location: LCCOMB_X15_Y16_N14
\C1|Equal8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal8~1_combout\ = (\C1|Add0~16_combout\ & (((\C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)))) # (!\C1|Add0~16_combout\ & (!\C1|Div1|auto_generated|divider|op_1~10_combout\ & 
-- ((!\C1|Div1|auto_generated|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|op_1~10_combout\,
	datab => \C1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Div1|auto_generated|divider|op_1~8_combout\,
	combout => \C1|Equal8~1_combout\);

-- Location: LCCOMB_X21_Y20_N18
\C1|Div1|auto_generated|divider|quotient[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|quotient[3]~1_combout\ = (\C1|Add0~16_combout\ & ((!\C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))) # (!\C1|Add0~16_combout\ & (\C1|Div1|auto_generated|divider|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datac => \C1|Div1|auto_generated|divider|op_1~6_combout\,
	datad => \C1|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div1|auto_generated|divider|quotient[3]~1_combout\);

-- Location: LCCOMB_X21_Y20_N0
\C1|Div1|auto_generated|divider|quotient[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|quotient[2]~2_combout\ = (\C1|Add0~16_combout\ & (!\C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)) # (!\C1|Add0~16_combout\ & ((\C1|Div1|auto_generated|divider|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|op_1~4_combout\,
	combout => \C1|Div1|auto_generated|divider|quotient[2]~2_combout\);

-- Location: CLKCTRL_G9
\CLOCK_50~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: FF_X8_Y21_N1
\dbc|freq_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(0));

-- Location: LCCOMB_X8_Y21_N0
\dbc|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~0_combout\ = \dbc|freq_counter\(0) $ (VCC)
-- \dbc|Add0~1\ = CARRY(\dbc|freq_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(0),
	datad => VCC,
	combout => \dbc|Add0~0_combout\,
	cout => \dbc|Add0~1\);

-- Location: FF_X8_Y21_N7
\dbc|freq_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(3));

-- Location: LCCOMB_X8_Y21_N2
\dbc|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~2_combout\ = (\dbc|freq_counter\(1) & (!\dbc|Add0~1\)) # (!\dbc|freq_counter\(1) & ((\dbc|Add0~1\) # (GND)))
-- \dbc|Add0~3\ = CARRY((!\dbc|Add0~1\) # (!\dbc|freq_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(1),
	datad => VCC,
	cin => \dbc|Add0~1\,
	combout => \dbc|Add0~2_combout\,
	cout => \dbc|Add0~3\);

-- Location: FF_X8_Y21_N3
\dbc|freq_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(1));

-- Location: LCCOMB_X8_Y21_N4
\dbc|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~4_combout\ = (\dbc|freq_counter\(2) & (\dbc|Add0~3\ $ (GND))) # (!\dbc|freq_counter\(2) & (!\dbc|Add0~3\ & VCC))
-- \dbc|Add0~5\ = CARRY((\dbc|freq_counter\(2) & !\dbc|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(2),
	datad => VCC,
	cin => \dbc|Add0~3\,
	combout => \dbc|Add0~4_combout\,
	cout => \dbc|Add0~5\);

-- Location: FF_X8_Y21_N5
\dbc|freq_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(2));

-- Location: LCCOMB_X8_Y21_N6
\dbc|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~6_combout\ = (\dbc|freq_counter\(3) & (!\dbc|Add0~5\)) # (!\dbc|freq_counter\(3) & ((\dbc|Add0~5\) # (GND)))
-- \dbc|Add0~7\ = CARRY((!\dbc|Add0~5\) # (!\dbc|freq_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|freq_counter\(3),
	datad => VCC,
	cin => \dbc|Add0~5\,
	combout => \dbc|Add0~6_combout\,
	cout => \dbc|Add0~7\);

-- Location: LCCOMB_X9_Y21_N12
\dbc|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal0~0_combout\ = (!\dbc|Add0~0_combout\ & (!\dbc|Add0~6_combout\ & (!\dbc|Add0~4_combout\ & !\dbc|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add0~0_combout\,
	datab => \dbc|Add0~6_combout\,
	datac => \dbc|Add0~4_combout\,
	datad => \dbc|Add0~2_combout\,
	combout => \dbc|Equal0~0_combout\);

-- Location: FF_X8_Y21_N25
\dbc|freq_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(12));

-- Location: LCCOMB_X8_Y21_N8
\dbc|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~8_combout\ = (\dbc|freq_counter\(4) & (\dbc|Add0~7\ $ (GND))) # (!\dbc|freq_counter\(4) & (!\dbc|Add0~7\ & VCC))
-- \dbc|Add0~9\ = CARRY((\dbc|freq_counter\(4) & !\dbc|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|freq_counter\(4),
	datad => VCC,
	cin => \dbc|Add0~7\,
	combout => \dbc|Add0~8_combout\,
	cout => \dbc|Add0~9\);

-- Location: LCCOMB_X9_Y21_N6
\dbc|freq_counter~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|freq_counter~0_combout\ = (\dbc|Add0~8_combout\ & !\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add0~8_combout\,
	datad => \dbc|Equal0~4_combout\,
	combout => \dbc|freq_counter~0_combout\);

-- Location: FF_X9_Y21_N7
\dbc|freq_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|freq_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(4));

-- Location: LCCOMB_X8_Y21_N10
\dbc|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~10_combout\ = (\dbc|freq_counter\(5) & (!\dbc|Add0~9\)) # (!\dbc|freq_counter\(5) & ((\dbc|Add0~9\) # (GND)))
-- \dbc|Add0~11\ = CARRY((!\dbc|Add0~9\) # (!\dbc|freq_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|freq_counter\(5),
	datad => VCC,
	cin => \dbc|Add0~9\,
	combout => \dbc|Add0~10_combout\,
	cout => \dbc|Add0~11\);

-- Location: FF_X8_Y21_N11
\dbc|freq_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(5));

-- Location: LCCOMB_X8_Y21_N12
\dbc|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~12_combout\ = (\dbc|freq_counter\(6) & (\dbc|Add0~11\ $ (GND))) # (!\dbc|freq_counter\(6) & (!\dbc|Add0~11\ & VCC))
-- \dbc|Add0~13\ = CARRY((\dbc|freq_counter\(6) & !\dbc|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|freq_counter\(6),
	datad => VCC,
	cin => \dbc|Add0~11\,
	combout => \dbc|Add0~12_combout\,
	cout => \dbc|Add0~13\);

-- Location: LCCOMB_X9_Y21_N4
\dbc|freq_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|freq_counter~1_combout\ = (\dbc|Add0~12_combout\ & !\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add0~12_combout\,
	datad => \dbc|Equal0~4_combout\,
	combout => \dbc|freq_counter~1_combout\);

-- Location: FF_X9_Y21_N5
\dbc|freq_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|freq_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(6));

-- Location: LCCOMB_X8_Y21_N14
\dbc|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~14_combout\ = (\dbc|freq_counter\(7) & (!\dbc|Add0~13\)) # (!\dbc|freq_counter\(7) & ((\dbc|Add0~13\) # (GND)))
-- \dbc|Add0~15\ = CARRY((!\dbc|Add0~13\) # (!\dbc|freq_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(7),
	datad => VCC,
	cin => \dbc|Add0~13\,
	combout => \dbc|Add0~14_combout\,
	cout => \dbc|Add0~15\);

-- Location: FF_X8_Y21_N15
\dbc|freq_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(7));

-- Location: LCCOMB_X8_Y21_N16
\dbc|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~16_combout\ = (\dbc|freq_counter\(8) & (\dbc|Add0~15\ $ (GND))) # (!\dbc|freq_counter\(8) & (!\dbc|Add0~15\ & VCC))
-- \dbc|Add0~17\ = CARRY((\dbc|freq_counter\(8) & !\dbc|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(8),
	datad => VCC,
	cin => \dbc|Add0~15\,
	combout => \dbc|Add0~16_combout\,
	cout => \dbc|Add0~17\);

-- Location: LCCOMB_X9_Y21_N0
\dbc|freq_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|freq_counter~2_combout\ = (\dbc|Add0~16_combout\ & !\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbc|Add0~16_combout\,
	datad => \dbc|Equal0~4_combout\,
	combout => \dbc|freq_counter~2_combout\);

-- Location: FF_X9_Y21_N1
\dbc|freq_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|freq_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(8));

-- Location: LCCOMB_X8_Y21_N18
\dbc|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~18_combout\ = (\dbc|freq_counter\(9) & (!\dbc|Add0~17\)) # (!\dbc|freq_counter\(9) & ((\dbc|Add0~17\) # (GND)))
-- \dbc|Add0~19\ = CARRY((!\dbc|Add0~17\) # (!\dbc|freq_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(9),
	datad => VCC,
	cin => \dbc|Add0~17\,
	combout => \dbc|Add0~18_combout\,
	cout => \dbc|Add0~19\);

-- Location: LCCOMB_X9_Y21_N18
\dbc|freq_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|freq_counter~3_combout\ = (\dbc|Add0~18_combout\ & !\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbc|Add0~18_combout\,
	datad => \dbc|Equal0~4_combout\,
	combout => \dbc|freq_counter~3_combout\);

-- Location: FF_X9_Y21_N19
\dbc|freq_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|freq_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(9));

-- Location: LCCOMB_X8_Y21_N20
\dbc|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~20_combout\ = (\dbc|freq_counter\(10) & (\dbc|Add0~19\ $ (GND))) # (!\dbc|freq_counter\(10) & (!\dbc|Add0~19\ & VCC))
-- \dbc|Add0~21\ = CARRY((\dbc|freq_counter\(10) & !\dbc|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(10),
	datad => VCC,
	cin => \dbc|Add0~19\,
	combout => \dbc|Add0~20_combout\,
	cout => \dbc|Add0~21\);

-- Location: FF_X8_Y21_N21
\dbc|freq_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(10));

-- Location: LCCOMB_X8_Y21_N22
\dbc|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~22_combout\ = (\dbc|freq_counter\(11) & (!\dbc|Add0~21\)) # (!\dbc|freq_counter\(11) & ((\dbc|Add0~21\) # (GND)))
-- \dbc|Add0~23\ = CARRY((!\dbc|Add0~21\) # (!\dbc|freq_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|freq_counter\(11),
	datad => VCC,
	cin => \dbc|Add0~21\,
	combout => \dbc|Add0~22_combout\,
	cout => \dbc|Add0~23\);

-- Location: FF_X8_Y21_N23
\dbc|freq_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(11));

-- Location: LCCOMB_X8_Y21_N24
\dbc|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~24_combout\ = (\dbc|freq_counter\(12) & (\dbc|Add0~23\ $ (GND))) # (!\dbc|freq_counter\(12) & (!\dbc|Add0~23\ & VCC))
-- \dbc|Add0~25\ = CARRY((\dbc|freq_counter\(12) & !\dbc|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(12),
	datad => VCC,
	cin => \dbc|Add0~23\,
	combout => \dbc|Add0~24_combout\,
	cout => \dbc|Add0~25\);

-- Location: LCCOMB_X9_Y21_N24
\dbc|freq_counter~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|freq_counter~5_combout\ = (\dbc|Add0~30_combout\ & !\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbc|Add0~30_combout\,
	datad => \dbc|Equal0~4_combout\,
	combout => \dbc|freq_counter~5_combout\);

-- Location: FF_X9_Y21_N25
\dbc|freq_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|freq_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(15));

-- Location: LCCOMB_X8_Y21_N26
\dbc|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~26_combout\ = (\dbc|freq_counter\(13) & (!\dbc|Add0~25\)) # (!\dbc|freq_counter\(13) & ((\dbc|Add0~25\) # (GND)))
-- \dbc|Add0~27\ = CARRY((!\dbc|Add0~25\) # (!\dbc|freq_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|freq_counter\(13),
	datad => VCC,
	cin => \dbc|Add0~25\,
	combout => \dbc|Add0~26_combout\,
	cout => \dbc|Add0~27\);

-- Location: FF_X8_Y21_N27
\dbc|freq_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(13));

-- Location: LCCOMB_X8_Y21_N28
\dbc|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~28_combout\ = (\dbc|freq_counter\(14) & (\dbc|Add0~27\ $ (GND))) # (!\dbc|freq_counter\(14) & (!\dbc|Add0~27\ & VCC))
-- \dbc|Add0~29\ = CARRY((\dbc|freq_counter\(14) & !\dbc|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|freq_counter\(14),
	datad => VCC,
	cin => \dbc|Add0~27\,
	combout => \dbc|Add0~28_combout\,
	cout => \dbc|Add0~29\);

-- Location: LCCOMB_X9_Y21_N10
\dbc|freq_counter~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|freq_counter~4_combout\ = (\dbc|Add0~28_combout\ & !\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbc|Add0~28_combout\,
	datad => \dbc|Equal0~4_combout\,
	combout => \dbc|freq_counter~4_combout\);

-- Location: FF_X9_Y21_N11
\dbc|freq_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|freq_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|freq_counter\(14));

-- Location: LCCOMB_X8_Y21_N30
\dbc|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add0~30_combout\ = \dbc|Add0~29\ $ (\dbc|freq_counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbc|freq_counter\(15),
	cin => \dbc|Add0~29\,
	combout => \dbc|Add0~30_combout\);

-- Location: LCCOMB_X9_Y21_N2
\dbc|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal0~3_combout\ = (!\dbc|Add0~24_combout\ & (\dbc|Add0~30_combout\ & (!\dbc|Add0~26_combout\ & \dbc|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add0~24_combout\,
	datab => \dbc|Add0~30_combout\,
	datac => \dbc|Add0~26_combout\,
	datad => \dbc|Add0~28_combout\,
	combout => \dbc|Equal0~3_combout\);

-- Location: LCCOMB_X9_Y21_N26
\dbc|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal0~1_combout\ = (\dbc|Add0~12_combout\ & (!\dbc|Add0~10_combout\ & (!\dbc|Add0~14_combout\ & \dbc|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add0~12_combout\,
	datab => \dbc|Add0~10_combout\,
	datac => \dbc|Add0~14_combout\,
	datad => \dbc|Add0~8_combout\,
	combout => \dbc|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y21_N16
\dbc|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal0~2_combout\ = (!\dbc|Add0~22_combout\ & (\dbc|Add0~18_combout\ & (\dbc|Add0~16_combout\ & !\dbc|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add0~22_combout\,
	datab => \dbc|Add0~18_combout\,
	datac => \dbc|Add0~16_combout\,
	datad => \dbc|Add0~20_combout\,
	combout => \dbc|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y21_N20
\dbc|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal0~4_combout\ = (\dbc|Equal0~0_combout\ & (\dbc|Equal0~3_combout\ & (\dbc|Equal0~1_combout\ & \dbc|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Equal0~0_combout\,
	datab => \dbc|Equal0~3_combout\,
	datac => \dbc|Equal0~1_combout\,
	datad => \dbc|Equal0~2_combout\,
	combout => \dbc|Equal0~4_combout\);

-- Location: IOIBUF_X0_Y23_N15
\KEY[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X9_Y20_N18
\dbc|last_in~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|last_in~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \dbc|last_in~0_combout\);

-- Location: FF_X9_Y20_N19
\dbc|last_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|last_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|last_in~q\);

-- Location: LCCOMB_X9_Y20_N2
\dbc|temp[0]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp[0]~13_combout\ = ((!\dbc|enable~q\ & (\KEY[1]~input_o\ $ (\dbc|last_in~q\)))) # (!\dbc|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \dbc|enable~q\,
	datac => \dbc|Equal0~4_combout\,
	datad => \dbc|last_in~q\,
	combout => \dbc|temp[0]~13_combout\);

-- Location: LCCOMB_X9_Y20_N20
\dbc|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|process_0~0_combout\ = \KEY[1]~input_o\ $ (\dbc|last_in~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \dbc|last_in~q\,
	combout => \dbc|process_0~0_combout\);

-- Location: LCCOMB_X10_Y20_N30
\dbc|temp~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~6_combout\ = (\dbc|temp[0]~13_combout\ & (\dbc|process_0~0_combout\ & (\dbc|temp\(1)))) # (!\dbc|temp[0]~13_combout\ & (((\dbc|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp[0]~13_combout\,
	datab => \dbc|process_0~0_combout\,
	datac => \dbc|temp\(1),
	datad => \dbc|Add1~2_combout\,
	combout => \dbc|temp~6_combout\);

-- Location: FF_X10_Y20_N31
\dbc|temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(1));

-- Location: LCCOMB_X10_Y20_N16
\dbc|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~0_combout\ = (((\dbc|temp\(0) & \dbc|process_0~0_combout\)))
-- \dbc|Add1~1\ = CARRY((\dbc|temp\(0) & \dbc|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp\(0),
	datab => \dbc|process_0~0_combout\,
	datad => VCC,
	combout => \dbc|Add1~0_combout\,
	cout => \dbc|Add1~1\);

-- Location: LCCOMB_X10_Y20_N12
\dbc|temp~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~7_combout\ = (\dbc|temp[0]~13_combout\ & (\dbc|process_0~0_combout\ & (\dbc|temp\(0)))) # (!\dbc|temp[0]~13_combout\ & (((\dbc|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp[0]~13_combout\,
	datab => \dbc|process_0~0_combout\,
	datac => \dbc|temp\(0),
	datad => \dbc|Add1~0_combout\,
	combout => \dbc|temp~7_combout\);

-- Location: FF_X10_Y20_N13
\dbc|temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(0));

-- Location: LCCOMB_X10_Y20_N18
\dbc|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~2_combout\ = (\dbc|Add1~1\ & (((!\dbc|process_0~0_combout\)) # (!\dbc|temp\(1)))) # (!\dbc|Add1~1\ & (((\dbc|temp\(1) & \dbc|process_0~0_combout\)) # (GND)))
-- \dbc|Add1~3\ = CARRY(((!\dbc|Add1~1\) # (!\dbc|process_0~0_combout\)) # (!\dbc|temp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp\(1),
	datab => \dbc|process_0~0_combout\,
	datad => VCC,
	cin => \dbc|Add1~1\,
	combout => \dbc|Add1~2_combout\,
	cout => \dbc|Add1~3\);

-- Location: LCCOMB_X10_Y20_N10
\dbc|temp~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~8_combout\ = (\dbc|temp[0]~13_combout\ & (((\dbc|process_0~0_combout\ & \dbc|temp\(3))))) # (!\dbc|temp[0]~13_combout\ & (\dbc|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add1~6_combout\,
	datab => \dbc|process_0~0_combout\,
	datac => \dbc|temp\(3),
	datad => \dbc|temp[0]~13_combout\,
	combout => \dbc|temp~8_combout\);

-- Location: FF_X10_Y20_N11
\dbc|temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(3));

-- Location: LCCOMB_X9_Y20_N16
\dbc|temp~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~12_combout\ = (\dbc|enable~q\ & (!\dbc|Equal0~4_combout\ & (\KEY[1]~input_o\ $ (\dbc|last_in~q\)))) # (!\dbc|enable~q\ & (\KEY[1]~input_o\ $ (((\dbc|last_in~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \dbc|enable~q\,
	datac => \dbc|Equal0~4_combout\,
	datad => \dbc|last_in~q\,
	combout => \dbc|temp~12_combout\);

-- Location: LCCOMB_X10_Y20_N20
\dbc|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~4_combout\ = (\dbc|Add1~3\ & (\dbc|temp\(2) & (\dbc|process_0~0_combout\ & VCC))) # (!\dbc|Add1~3\ & ((((\dbc|temp\(2) & \dbc|process_0~0_combout\)))))
-- \dbc|Add1~5\ = CARRY((\dbc|temp\(2) & (\dbc|process_0~0_combout\ & !\dbc|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp\(2),
	datab => \dbc|process_0~0_combout\,
	datad => VCC,
	cin => \dbc|Add1~3\,
	combout => \dbc|Add1~4_combout\,
	cout => \dbc|Add1~5\);

-- Location: LCCOMB_X9_Y20_N14
\dbc|temp~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~4_combout\ = (\dbc|Equal0~4_combout\ & (!\dbc|Equal1~1_combout\ & ((\dbc|enable~q\) # (!\dbc|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Equal0~4_combout\,
	datab => \dbc|process_0~0_combout\,
	datac => \dbc|Equal1~1_combout\,
	datad => \dbc|enable~q\,
	combout => \dbc|temp~4_combout\);

-- Location: LCCOMB_X10_Y20_N4
\dbc|temp~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~5_combout\ = (\dbc|temp~12_combout\ & ((\dbc|temp\(2)) # ((\dbc|Add1~4_combout\ & \dbc|temp~4_combout\)))) # (!\dbc|temp~12_combout\ & (\dbc|Add1~4_combout\ & ((\dbc|temp~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp~12_combout\,
	datab => \dbc|Add1~4_combout\,
	datac => \dbc|temp\(2),
	datad => \dbc|temp~4_combout\,
	combout => \dbc|temp~5_combout\);

-- Location: FF_X10_Y20_N5
\dbc|temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(2));

-- Location: LCCOMB_X10_Y20_N22
\dbc|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~6_combout\ = (\dbc|Add1~5\ & (((!\dbc|process_0~0_combout\)) # (!\dbc|temp\(3)))) # (!\dbc|Add1~5\ & (((\dbc|temp\(3) & \dbc|process_0~0_combout\)) # (GND)))
-- \dbc|Add1~7\ = CARRY(((!\dbc|Add1~5\) # (!\dbc|process_0~0_combout\)) # (!\dbc|temp\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp\(3),
	datab => \dbc|process_0~0_combout\,
	datad => VCC,
	cin => \dbc|Add1~5\,
	combout => \dbc|Add1~6_combout\,
	cout => \dbc|Add1~7\);

-- Location: LCCOMB_X10_Y20_N0
\dbc|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal1~0_combout\ = (!\dbc|Add1~2_combout\ & (!\dbc|Add1~0_combout\ & (!\dbc|Add1~6_combout\ & \dbc|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add1~2_combout\,
	datab => \dbc|Add1~0_combout\,
	datac => \dbc|Add1~6_combout\,
	datad => \dbc|Add1~4_combout\,
	combout => \dbc|Equal1~0_combout\);

-- Location: LCCOMB_X10_Y20_N2
\dbc|temp~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~11_combout\ = (\dbc|temp~12_combout\ & ((\dbc|temp\(6)) # ((\dbc|Add1~12_combout\ & \dbc|temp~4_combout\)))) # (!\dbc|temp~12_combout\ & (\dbc|Add1~12_combout\ & ((\dbc|temp~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp~12_combout\,
	datab => \dbc|Add1~12_combout\,
	datac => \dbc|temp\(6),
	datad => \dbc|temp~4_combout\,
	combout => \dbc|temp~11_combout\);

-- Location: FF_X10_Y20_N3
\dbc|temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(6));

-- Location: LCCOMB_X10_Y20_N24
\dbc|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~8_combout\ = (\dbc|Add1~7\ & (\dbc|temp\(4) & (\dbc|process_0~0_combout\ & VCC))) # (!\dbc|Add1~7\ & ((((\dbc|temp\(4) & \dbc|process_0~0_combout\)))))
-- \dbc|Add1~9\ = CARRY((\dbc|temp\(4) & (\dbc|process_0~0_combout\ & !\dbc|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp\(4),
	datab => \dbc|process_0~0_combout\,
	datad => VCC,
	cin => \dbc|Add1~7\,
	combout => \dbc|Add1~8_combout\,
	cout => \dbc|Add1~9\);

-- Location: LCCOMB_X10_Y20_N8
\dbc|temp~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~10_combout\ = (\dbc|temp[0]~13_combout\ & (\dbc|process_0~0_combout\ & (\dbc|temp\(4)))) # (!\dbc|temp[0]~13_combout\ & (((\dbc|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp[0]~13_combout\,
	datab => \dbc|process_0~0_combout\,
	datac => \dbc|temp\(4),
	datad => \dbc|Add1~8_combout\,
	combout => \dbc|temp~10_combout\);

-- Location: FF_X10_Y20_N9
\dbc|temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(4));

-- Location: LCCOMB_X10_Y20_N26
\dbc|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~10_combout\ = (\dbc|Add1~9\ & (((!\dbc|process_0~0_combout\)) # (!\dbc|temp\(5)))) # (!\dbc|Add1~9\ & (((\dbc|temp\(5) & \dbc|process_0~0_combout\)) # (GND)))
-- \dbc|Add1~11\ = CARRY(((!\dbc|Add1~9\) # (!\dbc|process_0~0_combout\)) # (!\dbc|temp\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|temp\(5),
	datab => \dbc|process_0~0_combout\,
	datad => VCC,
	cin => \dbc|Add1~9\,
	combout => \dbc|Add1~10_combout\,
	cout => \dbc|Add1~11\);

-- Location: LCCOMB_X10_Y20_N6
\dbc|temp~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|temp~9_combout\ = (\dbc|Add1~10_combout\ & ((\dbc|temp~4_combout\) # ((\dbc|temp~12_combout\ & \dbc|temp\(5))))) # (!\dbc|Add1~10_combout\ & (\dbc|temp~12_combout\ & (\dbc|temp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Add1~10_combout\,
	datab => \dbc|temp~12_combout\,
	datac => \dbc|temp\(5),
	datad => \dbc|temp~4_combout\,
	combout => \dbc|temp~9_combout\);

-- Location: FF_X10_Y20_N7
\dbc|temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|temp~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|temp\(5));

-- Location: LCCOMB_X10_Y20_N28
\dbc|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Add1~12_combout\ = \dbc|Add1~11\ $ (((!\dbc|temp\(6)) # (!\dbc|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbc|process_0~0_combout\,
	datad => \dbc|temp\(6),
	cin => \dbc|Add1~11\,
	combout => \dbc|Add1~12_combout\);

-- Location: LCCOMB_X10_Y20_N14
\dbc|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|Equal1~1_combout\ = (\dbc|Equal1~0_combout\ & (\dbc|Add1~12_combout\ & (\dbc|Add1~10_combout\ & !\dbc|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Equal1~0_combout\,
	datab => \dbc|Add1~12_combout\,
	datac => \dbc|Add1~10_combout\,
	datad => \dbc|Add1~8_combout\,
	combout => \dbc|Equal1~1_combout\);

-- Location: LCCOMB_X9_Y20_N28
\dbc|enable~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|enable~0_combout\ = (\dbc|Equal0~4_combout\ & (!\dbc|Equal1~1_combout\ & ((\dbc|enable~q\) # (!\dbc|process_0~0_combout\)))) # (!\dbc|Equal0~4_combout\ & (((\dbc|enable~q\) # (!\dbc|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|Equal0~4_combout\,
	datab => \dbc|Equal1~1_combout\,
	datac => \dbc|enable~q\,
	datad => \dbc|process_0~0_combout\,
	combout => \dbc|enable~0_combout\);

-- Location: FF_X9_Y20_N29
\dbc|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|enable~q\);

-- Location: LCCOMB_X9_Y20_N26
\dbc|pulse~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|pulse~0_combout\ = (\KEY[1]~input_o\) # ((!\dbc|enable~q\ & \dbc|last_in~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbc|enable~q\,
	datac => \KEY[1]~input_o\,
	datad => \dbc|last_in~q\,
	combout => \dbc|pulse~0_combout\);

-- Location: LCCOMB_X9_Y20_N12
\dbc|pulse~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \dbc|pulse~1_combout\ = (!\dbc|pulse~0_combout\ & (\dbc|Equal0~4_combout\ & \dbc|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~0_combout\,
	datab => \dbc|Equal0~4_combout\,
	datac => \dbc|Equal1~1_combout\,
	combout => \dbc|pulse~1_combout\);

-- Location: FF_X9_Y20_N13
\dbc|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dbc|pulse~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbc|pulse~q\);

-- Location: IOIBUF_X0_Y21_N8
\RESET~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

-- Location: FF_X21_Y20_N3
\player1x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~3_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(2));

-- Location: LCCOMB_X14_Y22_N4
\Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (player1x(2) & ((GND) # (!\Add1~3\))) # (!player1x(2) & (\Add1~3\ $ (GND)))
-- \Add1~5\ = CARRY((player1x(2)) # (!\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(2),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X14_Y22_N6
\Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (player1x(3) & (!\Add1~5\)) # (!player1x(3) & (\Add1~5\ & VCC))
-- \Add1~7\ = CARRY((player1x(3) & !\Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(3),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X20_Y22_N8
\player1x~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~2_combout\ = (\dbc|pulse~q\ & (!\Add1~6_combout\ & (!\Add1~62_combout\))) # (!\dbc|pulse~q\ & (((player1x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~62_combout\,
	datac => player1x(3),
	datad => \dbc|pulse~q\,
	combout => \player1x~2_combout\);

-- Location: FF_X14_Y22_N31
\player1x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~2_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(3));

-- Location: LCCOMB_X14_Y22_N8
\Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (player1x(4) & ((GND) # (!\Add1~7\))) # (!player1x(4) & (\Add1~7\ $ (GND)))
-- \Add1~9\ = CARRY((player1x(4)) # (!\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(4),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X11_Y22_N6
\player1x~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~30_combout\ = (!\Add1~62_combout\ & \Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~8_combout\,
	combout => \player1x~30_combout\);

-- Location: FF_X14_Y22_N21
\player1x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~30_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(4));

-- Location: LCCOMB_X14_Y22_N10
\Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (player1x(5) & (\Add1~9\ & VCC)) # (!player1x(5) & (!\Add1~9\))
-- \Add1~11\ = CARRY((!player1x(5) & !\Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(5),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X15_Y21_N0
\player1x~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~29_combout\ = (!\Add1~62_combout\ & \Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~10_combout\,
	combout => \player1x~29_combout\);

-- Location: FF_X15_Y21_N1
\player1x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~29_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(5));

-- Location: LCCOMB_X14_Y22_N12
\Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (player1x(6) & ((GND) # (!\Add1~11\))) # (!player1x(6) & (\Add1~11\ $ (GND)))
-- \Add1~13\ = CARRY((player1x(6)) # (!\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(6),
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X11_Y22_N4
\player1x~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~28_combout\ = (!\Add1~62_combout\ & \Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~12_combout\,
	combout => \player1x~28_combout\);

-- Location: FF_X14_Y22_N19
\player1x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~28_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(6));

-- Location: LCCOMB_X14_Y22_N14
\Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (player1x(7) & (\Add1~13\ & VCC)) # (!player1x(7) & (!\Add1~13\))
-- \Add1~15\ = CARRY((!player1x(7) & !\Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(7),
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X15_Y21_N2
\player1x~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~27_combout\ = (\Add1~14_combout\ & !\Add1~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~14_combout\,
	datac => \Add1~62_combout\,
	combout => \player1x~27_combout\);

-- Location: FF_X15_Y21_N3
\player1x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~27_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(7));

-- Location: LCCOMB_X14_Y22_N16
\Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (player1x(8) & ((GND) # (!\Add1~15\))) # (!player1x(8) & (\Add1~15\ $ (GND)))
-- \Add1~17\ = CARRY((player1x(8)) # (!\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(8),
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X11_Y22_N14
\player1x~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~26_combout\ = (!\Add1~62_combout\ & \Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~16_combout\,
	combout => \player1x~26_combout\);

-- Location: FF_X14_Y22_N17
\player1x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~26_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(8));

-- Location: LCCOMB_X14_Y22_N18
\Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (player1x(9) & (\Add1~17\ & VCC)) # (!player1x(9) & (!\Add1~17\))
-- \Add1~19\ = CARRY((!player1x(9) & !\Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(9),
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCCOMB_X11_Y22_N12
\player1x~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~25_combout\ = (!\Add1~62_combout\ & \Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~18_combout\,
	combout => \player1x~25_combout\);

-- Location: FF_X14_Y22_N15
\player1x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~25_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(9));

-- Location: LCCOMB_X14_Y22_N20
\Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (player1x(10) & ((GND) # (!\Add1~19\))) # (!player1x(10) & (\Add1~19\ $ (GND)))
-- \Add1~21\ = CARRY((player1x(10)) # (!\Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(10),
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: LCCOMB_X15_Y21_N8
\player1x~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~24_combout\ = (\Add1~20_combout\ & !\Add1~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~20_combout\,
	datac => \Add1~62_combout\,
	combout => \player1x~24_combout\);

-- Location: FF_X15_Y21_N9
\player1x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~24_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(10));

-- Location: LCCOMB_X14_Y22_N22
\Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (player1x(11) & (\Add1~21\ & VCC)) # (!player1x(11) & (!\Add1~21\))
-- \Add1~23\ = CARRY((!player1x(11) & !\Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(11),
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: LCCOMB_X11_Y22_N22
\player1x~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~23_combout\ = (!\Add1~62_combout\ & \Add1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~22_combout\,
	combout => \player1x~23_combout\);

-- Location: FF_X14_Y22_N13
\player1x[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~23_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(11));

-- Location: LCCOMB_X14_Y22_N24
\Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = (player1x(12) & ((GND) # (!\Add1~23\))) # (!player1x(12) & (\Add1~23\ $ (GND)))
-- \Add1~25\ = CARRY((player1x(12)) # (!\Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(12),
	datad => VCC,
	cin => \Add1~23\,
	combout => \Add1~24_combout\,
	cout => \Add1~25\);

-- Location: LCCOMB_X15_Y21_N26
\player1x~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~22_combout\ = (!\Add1~62_combout\ & \Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~62_combout\,
	datac => \Add1~24_combout\,
	combout => \player1x~22_combout\);

-- Location: FF_X15_Y21_N27
\player1x[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~22_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(12));

-- Location: LCCOMB_X14_Y22_N26
\Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (player1x(13) & (\Add1~25\ & VCC)) # (!player1x(13) & (!\Add1~25\))
-- \Add1~27\ = CARRY((!player1x(13) & !\Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(13),
	datad => VCC,
	cin => \Add1~25\,
	combout => \Add1~26_combout\,
	cout => \Add1~27\);

-- Location: LCCOMB_X15_Y22_N4
\player1x~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~21_combout\ = (!\Add1~62_combout\ & \Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~62_combout\,
	datac => \Add1~26_combout\,
	combout => \player1x~21_combout\);

-- Location: FF_X15_Y22_N5
\player1x[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~21_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(13));

-- Location: LCCOMB_X14_Y22_N28
\Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = (player1x(14) & ((GND) # (!\Add1~27\))) # (!player1x(14) & (\Add1~27\ $ (GND)))
-- \Add1~29\ = CARRY((player1x(14)) # (!\Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(14),
	datad => VCC,
	cin => \Add1~27\,
	combout => \Add1~28_combout\,
	cout => \Add1~29\);

-- Location: LCCOMB_X11_Y22_N16
\player1x~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~20_combout\ = (!\Add1~62_combout\ & \Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~28_combout\,
	combout => \player1x~20_combout\);

-- Location: FF_X14_Y22_N11
\player1x[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~20_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(14));

-- Location: LCCOMB_X14_Y22_N30
\Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = (player1x(15) & (\Add1~29\ & VCC)) # (!player1x(15) & (!\Add1~29\))
-- \Add1~31\ = CARRY((!player1x(15) & !\Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(15),
	datad => VCC,
	cin => \Add1~29\,
	combout => \Add1~30_combout\,
	cout => \Add1~31\);

-- Location: LCCOMB_X11_Y22_N2
\player1x~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~19_combout\ = (!\Add1~62_combout\ & \Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~30_combout\,
	combout => \player1x~19_combout\);

-- Location: FF_X14_Y22_N9
\player1x[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~19_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(15));

-- Location: LCCOMB_X14_Y21_N0
\Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~32_combout\ = (player1x(16) & ((GND) # (!\Add1~31\))) # (!player1x(16) & (\Add1~31\ $ (GND)))
-- \Add1~33\ = CARRY((player1x(16)) # (!\Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(16),
	datad => VCC,
	cin => \Add1~31\,
	combout => \Add1~32_combout\,
	cout => \Add1~33\);

-- Location: LCCOMB_X15_Y21_N28
\player1x~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~18_combout\ = (!\Add1~62_combout\ & \Add1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~32_combout\,
	combout => \player1x~18_combout\);

-- Location: FF_X15_Y21_N29
\player1x[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~18_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(16));

-- Location: LCCOMB_X14_Y21_N2
\Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~34_combout\ = (player1x(17) & (\Add1~33\ & VCC)) # (!player1x(17) & (!\Add1~33\))
-- \Add1~35\ = CARRY((!player1x(17) & !\Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(17),
	datad => VCC,
	cin => \Add1~33\,
	combout => \Add1~34_combout\,
	cout => \Add1~35\);

-- Location: LCCOMB_X11_Y22_N28
\player1x~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~17_combout\ = (!\Add1~62_combout\ & \Add1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~34_combout\,
	combout => \player1x~17_combout\);

-- Location: FF_X14_Y22_N7
\player1x[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~17_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(17));

-- Location: LCCOMB_X14_Y21_N4
\Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~36_combout\ = (player1x(18) & ((GND) # (!\Add1~35\))) # (!player1x(18) & (\Add1~35\ $ (GND)))
-- \Add1~37\ = CARRY((player1x(18)) # (!\Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(18),
	datad => VCC,
	cin => \Add1~35\,
	combout => \Add1~36_combout\,
	cout => \Add1~37\);

-- Location: LCCOMB_X15_Y21_N6
\player1x~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~16_combout\ = (!\Add1~62_combout\ & \Add1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~62_combout\,
	datac => \Add1~36_combout\,
	combout => \player1x~16_combout\);

-- Location: FF_X15_Y21_N7
\player1x[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~16_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(18));

-- Location: LCCOMB_X14_Y21_N6
\Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~38_combout\ = (player1x(19) & (\Add1~37\ & VCC)) # (!player1x(19) & (!\Add1~37\))
-- \Add1~39\ = CARRY((!player1x(19) & !\Add1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(19),
	datad => VCC,
	cin => \Add1~37\,
	combout => \Add1~38_combout\,
	cout => \Add1~39\);

-- Location: LCCOMB_X15_Y21_N4
\player1x~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~15_combout\ = (!\Add1~62_combout\ & \Add1~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~62_combout\,
	datac => \Add1~38_combout\,
	combout => \player1x~15_combout\);

-- Location: FF_X15_Y21_N5
\player1x[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~15_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(19));

-- Location: LCCOMB_X14_Y21_N8
\Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~40_combout\ = (player1x(20) & ((GND) # (!\Add1~39\))) # (!player1x(20) & (\Add1~39\ $ (GND)))
-- \Add1~41\ = CARRY((player1x(20)) # (!\Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(20),
	datad => VCC,
	cin => \Add1~39\,
	combout => \Add1~40_combout\,
	cout => \Add1~41\);

-- Location: LCCOMB_X15_Y21_N14
\player1x~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~14_combout\ = (!\Add1~62_combout\ & \Add1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~40_combout\,
	combout => \player1x~14_combout\);

-- Location: FF_X15_Y21_N15
\player1x[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~14_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(20));

-- Location: LCCOMB_X14_Y21_N10
\Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~42_combout\ = (player1x(21) & (\Add1~41\ & VCC)) # (!player1x(21) & (!\Add1~41\))
-- \Add1~43\ = CARRY((!player1x(21) & !\Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(21),
	datad => VCC,
	cin => \Add1~41\,
	combout => \Add1~42_combout\,
	cout => \Add1~43\);

-- Location: LCCOMB_X15_Y21_N20
\player1x~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~13_combout\ = (!\Add1~62_combout\ & \Add1~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~42_combout\,
	combout => \player1x~13_combout\);

-- Location: FF_X15_Y21_N21
\player1x[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~13_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(21));

-- Location: LCCOMB_X14_Y21_N12
\Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~44_combout\ = (player1x(22) & ((GND) # (!\Add1~43\))) # (!player1x(22) & (\Add1~43\ $ (GND)))
-- \Add1~45\ = CARRY((player1x(22)) # (!\Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(22),
	datad => VCC,
	cin => \Add1~43\,
	combout => \Add1~44_combout\,
	cout => \Add1~45\);

-- Location: LCCOMB_X15_Y21_N18
\player1x~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~12_combout\ = (!\Add1~62_combout\ & \Add1~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~44_combout\,
	combout => \player1x~12_combout\);

-- Location: FF_X15_Y21_N19
\player1x[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~12_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(22));

-- Location: LCCOMB_X14_Y21_N14
\Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~46_combout\ = (player1x(23) & (\Add1~45\ & VCC)) # (!player1x(23) & (!\Add1~45\))
-- \Add1~47\ = CARRY((!player1x(23) & !\Add1~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(23),
	datad => VCC,
	cin => \Add1~45\,
	combout => \Add1~46_combout\,
	cout => \Add1~47\);

-- Location: LCCOMB_X14_Y20_N4
\player1x~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~11_combout\ = (!\Add1~62_combout\ & \Add1~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~62_combout\,
	datac => \Add1~46_combout\,
	combout => \player1x~11_combout\);

-- Location: FF_X14_Y22_N5
\player1x[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~11_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(23));

-- Location: LCCOMB_X14_Y21_N16
\Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~48_combout\ = (player1x(24) & ((GND) # (!\Add1~47\))) # (!player1x(24) & (\Add1~47\ $ (GND)))
-- \Add1~49\ = CARRY((player1x(24)) # (!\Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(24),
	datad => VCC,
	cin => \Add1~47\,
	combout => \Add1~48_combout\,
	cout => \Add1~49\);

-- Location: LCCOMB_X15_Y21_N16
\player1x~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~10_combout\ = (!\Add1~62_combout\ & \Add1~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~62_combout\,
	datac => \Add1~48_combout\,
	combout => \player1x~10_combout\);

-- Location: FF_X15_Y21_N17
\player1x[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~10_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(24));

-- Location: LCCOMB_X14_Y21_N18
\Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~50_combout\ = (player1x(25) & (\Add1~49\ & VCC)) # (!player1x(25) & (!\Add1~49\))
-- \Add1~51\ = CARRY((!player1x(25) & !\Add1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(25),
	datad => VCC,
	cin => \Add1~49\,
	combout => \Add1~50_combout\,
	cout => \Add1~51\);

-- Location: LCCOMB_X15_Y21_N22
\player1x~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~9_combout\ = (!\Add1~62_combout\ & \Add1~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~50_combout\,
	combout => \player1x~9_combout\);

-- Location: FF_X15_Y21_N23
\player1x[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~9_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(25));

-- Location: LCCOMB_X14_Y21_N20
\Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~52_combout\ = (player1x(26) & ((GND) # (!\Add1~51\))) # (!player1x(26) & (\Add1~51\ $ (GND)))
-- \Add1~53\ = CARRY((player1x(26)) # (!\Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(26),
	datad => VCC,
	cin => \Add1~51\,
	combout => \Add1~52_combout\,
	cout => \Add1~53\);

-- Location: LCCOMB_X15_Y21_N24
\player1x~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~8_combout\ = (!\Add1~62_combout\ & \Add1~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~52_combout\,
	combout => \player1x~8_combout\);

-- Location: FF_X15_Y21_N25
\player1x[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~8_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(26));

-- Location: LCCOMB_X14_Y21_N22
\Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~54_combout\ = (player1x(27) & (\Add1~53\ & VCC)) # (!player1x(27) & (!\Add1~53\))
-- \Add1~55\ = CARRY((!player1x(27) & !\Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(27),
	datad => VCC,
	cin => \Add1~53\,
	combout => \Add1~54_combout\,
	cout => \Add1~55\);

-- Location: LCCOMB_X15_Y21_N10
\player1x~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~7_combout\ = (!\Add1~62_combout\ & \Add1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~54_combout\,
	combout => \player1x~7_combout\);

-- Location: FF_X15_Y21_N11
\player1x[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~7_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(27));

-- Location: LCCOMB_X14_Y21_N24
\Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~56_combout\ = (player1x(28) & ((GND) # (!\Add1~55\))) # (!player1x(28) & (\Add1~55\ $ (GND)))
-- \Add1~57\ = CARRY((player1x(28)) # (!\Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(28),
	datad => VCC,
	cin => \Add1~55\,
	combout => \Add1~56_combout\,
	cout => \Add1~57\);

-- Location: LCCOMB_X11_Y22_N18
\player1x~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~6_combout\ = (!\Add1~62_combout\ & \Add1~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~56_combout\,
	combout => \player1x~6_combout\);

-- Location: FF_X14_Y22_N3
\player1x[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~6_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(28));

-- Location: LCCOMB_X14_Y21_N26
\Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~58_combout\ = (player1x(29) & (\Add1~57\ & VCC)) # (!player1x(29) & (!\Add1~57\))
-- \Add1~59\ = CARRY((!player1x(29) & !\Add1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(29),
	datad => VCC,
	cin => \Add1~57\,
	combout => \Add1~58_combout\,
	cout => \Add1~59\);

-- Location: LCCOMB_X15_Y21_N12
\player1x~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~5_combout\ = (!\Add1~62_combout\ & \Add1~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~62_combout\,
	datac => \Add1~58_combout\,
	combout => \player1x~5_combout\);

-- Location: FF_X15_Y21_N13
\player1x[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x~5_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(29));

-- Location: LCCOMB_X14_Y21_N28
\Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~60_combout\ = (player1x(30) & ((GND) # (!\Add1~59\))) # (!player1x(30) & (\Add1~59\ $ (GND)))
-- \Add1~61\ = CARRY((player1x(30)) # (!\Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player1x(30),
	datad => VCC,
	cin => \Add1~59\,
	combout => \Add1~60_combout\,
	cout => \Add1~61\);

-- Location: LCCOMB_X11_Y22_N20
\player1x~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~4_combout\ = (!\Add1~62_combout\ & \Add1~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~62_combout\,
	datad => \Add1~60_combout\,
	combout => \player1x~4_combout\);

-- Location: FF_X14_Y22_N1
\player1x[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~4_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(30));

-- Location: LCCOMB_X14_Y21_N30
\Add1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~62_combout\ = !\Add1~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add1~61\,
	combout => \Add1~62_combout\);

-- Location: LCCOMB_X14_Y22_N0
\Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = player1x(0) $ (VCC)
-- \Add1~1\ = CARRY(player1x(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => player1x(0),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X15_Y20_N16
\player1x~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~0_combout\ = (\dbc|pulse~q\ & ((\Add1~62_combout\) # ((\Add1~0_combout\)))) # (!\dbc|pulse~q\ & (((player1x(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~62_combout\,
	datab => \dbc|pulse~q\,
	datac => player1x(0),
	datad => \Add1~0_combout\,
	combout => \player1x~0_combout\);

-- Location: LCCOMB_X21_Y20_N20
\player1x[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x[0]~feeder_combout\ = \player1x~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \player1x~0_combout\,
	combout => \player1x[0]~feeder_combout\);

-- Location: FF_X21_Y20_N21
\player1x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player1x[0]~feeder_combout\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(0));

-- Location: LCCOMB_X14_Y22_N2
\Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (player1x(1) & (\Add1~1\ & VCC)) # (!player1x(1) & (!\Add1~1\))
-- \Add1~3\ = CARRY((!player1x(1) & !\Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player1x(1),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X21_Y20_N30
\player1x~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~1_combout\ = (\dbc|pulse~q\ & ((\Add1~2_combout\) # ((\Add1~62_combout\)))) # (!\dbc|pulse~q\ & (((player1x(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~q\,
	datab => \Add1~2_combout\,
	datac => \Add1~62_combout\,
	datad => player1x(1),
	combout => \player1x~1_combout\);

-- Location: FF_X21_Y20_N13
\player1x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~1_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player1x(1));

-- Location: LCCOMB_X21_Y20_N4
\player1x~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player1x~3_combout\ = (\dbc|pulse~q\ & ((\Add1~4_combout\) # ((\Add1~62_combout\)))) # (!\dbc|pulse~q\ & (((player1x(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~q\,
	datab => \Add1~4_combout\,
	datac => \Add1~62_combout\,
	datad => player1x(2),
	combout => \player1x~3_combout\);

-- Location: LCCOMB_X21_Y20_N8
\players[0][1][2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \players[0][1][2]~0_combout\ = !\player1x~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \player1x~3_combout\,
	combout => \players[0][1][2]~0_combout\);

-- Location: FF_X21_Y20_N23
\players[0][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \players[0][1][2]~0_combout\,
	sload => VCC,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[0][1][2]~q\);

-- Location: FF_X21_Y20_N25
\players[0][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player1x~2_combout\,
	sload => VCC,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[0][1][3]~q\);

-- Location: LCCOMB_X21_Y20_N22
\C1|Equal8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal8~3_combout\ = (\C1|Div1|auto_generated|divider|quotient[3]~1_combout\ & (!\players[0][1][3]~q\ & (\C1|Div1|auto_generated|divider|quotient[2]~2_combout\ $ (\players[0][1][2]~q\)))) # (!\C1|Div1|auto_generated|divider|quotient[3]~1_combout\ & 
-- (\players[0][1][3]~q\ & (\C1|Div1|auto_generated|divider|quotient[2]~2_combout\ $ (\players[0][1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|quotient[3]~1_combout\,
	datab => \C1|Div1|auto_generated|divider|quotient[2]~2_combout\,
	datac => \players[0][1][2]~q\,
	datad => \players[0][1][3]~q\,
	combout => \C1|Equal8~3_combout\);

-- Location: LCCOMB_X14_Y16_N4
\C1|Div1|auto_generated|divider|quotient[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|quotient[1]~3_combout\ = (\C1|Add0~16_combout\ & (!\C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)) # (!\C1|Add0~16_combout\ & ((\C1|Div1|auto_generated|divider|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datac => \C1|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div1|auto_generated|divider|op_1~2_combout\,
	combout => \C1|Div1|auto_generated|divider|quotient[1]~3_combout\);

-- Location: LCCOMB_X15_Y16_N12
\C1|Div1|auto_generated|divider|quotient[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div1|auto_generated|divider|quotient[0]~0_combout\ = (\C1|Add0~16_combout\ & (!\C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)) # (!\C1|Add0~16_combout\ & ((\C1|Div1|auto_generated|divider|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Div1|auto_generated|divider|op_1~0_combout\,
	combout => \C1|Div1|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X21_Y20_N14
\players[0][1][0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \players[0][1][0]~0_combout\ = !\player1x~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \player1x~0_combout\,
	combout => \players[0][1][0]~0_combout\);

-- Location: FF_X21_Y20_N11
\players[0][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \players[0][1][0]~0_combout\,
	sload => VCC,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[0][1][0]~q\);

-- Location: LCCOMB_X21_Y20_N28
\players[0][1][1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \players[0][1][1]~0_combout\ = !\player1x~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \player1x~1_combout\,
	combout => \players[0][1][1]~0_combout\);

-- Location: FF_X21_Y20_N29
\players[0][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \players[0][1][1]~0_combout\,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[0][1][1]~q\);

-- Location: LCCOMB_X21_Y20_N10
\C1|Equal8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal8~2_combout\ = (\C1|Div1|auto_generated|divider|quotient[1]~3_combout\ & (!\players[0][1][1]~q\ & (\C1|Div1|auto_generated|divider|quotient[0]~0_combout\ $ (\players[0][1][0]~q\)))) # (!\C1|Div1|auto_generated|divider|quotient[1]~3_combout\ & 
-- (\players[0][1][1]~q\ & (\C1|Div1|auto_generated|divider|quotient[0]~0_combout\ $ (\players[0][1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|quotient[1]~3_combout\,
	datab => \C1|Div1|auto_generated|divider|quotient[0]~0_combout\,
	datac => \players[0][1][0]~q\,
	datad => \players[0][1][1]~q\,
	combout => \C1|Equal8~2_combout\);

-- Location: LCCOMB_X21_Y20_N16
\C1|Equal8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal8~4_combout\ = (\C1|Equal8~0_combout\ & (\C1|Equal8~1_combout\ & (\C1|Equal8~3_combout\ & \C1|Equal8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal8~0_combout\,
	datab => \C1|Equal8~1_combout\,
	datac => \C1|Equal8~3_combout\,
	datad => \C1|Equal8~2_combout\,
	combout => \C1|Equal8~4_combout\);

-- Location: LCCOMB_X31_Y17_N2
\C1|Add9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~0_combout\ = (\C1|Add1~12_combout\) # ((\C1|Add1~14_combout\) # ((\C1|Add1~10_combout\) # (\C1|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~12_combout\,
	datab => \C1|Add1~14_combout\,
	datac => \C1|Add1~10_combout\,
	datad => \C1|Add1~16_combout\,
	combout => \C1|Add9~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\C1|Add9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~2_combout\ = ((!\C1|Add1~18_combout\ & !\C1|Add9~0_combout\)) # (!\C1|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~18_combout\,
	datab => \C1|Add1~20_combout\,
	datad => \C1|Add9~0_combout\,
	combout => \C1|Add9~2_combout\);

-- Location: LCCOMB_X31_Y16_N24
\C1|Add9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~1_combout\ = \C1|Add1~16_combout\ $ (((\C1|Add1~12_combout\) # ((\C1|Add1~14_combout\) # (\C1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~16_combout\,
	datab => \C1|Add1~12_combout\,
	datac => \C1|Add1~14_combout\,
	datad => \C1|Add1~10_combout\,
	combout => \C1|Add9~1_combout\);

-- Location: LCCOMB_X31_Y16_N10
\C1|Mod0|auto_generated|divider|my_abs_num|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ = \C1|Add9~1_combout\ $ ((((!\C1|Add1~18_combout\ & !\C1|Add9~0_combout\)) # (!\C1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~18_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Add9~0_combout\,
	datad => \C1|Add9~1_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X30_Y17_N16
\C1|Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = (\C1|Add9~0_combout\ & (\C1|Add1~20_combout\ $ (\C1|Add1~18_combout\))) # (!\C1|Add9~0_combout\ & ((\C1|Add1~20_combout\) # (!\C1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~0_combout\,
	datab => \C1|Add1~20_combout\,
	datad => \C1|Add1~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~2_combout\ = (!\C1|Add1~20_combout\ & (!\C1|Add1~18_combout\ & !\C1|Add9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~18_combout\,
	datad => \C1|Add9~0_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~2_combout\);

-- Location: LCCOMB_X30_Y17_N30
\C1|Add9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~3_combout\ = \C1|Add1~14_combout\ $ (((\C1|Add1~10_combout\) # (\C1|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add1~14_combout\,
	datac => \C1|Add1~10_combout\,
	datad => \C1|Add1~12_combout\,
	combout => \C1|Add9~3_combout\);

-- Location: LCCOMB_X30_Y17_N4
\C1|Add9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~4_combout\ = \C1|Add1~10_combout\ $ (\C1|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Add1~10_combout\,
	datad => \C1|Add1~12_combout\,
	combout => \C1|Add9~4_combout\);

-- Location: LCCOMB_X30_Y18_N16
\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ = (!\C1|VPOS\(0) & (!\C1|Add1~0_combout\ & (!\C1|Add1~2_combout\ & \C1|Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(0),
	datab => \C1|Add1~0_combout\,
	datac => \C1|Add1~2_combout\,
	datad => \C1|Add9~2_combout\,
	combout => \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\);

-- Location: LCCOMB_X30_Y17_N6
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ = (\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & ((\C1|Add1~4_combout\ & (\C1|Add1~6_combout\ & !\C1|Add9~2_combout\)) # (!\C1|Add1~4_combout\ & (!\C1|Add1~6_combout\ & 
-- \C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~4_combout\,
	datab => \C1|Add1~6_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\);

-- Location: LCCOMB_X30_Y17_N12
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ & ((\C1|Add9~2_combout\ & (\C1|Add1~10_combout\ & !\C1|Add1~8_combout\)) # (!\C1|Add9~2_combout\ & (!\C1|Add1~10_combout\ & 
-- \C1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Add1~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\);

-- Location: LCCOMB_X30_Y17_N18
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ & ((\C1|Add9~3_combout\ & (\C1|Add9~4_combout\ & \C1|Add9~2_combout\)) # (!\C1|Add9~3_combout\ & (!\C1|Add9~4_combout\ & 
-- !\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~3_combout\,
	datab => \C1|Add9~4_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\);

-- Location: LCCOMB_X30_Y17_N8
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ = \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~2_combout\ $ (((!\C1|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & (!\C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\);

-- Location: LCCOMB_X30_Y17_N14
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ = \C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ $ (((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\ & (\C1|Add9~2_combout\ $ (!\C1|Add9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \C1|Add9~1_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\);

-- Location: LCCOMB_X30_Y17_N0
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\ = \C1|Add9~2_combout\ $ (\C1|Add9~1_combout\ $ (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datac => \C1|Add9~1_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\);

-- Location: LCCOMB_X29_Y21_N12
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ = \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\ $ (GND)
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ = CARRY(!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\,
	datad => VCC,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\);

-- Location: LCCOMB_X29_Y21_N14
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\)) # 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ & VCC))
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ = CARRY((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\);

-- Location: LCCOMB_X29_Y21_N16
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ $ (GND))) # 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & VCC))
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ = CARRY((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\);

-- Location: LCCOMB_X29_Y21_N18
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ = !\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ = CARRY(!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\);

-- Location: LCCOMB_X29_Y21_N20
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ = \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\);

-- Location: LCCOMB_X28_Y21_N26
\C1|Div0|auto_generated|divider|divider|StageOut[70]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[70]~90_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[70]~90_combout\);

-- Location: LCCOMB_X29_Y21_N4
\C1|Div0|auto_generated|divider|divider|StageOut[69]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\);

-- Location: LCCOMB_X29_Y21_N22
\C1|Div0|auto_generated|divider|divider|StageOut[69]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\);

-- Location: LCCOMB_X29_Y21_N30
\C1|Div0|auto_generated|divider|divider|StageOut[68]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\);

-- Location: LCCOMB_X29_Y21_N0
\C1|Div0|auto_generated|divider|divider|StageOut[68]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\);

-- Location: LCCOMB_X29_Y21_N6
\C1|Div0|auto_generated|divider|divider|StageOut[67]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add9~1_combout\ $ (\C1|Add9~2_combout\ $ 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~1_combout\,
	datab => \C1|Add9~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\);

-- Location: LCCOMB_X29_Y21_N24
\C1|Div0|auto_generated|divider|divider|StageOut[67]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\);

-- Location: LCCOMB_X29_Y16_N22
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ = \C1|Add9~3_combout\ $ (((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ & ((!\C1|Add9~4_combout\))) # (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ & 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add9~4_combout\,
	datac => \C1|Add9~3_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\);

-- Location: LCCOMB_X28_Y21_N16
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ = !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\);

-- Location: LCCOMB_X28_Y21_N30
\C1|Div0|auto_generated|divider|divider|StageOut[66]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[66]~97_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[66]~97_combout\);

-- Location: LCCOMB_X28_Y21_N20
\C1|Div0|auto_generated|divider|divider|StageOut[66]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[66]~96_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[66]~96_combout\);

-- Location: LCCOMB_X28_Y21_N0
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ = (((\C1|Div0|auto_generated|divider|divider|StageOut[66]~97_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[66]~96_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[66]~97_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[66]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[66]~97_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[66]~96_combout\,
	datad => VCC,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\);

-- Location: LCCOMB_X28_Y21_N2
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[67]~95_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\);

-- Location: LCCOMB_X28_Y21_N4
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((((\C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\)))))
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ = CARRY((!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[68]~94_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[68]~93_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\);

-- Location: LCCOMB_X28_Y21_N6
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[69]~91_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[69]~92_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\);

-- Location: LCCOMB_X28_Y21_N8
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[70]~90_combout\) # (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[70]~90_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\);

-- Location: LCCOMB_X28_Y21_N10
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ = !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~9_cout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\);

-- Location: LCCOMB_X28_Y21_N24
\C1|Div0|auto_generated|divider|divider|StageOut[79]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[79]~98_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[79]~98_combout\);

-- Location: LCCOMB_X29_Y21_N28
\C1|Div0|auto_generated|divider|divider|StageOut[79]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[79]~151_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[79]~151_combout\);

-- Location: LCCOMB_X28_Y21_N14
\C1|Div0|auto_generated|divider|divider|StageOut[78]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\);

-- Location: LCCOMB_X29_Y21_N10
\C1|Div0|auto_generated|divider|divider|StageOut[78]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\);

-- Location: LCCOMB_X28_Y21_N12
\C1|Div0|auto_generated|divider|divider|StageOut[77]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\);

-- Location: LCCOMB_X29_Y21_N26
\C1|Div0|auto_generated|divider|divider|StageOut[77]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[67]~130_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\);

-- Location: LCCOMB_X28_Y21_N18
\C1|Div0|auto_generated|divider|divider|StageOut[76]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- ((!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\);

-- Location: LCCOMB_X28_Y21_N22
\C1|Div0|auto_generated|divider|divider|StageOut[76]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\);

-- Location: LCCOMB_X29_Y16_N16
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\ = \C1|Add1~12_combout\ $ (\C1|Add1~10_combout\ $ (\C1|Add9~2_combout\ $ (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~12_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\);

-- Location: LCCOMB_X28_Y16_N4
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ = !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\);

-- Location: LCCOMB_X28_Y16_N6
\C1|Div0|auto_generated|divider|divider|StageOut[75]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\);

-- Location: LCCOMB_X28_Y16_N26
\C1|Div0|auto_generated|divider|divider|StageOut[65]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[65]~103_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[65]~103_combout\);

-- Location: LCCOMB_X28_Y16_N12
\C1|Div0|auto_generated|divider|divider|StageOut[65]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[65]~102_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[65]~102_combout\);

-- Location: LCCOMB_X28_Y16_N2
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[65]~103_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[65]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[65]~103_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[65]~102_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\);

-- Location: LCCOMB_X28_Y16_N0
\C1|Div0|auto_generated|divider|divider|StageOut[75]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[75]~104_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[75]~104_combout\);

-- Location: LCCOMB_X28_Y18_N16
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ = (((\C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[75]~104_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[75]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[75]~104_combout\,
	datad => VCC,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\);

-- Location: LCCOMB_X28_Y18_N18
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[76]~101_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\);

-- Location: LCCOMB_X28_Y18_N20
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((((\C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\)))))
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ = CARRY((!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[77]~100_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\);

-- Location: LCCOMB_X28_Y18_N22
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[78]~99_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\);

-- Location: LCCOMB_X28_Y18_N24
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[79]~98_combout\) # ((\C1|Div0|auto_generated|divider|divider|StageOut[79]~151_combout\) # 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[79]~98_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[79]~151_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\);

-- Location: LCCOMB_X28_Y18_N26
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ = !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_cout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\);

-- Location: LCCOMB_X29_Y18_N30
\C1|Div0|auto_generated|divider|divider|StageOut[88]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[88]~132_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[78]~152_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[88]~132_combout\);

-- Location: LCCOMB_X28_Y18_N28
\C1|Div0|auto_generated|divider|divider|StageOut[88]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[88]~105_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[88]~105_combout\);

-- Location: LCCOMB_X29_Y18_N4
\C1|Div0|auto_generated|divider|divider|StageOut[87]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[77]~131_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\);

-- Location: LCCOMB_X28_Y18_N2
\C1|Div0|auto_generated|divider|divider|StageOut[87]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\);

-- Location: LCCOMB_X28_Y18_N0
\C1|Div0|auto_generated|divider|divider|StageOut[86]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\);

-- Location: LCCOMB_X28_Y21_N28
\C1|Div0|auto_generated|divider|divider|StageOut[86]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[76]~153_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\);

-- Location: LCCOMB_X28_Y18_N30
\C1|Div0|auto_generated|divider|divider|StageOut[85]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\);

-- Location: LCCOMB_X28_Y16_N16
\C1|Div0|auto_generated|divider|divider|StageOut[85]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[75]~154_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\);

-- Location: LCCOMB_X28_Y15_N6
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ = \C1|Add1~10_combout\ $ (((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ & (\C1|Add1~8_combout\)) # (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ & 
-- ((\C1|Add9~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~10_combout\,
	datab => \C1|Add1~8_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	datad => \C1|Add9~2_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\);

-- Location: LCCOMB_X27_Y21_N0
\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X27_Y21_N22
\C1|Div0|auto_generated|divider|divider|StageOut[74]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\);

-- Location: LCCOMB_X27_Y21_N8
\C1|Div0|auto_generated|divider|divider|StageOut[64]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[64]~110_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[64]~110_combout\);

-- Location: LCCOMB_X27_Y21_N2
\C1|Div0|auto_generated|divider|divider|StageOut[64]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[64]~109_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[64]~109_combout\);

-- Location: LCCOMB_X27_Y21_N10
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[64]~110_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[64]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[64]~110_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[64]~109_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\);

-- Location: LCCOMB_X27_Y21_N18
\C1|Div0|auto_generated|divider|divider|StageOut[74]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[74]~111_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[74]~111_combout\);

-- Location: LCCOMB_X27_Y21_N24
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[74]~111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[74]~111_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\);

-- Location: LCCOMB_X27_Y21_N12
\C1|Div0|auto_generated|divider|divider|StageOut[84]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[84]~112_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[84]~112_combout\);

-- Location: LCCOMB_X27_Y21_N6
\C1|Div0|auto_generated|divider|divider|StageOut[84]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[74]~155_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\);

-- Location: LCCOMB_X28_Y18_N4
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = (((\C1|Div0|auto_generated|divider|divider|StageOut[84]~112_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[84]~112_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[84]~112_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\,
	datad => VCC,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X28_Y18_N6
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[85]~108_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X28_Y18_N8
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((((\C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\)))))
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[86]~107_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X28_Y18_N10
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[87]~106_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X28_Y18_N12
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[88]~132_combout\) # ((\C1|Div0|auto_generated|divider|divider|StageOut[88]~105_combout\) # 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[88]~132_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[88]~105_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\);

-- Location: LCCOMB_X28_Y18_N14
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~9_cout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\);

-- Location: LCCOMB_X26_Y18_N12
\C1|Div0|auto_generated|divider|divider|StageOut[97]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[97]~113_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[97]~113_combout\);

-- Location: LCCOMB_X27_Y18_N24
\C1|Div0|auto_generated|divider|divider|StageOut[97]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[97]~137_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[87]~133_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[97]~137_combout\);

-- Location: LCCOMB_X27_Y18_N6
\C1|Div0|auto_generated|divider|divider|StageOut[96]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[86]~134_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\);

-- Location: LCCOMB_X27_Y18_N18
\C1|Div0|auto_generated|divider|divider|StageOut[96]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\);

-- Location: LCCOMB_X27_Y18_N4
\C1|Div0|auto_generated|divider|divider|StageOut[95]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[85]~135_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\);

-- Location: LCCOMB_X26_Y18_N14
\C1|Div0|auto_generated|divider|divider|StageOut[95]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\);

-- Location: LCCOMB_X27_Y21_N4
\C1|Div0|auto_generated|divider|divider|StageOut[94]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[84]~136_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~12_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\);

-- Location: LCCOMB_X26_Y18_N4
\C1|Div0|auto_generated|divider|divider|StageOut[94]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\);

-- Location: LCCOMB_X27_Y13_N26
\C1|Div0|auto_generated|divider|divider|StageOut[63]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[63]~143_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ $ (\C1|Add1~8_combout\ $ 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	datab => \C1|Add1~8_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[63]~143_combout\);

-- Location: LCCOMB_X27_Y13_N20
\C1|Div0|auto_generated|divider|divider|StageOut[63]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[63]~142_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ $ (\C1|Add1~8_combout\ $ 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	datab => \C1|Add1~8_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[63]~142_combout\);

-- Location: LCCOMB_X27_Y13_N28
\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[63]~143_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[63]~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[63]~143_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[63]~142_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X27_Y13_N30
\C1|Div0|auto_generated|divider|divider|StageOut[73]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[73]~117_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[73]~117_combout\);

-- Location: LCCOMB_X27_Y13_N18
\C1|Div0|auto_generated|divider|divider|StageOut[73]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\C1|Add9~2_combout\ $ (\C1|Add1~8_combout\ $ 
-- (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add1~8_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\);

-- Location: LCCOMB_X27_Y13_N22
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[73]~117_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[73]~117_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\);

-- Location: LCCOMB_X27_Y13_N8
\C1|Div0|auto_generated|divider|divider|StageOut[83]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[83]~118_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[83]~118_combout\);

-- Location: LCCOMB_X27_Y13_N24
\C1|Div0|auto_generated|divider|divider|StageOut[83]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[73]~141_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\);

-- Location: LCCOMB_X27_Y13_N16
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[83]~118_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[83]~118_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\);

-- Location: LCCOMB_X26_Y18_N10
\C1|Div0|auto_generated|divider|divider|StageOut[93]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[93]~119_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[93]~119_combout\);

-- Location: LCCOMB_X27_Y13_N14
\C1|Div0|auto_generated|divider|divider|StageOut[93]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[83]~144_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~14_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\);

-- Location: LCCOMB_X26_Y18_N18
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\C1|Div0|auto_generated|divider|divider|StageOut[93]~119_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[93]~119_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datad => VCC,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X26_Y18_N20
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[94]~116_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X26_Y18_N22
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\)))))
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[95]~115_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X26_Y18_N24
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ & (((\C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\)))) # (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\)))
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[96]~114_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X26_Y18_N26
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[97]~113_combout\) # ((\C1|Div0|auto_generated|divider|divider|StageOut[97]~137_combout\) # 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[97]~113_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[97]~137_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\);

-- Location: LCCOMB_X26_Y18_N28
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = !\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~9_cout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\);

-- Location: LCCOMB_X27_Y18_N14
\C1|Div0|auto_generated|divider|divider|StageOut[106]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[106]~146_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[96]~138_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[106]~146_combout\);

-- Location: LCCOMB_X26_Y18_N0
\C1|Div0|auto_generated|divider|divider|StageOut[106]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[106]~120_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[106]~120_combout\);

-- Location: LCCOMB_X26_Y18_N6
\C1|Div0|auto_generated|divider|divider|StageOut[105]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[105]~121_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[105]~121_combout\);

-- Location: LCCOMB_X26_Y18_N16
\C1|Div0|auto_generated|divider|divider|StageOut[105]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[105]~147_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[95]~139_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[105]~147_combout\);

-- Location: LCCOMB_X26_Y18_N30
\C1|Div0|auto_generated|divider|divider|StageOut[104]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[104]~148_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[94]~140_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[104]~148_combout\);

-- Location: LCCOMB_X26_Y18_N8
\C1|Div0|auto_generated|divider|divider|StageOut[104]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[104]~122_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[104]~122_combout\);

-- Location: LCCOMB_X26_Y18_N2
\C1|Div0|auto_generated|divider|divider|StageOut[103]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[103]~123_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[103]~123_combout\);

-- Location: LCCOMB_X26_Y16_N8
\C1|Div0|auto_generated|divider|divider|StageOut[103]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[103]~149_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- ((!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~12_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[103]~149_combout\);

-- Location: LCCOMB_X24_Y14_N26
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ = \C1|Add1~6_combout\ $ (((\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & ((\C1|Add1~4_combout\))) # (!\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add1~4_combout\,
	datac => \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datad => \C1|Add1~6_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\);

-- Location: LCCOMB_X27_Y18_N26
\C1|Div0|auto_generated|divider|divider|StageOut[72]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[72]~125_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[72]~125_combout\);

-- Location: LCCOMB_X27_Y18_N28
\C1|Div0|auto_generated|divider|divider|StageOut[72]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[72]~126_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[72]~126_combout\);

-- Location: LCCOMB_X27_Y18_N8
\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[72]~125_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[72]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[72]~125_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[72]~126_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\);

-- Location: LCCOMB_X27_Y18_N30
\C1|Div0|auto_generated|divider|divider|StageOut[82]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[82]~127_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[82]~127_combout\);

-- Location: LCCOMB_X27_Y18_N0
\C1|Div0|auto_generated|divider|divider|StageOut[82]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[82]~124_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[82]~124_combout\);

-- Location: LCCOMB_X27_Y18_N10
\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[82]~127_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[82]~124_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|StageOut[82]~127_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[82]~124_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\);

-- Location: LCCOMB_X27_Y18_N2
\C1|Div0|auto_generated|divider|divider|StageOut[92]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & 
-- (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\);

-- Location: LCCOMB_X27_Y18_N20
\C1|Div0|auto_generated|divider|divider|StageOut[102]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[102]~150_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\) # 
-- ((\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[102]~150_combout\);

-- Location: LCCOMB_X27_Y18_N12
\C1|Div0|auto_generated|divider|divider|StageOut[92]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[92]~128_combout\ = (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~14_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[92]~128_combout\);

-- Location: LCCOMB_X27_Y18_N16
\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~12_combout\ = (\C1|Div0|auto_generated|divider|divider|StageOut[92]~128_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~12_combout\);

-- Location: LCCOMB_X27_Y18_N22
\C1|Div0|auto_generated|divider|divider|StageOut[102]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|StageOut[102]~129_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~12_combout\ & !\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~12_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|divider|StageOut[102]~129_combout\);

-- Location: LCCOMB_X26_Y19_N0
\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~1_cout\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[102]~150_combout\) # (\C1|Div0|auto_generated|divider|divider|StageOut[102]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[102]~150_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[102]~129_combout\,
	datad => VCC,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~1_cout\);

-- Location: LCCOMB_X26_Y19_N2
\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~3_cout\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[103]~123_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[103]~149_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[103]~123_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[103]~149_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~1_cout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~3_cout\);

-- Location: LCCOMB_X26_Y19_N4
\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~5_cout\ = CARRY((!\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~3_cout\ & ((\C1|Div0|auto_generated|divider|divider|StageOut[104]~148_combout\) # 
-- (\C1|Div0|auto_generated|divider|divider|StageOut[104]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[104]~148_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[104]~122_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~3_cout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~5_cout\);

-- Location: LCCOMB_X26_Y19_N6
\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~7_cout\ = CARRY((!\C1|Div0|auto_generated|divider|divider|StageOut[105]~121_combout\ & (!\C1|Div0|auto_generated|divider|divider|StageOut[105]~147_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[105]~121_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[105]~147_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~5_cout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~7_cout\);

-- Location: LCCOMB_X26_Y19_N8
\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~9_cout\ = CARRY((\C1|Div0|auto_generated|divider|divider|StageOut[106]~146_combout\) # ((\C1|Div0|auto_generated|divider|divider|StageOut[106]~120_combout\) # 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|StageOut[106]~146_combout\,
	datab => \C1|Div0|auto_generated|divider|divider|StageOut[106]~120_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~7_cout\,
	cout => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~9_cout\);

-- Location: LCCOMB_X26_Y19_N10
\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ = !\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~9_cout\,
	combout => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\);

-- Location: LCCOMB_X26_Y19_N14
\C1|Div0|auto_generated|divider|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~0_combout\ = \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ $ (VCC)
-- \C1|Div0|auto_generated|divider|op_1~1\ = CARRY(\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\,
	datad => VCC,
	combout => \C1|Div0|auto_generated|divider|op_1~0_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X26_Y19_N16
\C1|Div0|auto_generated|divider|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~2_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & (!\C1|Div0|auto_generated|divider|op_1~1\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ 
-- & ((\C1|Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \C1|Div0|auto_generated|divider|op_1~3\ = CARRY((!\C1|Div0|auto_generated|divider|op_1~1\) # (!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~1\,
	combout => \C1|Div0|auto_generated|divider|op_1~2_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X26_Y19_N18
\C1|Div0|auto_generated|divider|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~4_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & (\C1|Div0|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & (!\C1|Div0|auto_generated|divider|op_1~3\ & VCC))
-- \C1|Div0|auto_generated|divider|op_1~5\ = CARRY((\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & !\C1|Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~3\,
	combout => \C1|Div0|auto_generated|divider|op_1~4_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X26_Y20_N26
\C1|Div0|auto_generated|divider|quotient[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|quotient[2]~0_combout\ = (\C1|Add9~2_combout\ & ((\C1|Div0|auto_generated|divider|op_1~4_combout\))) # (!\C1|Add9~2_combout\ & (!\C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add9~2_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|op_1~4_combout\,
	combout => \C1|Div0|auto_generated|divider|quotient[2]~0_combout\);

-- Location: LCCOMB_X26_Y20_N24
\C1|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal7~0_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & 
-- !\C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\,
	combout => \C1|Equal7~0_combout\);

-- Location: LCCOMB_X26_Y19_N20
\C1|Div0|auto_generated|divider|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~6_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & (!\C1|Div0|auto_generated|divider|op_1~5\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & 
-- ((\C1|Div0|auto_generated|divider|op_1~5\) # (GND)))
-- \C1|Div0|auto_generated|divider|op_1~7\ = CARRY((!\C1|Div0|auto_generated|divider|op_1~5\) # (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~5\,
	combout => \C1|Div0|auto_generated|divider|op_1~6_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X26_Y19_N22
\C1|Div0|auto_generated|divider|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~8_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\C1|Div0|auto_generated|divider|op_1~7\ $ (GND))) # 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (!\C1|Div0|auto_generated|divider|op_1~7\ & VCC))
-- \C1|Div0|auto_generated|divider|op_1~9\ = CARRY((\C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\C1|Div0|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~7\,
	combout => \C1|Div0|auto_generated|divider|op_1~8_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X26_Y19_N24
\C1|Div0|auto_generated|divider|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~10_combout\ = (\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (!\C1|Div0|auto_generated|divider|op_1~9\)) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- ((\C1|Div0|auto_generated|divider|op_1~9\) # (GND)))
-- \C1|Div0|auto_generated|divider|op_1~11\ = CARRY((!\C1|Div0|auto_generated|divider|op_1~9\) # (!\C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~9\,
	combout => \C1|Div0|auto_generated|divider|op_1~10_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X26_Y19_N26
\C1|Div0|auto_generated|divider|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~12_combout\ = \C1|Div0|auto_generated|divider|op_1~11\ $ (GND)
-- \C1|Div0|auto_generated|divider|op_1~13\ = CARRY(!\C1|Div0|auto_generated|divider|op_1~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~11\,
	combout => \C1|Div0|auto_generated|divider|op_1~12_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X26_Y19_N28
\C1|Div0|auto_generated|divider|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~14_combout\ = !\C1|Div0|auto_generated|divider|op_1~13\
-- \C1|Div0|auto_generated|divider|op_1~15\ = CARRY(!\C1|Div0|auto_generated|divider|op_1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \C1|Div0|auto_generated|divider|op_1~13\,
	combout => \C1|Div0|auto_generated|divider|op_1~14_combout\,
	cout => \C1|Div0|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X26_Y19_N30
\C1|Div0|auto_generated|divider|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|op_1~16_combout\ = \C1|Div0|auto_generated|divider|op_1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Div0|auto_generated|divider|op_1~15\,
	combout => \C1|Div0|auto_generated|divider|op_1~16_combout\);

-- Location: LCCOMB_X26_Y19_N12
\C1|Equal7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal7~1_combout\ = (\C1|Div0|auto_generated|divider|op_1~16_combout\) # ((\C1|Div0|auto_generated|divider|op_1~12_combout\) # (\C1|Div0|auto_generated|divider|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|op_1~16_combout\,
	datac => \C1|Div0|auto_generated|divider|op_1~12_combout\,
	datad => \C1|Div0|auto_generated|divider|op_1~14_combout\,
	combout => \C1|Equal7~1_combout\);

-- Location: LCCOMB_X26_Y20_N2
\C1|Equal7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal7~2_combout\ = (\C1|Div0|auto_generated|divider|op_1~10_combout\) # ((\C1|Equal7~1_combout\) # (\C1|Div0|auto_generated|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Div0|auto_generated|divider|op_1~10_combout\,
	datac => \C1|Equal7~1_combout\,
	datad => \C1|Div0|auto_generated|divider|op_1~8_combout\,
	combout => \C1|Equal7~2_combout\);

-- Location: LCCOMB_X26_Y20_N28
\C1|Equal7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal7~3_combout\ = (\C1|Add9~2_combout\ & (\C1|Div0|auto_generated|divider|op_1~0_combout\ & ((!\C1|Equal7~2_combout\)))) # (!\C1|Add9~2_combout\ & (((\C1|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|op_1~0_combout\,
	datab => \C1|Equal7~0_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Equal7~2_combout\,
	combout => \C1|Equal7~3_combout\);

-- Location: LCCOMB_X26_Y20_N20
\C1|Div0|auto_generated|divider|quotient[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|quotient[1]~1_combout\ = (\C1|Add9~2_combout\ & (\C1|Div0|auto_generated|divider|op_1~2_combout\)) # (!\C1|Add9~2_combout\ & ((!\C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add9~2_combout\,
	datac => \C1|Div0|auto_generated|divider|op_1~2_combout\,
	datad => \C1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \C1|Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X26_Y20_N14
\C1|Equal7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal7~4_combout\ = (\C1|Div0|auto_generated|divider|quotient[1]~1_combout\ & ((\C1|Add9~2_combout\ & ((\C1|Div0|auto_generated|divider|op_1~6_combout\))) # (!\C1|Add9~2_combout\ & 
-- (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datab => \C1|Add9~2_combout\,
	datac => \C1|Div0|auto_generated|divider|op_1~6_combout\,
	datad => \C1|Div0|auto_generated|divider|quotient[1]~1_combout\,
	combout => \C1|Equal7~4_combout\);

-- Location: LCCOMB_X26_Y20_N0
\players[0][0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \players[0][0][2]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \players[0][0][2]~feeder_combout\);

-- Location: FF_X26_Y20_N1
\players[0][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \players[0][0][2]~feeder_combout\,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[0][0][2]~q\);

-- Location: LCCOMB_X26_Y20_N30
\C1|Equal7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal7~5_combout\ = (\C1|Equal7~3_combout\ & (\C1|Equal7~4_combout\ & (\C1|Div0|auto_generated|divider|quotient[2]~0_combout\ $ (\players[0][0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|quotient[2]~0_combout\,
	datab => \C1|Equal7~3_combout\,
	datac => \C1|Equal7~4_combout\,
	datad => \players[0][0][2]~q\,
	combout => \C1|Equal7~5_combout\);

-- Location: FF_X12_Y20_N31
\player2x[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Add0~62_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(31));

-- Location: FF_X14_Y22_N29
\player2x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~1_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(1));

-- Location: LCCOMB_X12_Y21_N0
\Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = player2x(0) $ (GND)
-- \Add0~1\ = CARRY(!player2x(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => player2x(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X11_Y22_N10
\player2x~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~0_combout\ = (\dbc|pulse~q\ & (((\LessThan0~8_combout\) # (!\Add0~0_combout\)))) # (!\dbc|pulse~q\ & (player2x(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~q\,
	datab => player2x(0),
	datac => \Add0~0_combout\,
	datad => \LessThan0~8_combout\,
	combout => \player2x~0_combout\);

-- Location: FF_X14_Y22_N23
\player2x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~0_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(0));

-- Location: LCCOMB_X12_Y21_N2
\Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (player2x(1) & ((\Add0~1\) # (GND))) # (!player2x(1) & (!\Add0~1\))
-- \Add0~3\ = CARRY((player2x(1)) # (!\Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X12_Y21_N4
\Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (player2x(2) & (!\Add0~3\ & VCC)) # (!player2x(2) & (\Add0~3\ $ (GND)))
-- \Add0~5\ = CARRY((!player2x(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X11_Y22_N30
\player2x~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~3_combout\ = (\dbc|pulse~q\ & ((\LessThan0~8_combout\) # ((!\Add0~4_combout\)))) # (!\dbc|pulse~q\ & (((player2x(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~q\,
	datab => \LessThan0~8_combout\,
	datac => \Add0~4_combout\,
	datad => player2x(2),
	combout => \player2x~3_combout\);

-- Location: FF_X14_Y22_N27
\player2x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~3_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(2));

-- Location: LCCOMB_X12_Y21_N6
\Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (player2x(3) & (!\Add0~5\)) # (!player2x(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!player2x(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X12_Y22_N22
\player2x~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~2_combout\ = (\dbc|pulse~q\ & (\Add0~6_combout\ & (!\LessThan0~8_combout\))) # (!\dbc|pulse~q\ & (((player2x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~q\,
	datab => \Add0~6_combout\,
	datac => \LessThan0~8_combout\,
	datad => player2x(3),
	combout => \player2x~2_combout\);

-- Location: LCCOMB_X12_Y22_N6
\player2x[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x[3]~feeder_combout\ = \player2x~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \player2x~2_combout\,
	combout => \player2x[3]~feeder_combout\);

-- Location: FF_X12_Y22_N7
\player2x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x[3]~feeder_combout\,
	clrn => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(3));

-- Location: LCCOMB_X12_Y21_N8
\Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (player2x(4) & (\Add0~7\ $ (GND))) # (!player2x(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((player2x(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X12_Y22_N28
\player2x~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~4_combout\ = (\Add0~62_combout\ & \Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datad => \Add0~8_combout\,
	combout => \player2x~4_combout\);

-- Location: FF_X12_Y22_N29
\player2x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~4_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(4));

-- Location: LCCOMB_X12_Y21_N10
\Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (player2x(5) & (!\Add0~9\)) # (!player2x(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!player2x(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X12_Y22_N20
\player2x~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~5_combout\ = (\Add0~62_combout\ & \Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datac => \Add0~10_combout\,
	combout => \player2x~5_combout\);

-- Location: FF_X12_Y22_N21
\player2x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~5_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(5));

-- Location: LCCOMB_X12_Y21_N12
\Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (player2x(6) & (\Add0~11\ $ (GND))) # (!player2x(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((player2x(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X11_Y21_N12
\player2x~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~6_combout\ = (\Add0~12_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~12_combout\,
	datad => \Add0~62_combout\,
	combout => \player2x~6_combout\);

-- Location: FF_X11_Y21_N13
\player2x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~6_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(6));

-- Location: LCCOMB_X12_Y21_N14
\Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (player2x(7) & (!\Add0~13\)) # (!player2x(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!player2x(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X12_Y22_N18
\player2x~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~7_combout\ = (\Add0~62_combout\ & \Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datad => \Add0~14_combout\,
	combout => \player2x~7_combout\);

-- Location: FF_X12_Y22_N19
\player2x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~7_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(7));

-- Location: LCCOMB_X12_Y21_N16
\Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (player2x(8) & (\Add0~15\ $ (GND))) # (!player2x(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((player2x(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X12_Y22_N14
\player2x~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~8_combout\ = (\Add0~16_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~16_combout\,
	datad => \Add0~62_combout\,
	combout => \player2x~8_combout\);

-- Location: FF_X12_Y22_N15
\player2x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~8_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(8));

-- Location: LCCOMB_X12_Y21_N18
\Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (player2x(9) & (!\Add0~17\)) # (!player2x(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!player2x(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X12_Y22_N12
\player2x~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~9_combout\ = (\Add0~62_combout\ & \Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datad => \Add0~18_combout\,
	combout => \player2x~9_combout\);

-- Location: FF_X12_Y22_N13
\player2x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~9_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(9));

-- Location: LCCOMB_X12_Y21_N20
\Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (player2x(10) & (\Add0~19\ $ (GND))) # (!player2x(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((player2x(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X12_Y22_N30
\player2x~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~10_combout\ = (\Add0~62_combout\ & \Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datac => \Add0~20_combout\,
	combout => \player2x~10_combout\);

-- Location: FF_X12_Y22_N31
\player2x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~10_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(10));

-- Location: LCCOMB_X12_Y21_N22
\Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (player2x(11) & (!\Add0~21\)) # (!player2x(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!player2x(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X12_Y22_N0
\player2x~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~11_combout\ = (\Add0~22_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~22_combout\,
	datad => \Add0~62_combout\,
	combout => \player2x~11_combout\);

-- Location: FF_X12_Y22_N1
\player2x[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~11_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(11));

-- Location: LCCOMB_X12_Y21_N24
\Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (player2x(12) & (\Add0~23\ $ (GND))) # (!player2x(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((player2x(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X10_Y21_N24
\player2x~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~12_combout\ = (\Add0~62_combout\ & \Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~62_combout\,
	datad => \Add0~24_combout\,
	combout => \player2x~12_combout\);

-- Location: FF_X10_Y21_N25
\player2x[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~12_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(12));

-- Location: LCCOMB_X12_Y21_N26
\Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (player2x(13) & (!\Add0~25\)) # (!player2x(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!player2x(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X10_Y21_N6
\player2x~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~13_combout\ = (\Add0~62_combout\ & \Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datac => \Add0~26_combout\,
	combout => \player2x~13_combout\);

-- Location: FF_X10_Y21_N7
\player2x[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~13_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(13));

-- Location: LCCOMB_X12_Y21_N28
\Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (player2x(14) & (\Add0~27\ $ (GND))) # (!player2x(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((player2x(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X11_Y21_N6
\player2x~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~14_combout\ = (\Add0~62_combout\ & \Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datad => \Add0~28_combout\,
	combout => \player2x~14_combout\);

-- Location: FF_X11_Y21_N7
\player2x[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~14_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(14));

-- Location: LCCOMB_X12_Y21_N30
\Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (player2x(15) & (!\Add0~29\)) # (!player2x(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!player2x(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X11_Y21_N16
\player2x~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~15_combout\ = (\Add0~30_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~30_combout\,
	datad => \Add0~62_combout\,
	combout => \player2x~15_combout\);

-- Location: FF_X11_Y21_N17
\player2x[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~15_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(15));

-- Location: LCCOMB_X12_Y20_N0
\Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (player2x(16) & (\Add0~31\ $ (GND))) # (!player2x(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((player2x(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X11_Y20_N0
\player2x~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~16_combout\ = (\Add0~62_combout\ & \Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datac => \Add0~32_combout\,
	combout => \player2x~16_combout\);

-- Location: FF_X12_Y20_N3
\player2x[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~16_combout\,
	clrn => \RESET~input_o\,
	sload => VCC,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(16));

-- Location: LCCOMB_X12_Y20_N2
\Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (player2x(17) & (!\Add0~33\)) # (!player2x(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!player2x(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCCOMB_X12_Y22_N16
\player2x~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~17_combout\ = (\Add0~34_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~34_combout\,
	datad => \Add0~62_combout\,
	combout => \player2x~17_combout\);

-- Location: FF_X12_Y22_N17
\player2x[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~17_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(17));

-- Location: LCCOMB_X12_Y20_N4
\Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (player2x(18) & (\Add0~35\ $ (GND))) # (!player2x(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((player2x(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X12_Y22_N10
\player2x~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~18_combout\ = (\Add0~36_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~36_combout\,
	datad => \Add0~62_combout\,
	combout => \player2x~18_combout\);

-- Location: FF_X12_Y22_N11
\player2x[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~18_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(18));

-- Location: LCCOMB_X12_Y20_N6
\Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (player2x(19) & (!\Add0~37\)) # (!player2x(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!player2x(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X12_Y22_N8
\player2x~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~19_combout\ = (\Add0~62_combout\ & \Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~62_combout\,
	datad => \Add0~38_combout\,
	combout => \player2x~19_combout\);

-- Location: FF_X12_Y22_N9
\player2x[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~19_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(19));

-- Location: LCCOMB_X12_Y20_N8
\Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (player2x(20) & (\Add0~39\ $ (GND))) # (!player2x(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((player2x(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCCOMB_X11_Y20_N24
\player2x~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~20_combout\ = (\Add0~62_combout\ & \Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datac => \Add0~40_combout\,
	combout => \player2x~20_combout\);

-- Location: FF_X11_Y20_N25
\player2x[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~20_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(20));

-- Location: LCCOMB_X12_Y20_N10
\Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (player2x(21) & (!\Add0~41\)) # (!player2x(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!player2x(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X11_Y20_N14
\player2x~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~21_combout\ = (\Add0~62_combout\ & \Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datac => \Add0~42_combout\,
	combout => \player2x~21_combout\);

-- Location: FF_X11_Y20_N15
\player2x[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~21_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(21));

-- Location: LCCOMB_X12_Y20_N12
\Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (player2x(22) & (\Add0~43\ $ (GND))) # (!player2x(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((player2x(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X11_Y20_N20
\player2x~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~22_combout\ = (\Add0~62_combout\ & \Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datac => \Add0~44_combout\,
	combout => \player2x~22_combout\);

-- Location: FF_X11_Y20_N21
\player2x[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~22_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(22));

-- Location: LCCOMB_X12_Y20_N14
\Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (player2x(23) & (!\Add0~45\)) # (!player2x(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!player2x(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCCOMB_X11_Y20_N18
\player2x~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~23_combout\ = (\Add0~46_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~46_combout\,
	datac => \Add0~62_combout\,
	combout => \player2x~23_combout\);

-- Location: FF_X11_Y20_N19
\player2x[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~23_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(23));

-- Location: LCCOMB_X12_Y20_N16
\Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (player2x(24) & (\Add0~47\ $ (GND))) # (!player2x(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((player2x(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X11_Y20_N2
\player2x~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~28_combout\ = (\Add0~62_combout\ & \Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~62_combout\,
	datad => \Add0~48_combout\,
	combout => \player2x~28_combout\);

-- Location: FF_X11_Y20_N3
\player2x[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~28_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(24));

-- Location: LCCOMB_X12_Y20_N18
\Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (player2x(25) & (!\Add0~49\)) # (!player2x(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!player2x(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCCOMB_X11_Y20_N8
\player2x~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~27_combout\ = (\Add0~62_combout\ & \Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~62_combout\,
	datad => \Add0~50_combout\,
	combout => \player2x~27_combout\);

-- Location: FF_X11_Y20_N9
\player2x[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~27_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(25));

-- Location: LCCOMB_X12_Y20_N20
\Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (player2x(26) & (\Add0~51\ $ (GND))) # (!player2x(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((player2x(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X11_Y20_N22
\player2x~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~26_combout\ = (\Add0~62_combout\ & \Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datac => \Add0~52_combout\,
	combout => \player2x~26_combout\);

-- Location: FF_X11_Y20_N23
\player2x[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~26_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(26));

-- Location: LCCOMB_X12_Y20_N22
\Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (player2x(27) & (!\Add0~53\)) # (!player2x(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!player2x(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCCOMB_X11_Y20_N12
\player2x~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~25_combout\ = (\Add0~62_combout\ & \Add0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~62_combout\,
	datad => \Add0~54_combout\,
	combout => \player2x~25_combout\);

-- Location: FF_X11_Y20_N13
\player2x[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~25_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(27));

-- Location: LCCOMB_X12_Y20_N24
\Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (player2x(28) & (\Add0~55\ $ (GND))) # (!player2x(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((player2x(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X11_Y20_N26
\player2x~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~24_combout\ = (\Add0~56_combout\ & \Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~56_combout\,
	datac => \Add0~62_combout\,
	combout => \player2x~24_combout\);

-- Location: FF_X11_Y20_N27
\player2x[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~24_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(28));

-- Location: LCCOMB_X12_Y20_N26
\Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (player2x(29) & (!\Add0~57\)) # (!player2x(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!player2x(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: LCCOMB_X11_Y20_N16
\player2x~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~29_combout\ = (\Add0~62_combout\ & \Add0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~62_combout\,
	datad => \Add0~58_combout\,
	combout => \player2x~29_combout\);

-- Location: FF_X11_Y20_N17
\player2x[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~29_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(29));

-- Location: LCCOMB_X12_Y20_N28
\Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (player2x(30) & (\Add0~59\ $ (GND))) # (!player2x(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((player2x(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => player2x(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: LCCOMB_X11_Y20_N30
\player2x~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~30_combout\ = (\Add0~62_combout\ & \Add0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~62_combout\,
	datad => \Add0~60_combout\,
	combout => \player2x~30_combout\);

-- Location: FF_X11_Y20_N31
\player2x[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \player2x~30_combout\,
	clrn => \RESET~input_o\,
	ena => \dbc|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => player2x(30));

-- Location: LCCOMB_X12_Y20_N30
\Add0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = player2x(31) $ (\Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => player2x(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: LCCOMB_X11_Y20_N4
\LessThan0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~6_combout\ = (\Add0~52_combout\) # ((\Add0~54_combout\) # ((\Add0~48_combout\) # (\Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~52_combout\,
	datab => \Add0~54_combout\,
	datac => \Add0~48_combout\,
	datad => \Add0~50_combout\,
	combout => \LessThan0~6_combout\);

-- Location: LCCOMB_X11_Y20_N10
\LessThan0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~7_combout\ = (\Add0~56_combout\) # ((\Add0~60_combout\) # ((\LessThan0~6_combout\) # (\Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~56_combout\,
	datab => \Add0~60_combout\,
	datac => \LessThan0~6_combout\,
	datad => \Add0~58_combout\,
	combout => \LessThan0~7_combout\);

-- Location: LCCOMB_X11_Y20_N28
\LessThan0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~5_combout\ = (\Add0~44_combout\) # ((\Add0~42_combout\) # ((\Add0~40_combout\) # (\Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~44_combout\,
	datab => \Add0~42_combout\,
	datac => \Add0~40_combout\,
	datad => \Add0~46_combout\,
	combout => \LessThan0~5_combout\);

-- Location: LCCOMB_X11_Y21_N26
\LessThan0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (\Add0~26_combout\) # ((\Add0~24_combout\) # ((\Add0~30_combout\) # (\Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~26_combout\,
	datab => \Add0~24_combout\,
	datac => \Add0~30_combout\,
	datad => \Add0~28_combout\,
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X12_Y22_N2
\LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (\Add0~16_combout\) # ((\Add0~20_combout\) # ((\Add0~22_combout\) # (\Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~16_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~22_combout\,
	datad => \Add0~18_combout\,
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X12_Y22_N26
\LessThan0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = (\Add0~38_combout\) # ((\Add0~36_combout\) # ((\Add0~34_combout\) # (\Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~38_combout\,
	datab => \Add0~36_combout\,
	datac => \Add0~34_combout\,
	datad => \Add0~32_combout\,
	combout => \LessThan0~3_combout\);

-- Location: LCCOMB_X12_Y22_N24
\LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (\Add0~8_combout\) # ((\Add0~12_combout\) # ((\Add0~10_combout\) # (\Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \Add0~12_combout\,
	datac => \Add0~10_combout\,
	datad => \Add0~14_combout\,
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X12_Y22_N4
\LessThan0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = (\LessThan0~2_combout\) # ((\LessThan0~1_combout\) # ((\LessThan0~3_combout\) # (\LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~2_combout\,
	datab => \LessThan0~1_combout\,
	datac => \LessThan0~3_combout\,
	datad => \LessThan0~0_combout\,
	combout => \LessThan0~4_combout\);

-- Location: LCCOMB_X11_Y22_N0
\LessThan0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~8_combout\ = (!\Add0~62_combout\ & ((\LessThan0~7_combout\) # ((\LessThan0~5_combout\) # (\LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datab => \LessThan0~7_combout\,
	datac => \LessThan0~5_combout\,
	datad => \LessThan0~4_combout\,
	combout => \LessThan0~8_combout\);

-- Location: LCCOMB_X11_Y22_N8
\player2x~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \player2x~1_combout\ = (\dbc|pulse~q\ & ((\LessThan0~8_combout\) # ((!\Add0~2_combout\)))) # (!\dbc|pulse~q\ & (((player2x(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbc|pulse~q\,
	datab => \LessThan0~8_combout\,
	datac => player2x(1),
	datad => \Add0~2_combout\,
	combout => \player2x~1_combout\);

-- Location: FF_X26_Y20_N9
\players[1][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~1_combout\,
	sload => VCC,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[1][1][1]~q\);

-- Location: FF_X26_Y20_N7
\players[1][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~0_combout\,
	sload => VCC,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[1][1][0]~q\);

-- Location: LCCOMB_X26_Y20_N8
\C1|Equal10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal10~0_combout\ = (\C1|Div1|auto_generated|divider|quotient[0]~0_combout\ & (!\players[1][1][0]~q\ & (\C1|Div1|auto_generated|divider|quotient[1]~3_combout\ $ (\players[1][1][1]~q\)))) # (!\C1|Div1|auto_generated|divider|quotient[0]~0_combout\ & 
-- (\players[1][1][0]~q\ & (\C1|Div1|auto_generated|divider|quotient[1]~3_combout\ $ (\players[1][1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|quotient[0]~0_combout\,
	datab => \C1|Div1|auto_generated|divider|quotient[1]~3_combout\,
	datac => \players[1][1][1]~q\,
	datad => \players[1][1][0]~q\,
	combout => \C1|Equal10~0_combout\);

-- Location: FF_X26_Y20_N13
\players[1][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \player2x~3_combout\,
	sload => VCC,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[1][1][2]~q\);

-- Location: LCCOMB_X26_Y20_N18
\players[1][1][3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \players[1][1][3]~0_combout\ = !\player2x~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \player2x~2_combout\,
	combout => \players[1][1][3]~0_combout\);

-- Location: FF_X26_Y20_N19
\players[1][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \players[1][1][3]~0_combout\,
	ena => \RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \players[1][1][3]~q\);

-- Location: LCCOMB_X26_Y20_N12
\C1|Equal10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal10~1_combout\ = (\C1|Div1|auto_generated|divider|quotient[3]~1_combout\ & (!\players[1][1][3]~q\ & (\C1|Div1|auto_generated|divider|quotient[2]~2_combout\ $ (\players[1][1][2]~q\)))) # (!\C1|Div1|auto_generated|divider|quotient[3]~1_combout\ & 
-- (\players[1][1][3]~q\ & (\C1|Div1|auto_generated|divider|quotient[2]~2_combout\ $ (\players[1][1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|quotient[3]~1_combout\,
	datab => \C1|Div1|auto_generated|divider|quotient[2]~2_combout\,
	datac => \players[1][1][2]~q\,
	datad => \players[1][1][3]~q\,
	combout => \C1|Equal10~1_combout\);

-- Location: LCCOMB_X26_Y20_N10
\C1|Equal10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal10~2_combout\ = (\C1|Equal8~1_combout\ & (\C1|Equal8~0_combout\ & (\C1|Equal10~0_combout\ & \C1|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal8~1_combout\,
	datab => \C1|Equal8~0_combout\,
	datac => \C1|Equal10~0_combout\,
	datad => \C1|Equal10~1_combout\,
	combout => \C1|Equal10~2_combout\);

-- Location: LCCOMB_X19_Y17_N30
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\ = \C1|Add0~8_combout\ $ (\C1|Add0~16_combout\ $ (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~8_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\);

-- Location: LCCOMB_X19_Y17_N6
\C1|Mod3|auto_generated|divider|divider|op_6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ $ (GND)
-- \C1|Mod3|auto_generated|divider|divider|op_6~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X19_Y17_N8
\C1|Mod3|auto_generated|divider|divider|op_6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~2_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~1\) # (GND))) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\ & 
-- (!\C1|Mod3|auto_generated|divider|divider|op_6~1\))
-- \C1|Mod3|auto_generated|divider|divider|op_6~3\ = CARRY((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~12_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_6~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X19_Y17_N10
\C1|Mod3|auto_generated|divider|divider|op_6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~4_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_6~3\ & VCC)) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & 
-- (\C1|Mod3|auto_generated|divider|divider|op_6~3\ $ (GND)))
-- \C1|Mod3|auto_generated|divider|divider|op_6~5\ = CARRY((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_6~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X19_Y17_N12
\C1|Mod3|auto_generated|divider|divider|op_6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~6_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~5\) # (GND))) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ & 
-- (!\C1|Mod3|auto_generated|divider|divider|op_6~5\))
-- \C1|Mod3|auto_generated|divider|divider|op_6~7\ = CARRY((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_6~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_6~7\);

-- Location: LCCOMB_X19_Y17_N14
\C1|Mod3|auto_generated|divider|divider|op_6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~8_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & (\C1|Mod3|auto_generated|divider|divider|op_6~7\ $ (GND))) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & 
-- ((GND) # (!\C1|Mod3|auto_generated|divider|divider|op_6~7\)))
-- \C1|Mod3|auto_generated|divider|divider|op_6~9\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_6~7\) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_6~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_6~9\);

-- Location: LCCOMB_X19_Y17_N16
\C1|Mod3|auto_generated|divider|divider|op_6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~10_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_6~9\)) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|op_6~9\) # (GND)))
-- \C1|Mod3|auto_generated|divider|divider|op_6~11\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_6~9\) # (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_6~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_6~11\);

-- Location: LCCOMB_X19_Y17_N18
\C1|Mod3|auto_generated|divider|divider|op_6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ = \C1|Mod3|auto_generated|divider|divider|op_6~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_6~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\);

-- Location: LCCOMB_X20_Y17_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[65]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_6~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\);

-- Location: LCCOMB_X20_Y17_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[65]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\);

-- Location: LCCOMB_X20_Y17_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[64]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\);

-- Location: LCCOMB_X20_Y17_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[64]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\);

-- Location: LCCOMB_X20_Y17_N6
\C1|Mod3|auto_generated|divider|divider|StageOut[63]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\);

-- Location: LCCOMB_X20_Y17_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[63]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ & \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\);

-- Location: LCCOMB_X19_Y17_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[62]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\);

-- Location: LCCOMB_X19_Y17_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[62]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\);

-- Location: LCCOMB_X19_Y17_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[61]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_6~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\);

-- Location: LCCOMB_X19_Y17_N22
\C1|Mod3|auto_generated|divider|divider|StageOut[61]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ $ (\C1|Add0~16_combout\ $ (!\C1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Add0~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\);

-- Location: LCCOMB_X19_Y17_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[60]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ & \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\);

-- Location: LCCOMB_X19_Y17_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[60]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_6~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\);

-- Location: LCCOMB_X16_Y17_N4
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14_combout\ = \C1|Add0~16_combout\ $ (\C1|Add0~4_combout\ $ (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add0~16_combout\,
	datac => \C1|Add0~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14_combout\);

-- Location: LCCOMB_X20_Y17_N12
\C1|Mod3|auto_generated|divider|divider|op_7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14_combout\ $ (GND)
-- \C1|Mod3|auto_generated|divider|divider|op_7~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~14_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X20_Y17_N14
\C1|Mod3|auto_generated|divider|divider|op_7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~2_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_7~1\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_7~1\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_7~1\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_7~3\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[60]~161_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[60]~162_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X20_Y17_N16
\C1|Mod3|auto_generated|divider|divider|op_7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~4_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~3\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_7~3\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\)))))
-- \C1|Mod3|auto_generated|divider|divider|op_7~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_7~3\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[61]~160_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X20_Y17_N18
\C1|Mod3|auto_generated|divider|divider|op_7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_7~5\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_7~5\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_7~5\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_7~7\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[62]~159_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[62]~158_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X20_Y17_N20
\C1|Mod3|auto_generated|divider|divider|op_7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~7\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\))))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_7~7\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_7~9\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X20_Y17_N22
\C1|Mod3|auto_generated|divider|divider|op_7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~10_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_7~9\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_7~9\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_7~9\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_7~11\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[64]~155_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[64]~154_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~11\);

-- Location: LCCOMB_X20_Y17_N24
\C1|Mod3|auto_generated|divider|divider|op_7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~12_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~11\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_7~11\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_7~13\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[65]~153_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[65]~152_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_7~13\);

-- Location: LCCOMB_X20_Y17_N26
\C1|Mod3|auto_generated|divider|divider|op_7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ = !\C1|Mod3|auto_generated|divider|divider|op_7~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_7~13\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\);

-- Location: LCCOMB_X21_Y17_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[78]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\)) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~10_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\);

-- Location: LCCOMB_X21_Y17_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[78]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod3|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\);

-- Location: LCCOMB_X21_Y17_N6
\C1|Mod3|auto_generated|divider|divider|StageOut[77]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod3|auto_generated|divider|divider|op_7~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~10_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\);

-- Location: LCCOMB_X21_Y17_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[77]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\);

-- Location: LCCOMB_X21_Y17_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[76]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\)) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_6~6_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\);

-- Location: LCCOMB_X20_Y17_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[76]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\);

-- Location: LCCOMB_X22_Y18_N18
\C1|Mod3|auto_generated|divider|divider|StageOut[75]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & 
-- ((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\))) # (!\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & (\C1|Mod3|auto_generated|divider|divider|op_6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\);

-- Location: LCCOMB_X20_Y17_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[75]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\);

-- Location: LCCOMB_X16_Y17_N18
\C1|Mod3|auto_generated|divider|divider|StageOut[74]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\);

-- Location: LCCOMB_X22_Y18_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[74]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & \C1|Mod3|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_6~2_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[61]~223_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\);

-- Location: LCCOMB_X20_Y18_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[73]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\)) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_6~12_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_6~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\);

-- Location: LCCOMB_X16_Y17_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[73]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\);

-- Location: LCCOMB_X16_Y17_N22
\C1|Mod3|auto_generated|divider|divider|StageOut[72]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_7~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\);

-- Location: LCCOMB_X16_Y17_N14
\C1|Mod3|auto_generated|divider|divider|StageOut[72]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ (\C1|Add0~16_combout\ $ (!\C1|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Add0~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\);

-- Location: LCCOMB_X21_Y17_N12
\C1|Mod3|auto_generated|divider|divider|op_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ $ (GND)
-- \C1|Mod3|auto_generated|divider|divider|op_8~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X21_Y17_N14
\C1|Mod3|auto_generated|divider|divider|op_8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_8~1\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_8~1\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_8~1\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_8~3\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[72]~169_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X21_Y17_N16
\C1|Mod3|auto_generated|divider|divider|op_8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~4_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~3\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_8~3\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\)))))
-- \C1|Mod3|auto_generated|divider|divider|op_8~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_8~3\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[73]~168_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X21_Y17_N18
\C1|Mod3|auto_generated|divider|divider|op_8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~6_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_8~5\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_8~5\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_8~5\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_8~7\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[74]~167_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X21_Y17_N20
\C1|Mod3|auto_generated|divider|divider|op_8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~8_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~7\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\))))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_8~7\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_8~9\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[75]~166_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X21_Y17_N22
\C1|Mod3|auto_generated|divider|divider|op_8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~10_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_8~9\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_8~9\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_8~9\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_8~11\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[76]~165_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~11\);

-- Location: LCCOMB_X21_Y17_N24
\C1|Mod3|auto_generated|divider|divider|op_8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~12_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~11\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_8~11\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_8~13\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[77]~164_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~13\);

-- Location: LCCOMB_X21_Y17_N26
\C1|Mod3|auto_generated|divider|divider|op_8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~14_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~13\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_8~13\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_8~15\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[78]~163_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~13\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~14_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_8~15\);

-- Location: LCCOMB_X21_Y17_N28
\C1|Mod3|auto_generated|divider|divider|op_8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ = \C1|Mod3|auto_generated|divider|divider|op_8~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_8~15\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\);

-- Location: LCCOMB_X21_Y18_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[91]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_7~12_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_7~12_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[78]~271_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\);

-- Location: LCCOMB_X21_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[91]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~14_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\);

-- Location: LCCOMB_X21_Y18_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[90]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~12_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~12_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\);

-- Location: LCCOMB_X21_Y18_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[90]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_7~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[77]~272_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_7~10_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\);

-- Location: LCCOMB_X20_Y18_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[89]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_7~8_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[76]~273_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\);

-- Location: LCCOMB_X21_Y17_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[89]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\);

-- Location: LCCOMB_X22_Y18_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[88]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_7~6_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[75]~274_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\);

-- Location: LCCOMB_X21_Y17_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[88]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|divider|op_8~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\);

-- Location: LCCOMB_X22_Y18_N6
\C1|Mod3|auto_generated|divider|divider|StageOut[87]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_7~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[74]~224_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_7~4_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\);

-- Location: LCCOMB_X22_Y18_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[87]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~6_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\);

-- Location: LCCOMB_X20_Y18_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[86]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_7~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_7~2_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[73]~275_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\);

-- Location: LCCOMB_X21_Y18_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[86]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\);

-- Location: LCCOMB_X16_Y17_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[85]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_7~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_7~0_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_7~14_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[72]~225_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\);

-- Location: LCCOMB_X22_Y19_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[85]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X16_Y17_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[84]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X22_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[84]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_8~0_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X16_Y20_N24
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16_combout\ = \C1|Add0~16_combout\ $ (\C1|Add0~0_combout\ $ (\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add0~16_combout\,
	datac => \C1|Add0~0_combout\,
	datad => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16_combout\);

-- Location: LCCOMB_X21_Y18_N4
\C1|Mod3|auto_generated|divider|divider|op_9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16_combout\ $ (GND)
-- \C1|Mod3|auto_generated|divider|divider|op_9~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[3]~16_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X21_Y18_N6
\C1|Mod3|auto_generated|divider|divider|op_9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~2_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_9~1\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_9~1\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_9~1\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~3\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X21_Y18_N8
\C1|Mod3|auto_generated|divider|divider|op_9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~4_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~3\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_9~3\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\)))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_9~3\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X21_Y18_N10
\C1|Mod3|auto_generated|divider|divider|op_9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~6_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_9~5\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_9~5\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_9~5\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~7\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[86]~175_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X21_Y18_N12
\C1|Mod3|auto_generated|divider|divider|op_9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~8_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~7\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\))))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_9~7\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~9\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[87]~174_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~9\);

-- Location: LCCOMB_X21_Y18_N14
\C1|Mod3|auto_generated|divider|divider|op_9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~10_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_9~9\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\ & 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_9~9\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_9~9\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~11\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[88]~173_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~11\);

-- Location: LCCOMB_X21_Y18_N16
\C1|Mod3|auto_generated|divider|divider|op_9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~11\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_9~11\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~13\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[89]~172_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~13\);

-- Location: LCCOMB_X21_Y18_N18
\C1|Mod3|auto_generated|divider|divider|op_9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~14_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~13\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_9~13\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_9~15\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[90]~171_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~13\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~14_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~15\);

-- Location: LCCOMB_X21_Y18_N20
\C1|Mod3|auto_generated|divider|divider|op_9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~16_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~15\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_9~15\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_9~17\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~15\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~16_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_9~17\);

-- Location: LCCOMB_X21_Y18_N22
\C1|Mod3|auto_generated|divider|divider|op_9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ = !\C1|Mod3|auto_generated|divider|divider|op_9~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_9~17\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\);

-- Location: LCCOMB_X20_Y18_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[102]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[89]~228_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\);

-- Location: LCCOMB_X19_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[104]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~16_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\);

-- Location: LCCOMB_X19_Y18_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[104]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[91]~226_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\);

-- Location: LCCOMB_X19_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[103]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_8~12_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[90]~227_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\);

-- Location: LCCOMB_X20_Y18_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[103]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~14_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\);

-- Location: LCCOMB_X21_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[102]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\);

-- Location: LCCOMB_X22_Y18_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[101]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\);

-- Location: LCCOMB_X22_Y18_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[101]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_8~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_8~8_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[88]~229_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\);

-- Location: LCCOMB_X22_Y18_N22
\C1|Mod3|auto_generated|divider|divider|StageOut[100]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_8~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[87]~230_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_8~6_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\);

-- Location: LCCOMB_X20_Y18_N14
\C1|Mod3|auto_generated|divider|divider|StageOut[100]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\);

-- Location: LCCOMB_X20_Y18_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[99]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\);

-- Location: LCCOMB_X20_Y18_N22
\C1|Mod3|auto_generated|divider|divider|StageOut[99]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_8~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[86]~231_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_8~4_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\);

-- Location: LCCOMB_X16_Y17_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[98]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[85]~232_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\);

-- Location: LCCOMB_X22_Y18_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[98]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\);

-- Location: LCCOMB_X20_Y18_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[97]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\);

-- Location: LCCOMB_X16_Y18_N22
\C1|Mod3|auto_generated|divider|divider|StageOut[97]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\)) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_8~0_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\);

-- Location: LCCOMB_X20_Y19_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[96]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\);

-- Location: LCCOMB_X16_Y18_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[96]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & (\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ (\C1|Add0~0_combout\ $ (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \C1|Add0~0_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\);

-- Location: LCCOMB_X15_Y20_N26
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\ = \C1|HPOS\(2) $ (((\C1|Add0~16_combout\) # ((!\C1|HPOS\(1) & !\C1|HPOS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|HPOS\(0),
	datac => \C1|Add0~16_combout\,
	datad => \C1|HPOS\(2),
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\);

-- Location: LCCOMB_X19_Y18_N2
\C1|Mod3|auto_generated|divider|divider|op_10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\ $ (GND)
-- \C1|Mod3|auto_generated|divider|divider|op_10~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X19_Y18_N4
\C1|Mod3|auto_generated|divider|divider|op_10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~2_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_10~1\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_10~1\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_10~1\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~3\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[96]~187_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X19_Y18_N6
\C1|Mod3|auto_generated|divider|divider|op_10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~4_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~3\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_10~3\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\)))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_10~3\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[97]~186_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X19_Y18_N8
\C1|Mod3|auto_generated|divider|divider|op_10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~6_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_10~5\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_10~5\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_10~5\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~7\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[98]~185_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~7\);

-- Location: LCCOMB_X19_Y18_N10
\C1|Mod3|auto_generated|divider|divider|op_10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~8_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~7\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_10~7\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~9\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~9\);

-- Location: LCCOMB_X19_Y18_N12
\C1|Mod3|auto_generated|divider|divider|op_10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~10_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_10~9\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_10~9\)) # 
-- (!\C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_10~9\) # (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~11\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[100]~183_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~11\);

-- Location: LCCOMB_X19_Y18_N14
\C1|Mod3|auto_generated|divider|divider|op_10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~12_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~11\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_10~11\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~13\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[101]~182_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~13\);

-- Location: LCCOMB_X19_Y18_N16
\C1|Mod3|auto_generated|divider|divider|op_10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~13\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\)))) # (!\C1|Mod3|auto_generated|divider|divider|op_10~13\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\ & 
-- (!\C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_10~15\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[102]~181_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~13\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~15\);

-- Location: LCCOMB_X19_Y18_N18
\C1|Mod3|auto_generated|divider|divider|op_10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~15\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_10~15\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_10~17\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[103]~180_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~15\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~17\);

-- Location: LCCOMB_X19_Y18_N20
\C1|Mod3|auto_generated|divider|divider|op_10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~17\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\)))) # (!\C1|Mod3|auto_generated|divider|divider|op_10~17\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\ & 
-- (!\C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_10~19\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[104]~179_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~17\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_10~19\);

-- Location: LCCOMB_X19_Y18_N22
\C1|Mod3|auto_generated|divider|divider|op_10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ = \C1|Mod3|auto_generated|divider|divider|op_10~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_10~19\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\);

-- Location: LCCOMB_X20_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[115]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[102]~235_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~12_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\);

-- Location: LCCOMB_X17_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[117]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_9~16_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[104]~233_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\);

-- Location: LCCOMB_X17_Y18_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[117]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\);

-- Location: LCCOMB_X19_Y18_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[116]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\);

-- Location: LCCOMB_X20_Y18_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[116]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod3|auto_generated|divider|divider|op_9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~14_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[103]~234_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\);

-- Location: LCCOMB_X19_Y18_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[115]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\);

-- Location: LCCOMB_X22_Y18_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[114]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~12_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~12_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\);

-- Location: LCCOMB_X22_Y18_N12
\C1|Mod3|auto_generated|divider|divider|StageOut[114]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_9~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~10_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[101]~236_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\);

-- Location: LCCOMB_X16_Y18_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[113]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\);

-- Location: LCCOMB_X22_Y18_N14
\C1|Mod3|auto_generated|divider|divider|StageOut[113]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_9~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~8_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[100]~237_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\);

-- Location: LCCOMB_X23_Y18_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[112]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\);

-- Location: LCCOMB_X20_Y18_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[112]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod3|auto_generated|divider|divider|op_9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[99]~238_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\);

-- Location: LCCOMB_X16_Y17_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[111]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod3|auto_generated|divider|divider|op_9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~4_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[98]~239_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\);

-- Location: LCCOMB_X23_Y18_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[111]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\);

-- Location: LCCOMB_X16_Y18_N14
\C1|Mod3|auto_generated|divider|divider|StageOut[110]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~4_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\);

-- Location: LCCOMB_X16_Y18_N24
\C1|Mod3|auto_generated|divider|divider|StageOut[110]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod3|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[97]~276_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\);

-- Location: LCCOMB_X17_Y18_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[109]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\);

-- Location: LCCOMB_X16_Y18_N18
\C1|Mod3|auto_generated|divider|divider|StageOut[109]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_9~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_9~0_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[96]~240_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\);

-- Location: LCCOMB_X16_Y19_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[108]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\);

-- Location: LCCOMB_X14_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[108]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & !\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\);

-- Location: LCCOMB_X16_Y20_N22
\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18_combout\ = \C1|HPOS\(1) $ (((\C1|Add0~16_combout\) # (!\C1|HPOS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|HPOS\(0),
	datad => \C1|Add0~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18_combout\);

-- Location: LCCOMB_X17_Y18_N0
\C1|Mod3|auto_generated|divider|divider|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18_combout\ $ (GND)
-- \C1|Mod3|auto_generated|divider|divider|op_1~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[1]~18_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X17_Y18_N2
\C1|Mod3|auto_generated|divider|divider|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~2_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_1~1\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_1~1\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_1~1\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~3\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[108]~198_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[108]~197_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X17_Y18_N4
\C1|Mod3|auto_generated|divider|divider|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~4_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~3\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_1~3\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\)))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_1~3\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[109]~196_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X17_Y18_N6
\C1|Mod3|auto_generated|divider|divider|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~6_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_1~5\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_1~5\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_1~5\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~7\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[110]~195_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~7\);

-- Location: LCCOMB_X17_Y18_N8
\C1|Mod3|auto_generated|divider|divider|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~8_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~7\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_1~7\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~9\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[111]~194_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~9\);

-- Location: LCCOMB_X17_Y18_N10
\C1|Mod3|auto_generated|divider|divider|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~10_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_1~9\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_1~9\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_1~9\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~11\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[112]~193_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~11\);

-- Location: LCCOMB_X17_Y18_N12
\C1|Mod3|auto_generated|divider|divider|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~12_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~11\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_1~11\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~13\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[113]~192_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~13\);

-- Location: LCCOMB_X17_Y18_N14
\C1|Mod3|auto_generated|divider|divider|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~14_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~13\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\)))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_1~13\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_1~15\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[114]~191_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~13\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~14_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~15\);

-- Location: LCCOMB_X17_Y18_N16
\C1|Mod3|auto_generated|divider|divider|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~15\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_1~15\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~17\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[115]~190_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~15\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~17\);

-- Location: LCCOMB_X17_Y18_N18
\C1|Mod3|auto_generated|divider|divider|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~17\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\)))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_1~17\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_1~19\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[116]~189_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~17\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~19\);

-- Location: LCCOMB_X17_Y18_N20
\C1|Mod3|auto_generated|divider|divider|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~20_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~19\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_1~19\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_1~21\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[117]~188_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~19\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~20_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_1~21\);

-- Location: LCCOMB_X17_Y18_N22
\C1|Mod3|auto_generated|divider|divider|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ = !\C1|Mod3|auto_generated|divider|divider|op_1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_1~21\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\);

-- Location: LCCOMB_X20_Y18_N12
\C1|Mod3|auto_generated|divider|divider|StageOut[128]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[115]~243_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~14_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\);

-- Location: LCCOMB_X16_Y18_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[130]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~20_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\);

-- Location: LCCOMB_X16_Y18_N12
\C1|Mod3|auto_generated|divider|divider|StageOut[130]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_10~18_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[117]~241_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\);

-- Location: LCCOMB_X20_Y18_N6
\C1|Mod3|auto_generated|divider|divider|StageOut[129]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_10~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[116]~242_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\);

-- Location: LCCOMB_X17_Y18_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[129]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\);

-- Location: LCCOMB_X16_Y18_N6
\C1|Mod3|auto_generated|divider|divider|StageOut[128]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\);

-- Location: LCCOMB_X14_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[127]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\);

-- Location: LCCOMB_X22_Y18_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[127]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[114]~244_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~12_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\);

-- Location: LCCOMB_X14_Y18_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[126]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~12_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~12_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\);

-- Location: LCCOMB_X22_Y18_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[126]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[113]~245_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\);

-- Location: LCCOMB_X16_Y18_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[125]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\);

-- Location: LCCOMB_X16_Y19_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[125]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[112]~246_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\);

-- Location: LCCOMB_X14_Y18_N14
\C1|Mod3|auto_generated|divider|divider|StageOut[124]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\);

-- Location: LCCOMB_X16_Y17_N6
\C1|Mod3|auto_generated|divider|divider|StageOut[124]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[111]~247_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\);

-- Location: LCCOMB_X16_Y18_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[123]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\);

-- Location: LCCOMB_X16_Y18_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[123]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_10~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~4_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[110]~248_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\);

-- Location: LCCOMB_X16_Y18_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[122]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\);

-- Location: LCCOMB_X16_Y18_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[122]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod3|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[109]~249_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\);

-- Location: LCCOMB_X14_Y18_N8
\C1|Mod3|auto_generated|divider|divider|StageOut[121]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\);

-- Location: LCCOMB_X16_Y19_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[121]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_10~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\);

-- Location: LCCOMB_X14_Y18_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[120]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\);

-- Location: LCCOMB_X16_Y20_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[120]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & (\C1|HPOS\(1) $ (((\C1|HPOS\(0) & !\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|HPOS\(0),
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Add0~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\);

-- Location: LCCOMB_X15_Y18_N6
\C1|Mod3|auto_generated|divider|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~0_combout\ = \C1|HPOS\(0) $ (VCC)
-- \C1|Mod3|auto_generated|divider|divider|op_2~1\ = CARRY(\C1|HPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(0),
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X15_Y18_N8
\C1|Mod3|auto_generated|divider|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~2_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_2~1\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_2~1\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_2~1\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~3\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[120]~209_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~1\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X15_Y18_N10
\C1|Mod3|auto_generated|divider|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~4_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~3\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|divider|op_2~3\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\)))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|op_2~3\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~3\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X15_Y18_N12
\C1|Mod3|auto_generated|divider|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~6_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_2~5\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_2~5\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_2~5\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~7\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[122]~207_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~5\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~7\);

-- Location: LCCOMB_X15_Y18_N14
\C1|Mod3|auto_generated|divider|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~8_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~7\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\))))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_2~7\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~9\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[123]~206_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~7\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~9\);

-- Location: LCCOMB_X15_Y18_N16
\C1|Mod3|auto_generated|divider|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~10_combout\ = (\C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\ & (((!\C1|Mod3|auto_generated|divider|divider|op_2~9\)))) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\ 
-- & ((\C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\ & (!\C1|Mod3|auto_generated|divider|divider|op_2~9\)) # (!\C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\ & ((\C1|Mod3|auto_generated|divider|divider|op_2~9\) # 
-- (GND)))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~11\ = CARRY(((!\C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\)) # (!\C1|Mod3|auto_generated|divider|divider|op_2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[124]~205_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~9\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~11\);

-- Location: LCCOMB_X15_Y18_N18
\C1|Mod3|auto_generated|divider|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~12_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~11\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_2~11\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~13\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[125]~204_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~11\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~13\);

-- Location: LCCOMB_X15_Y18_N20
\C1|Mod3|auto_generated|divider|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~14_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~13\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\)))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_2~13\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_2~15\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[126]~203_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~13\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~14_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~15\);

-- Location: LCCOMB_X15_Y18_N22
\C1|Mod3|auto_generated|divider|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~16_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~15\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_2~15\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~17\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[127]~202_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~15\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~16_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~17\);

-- Location: LCCOMB_X15_Y18_N24
\C1|Mod3|auto_generated|divider|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~18_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~17\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\)))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_2~17\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_2~19\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[128]~201_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~17\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~18_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~19\);

-- Location: LCCOMB_X15_Y18_N26
\C1|Mod3|auto_generated|divider|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~20_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~19\ & ((((\C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- (\C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\))))) # (!\C1|Mod3|auto_generated|divider|divider|op_2~19\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\) # (GND))))
-- \C1|Mod3|auto_generated|divider|divider|op_2~21\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\) # (!\C1|Mod3|auto_generated|divider|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[129]~200_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~19\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~20_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~21\);

-- Location: LCCOMB_X15_Y18_N28
\C1|Mod3|auto_generated|divider|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~22_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~21\ & (((\C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\) # (\C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\)))) 
-- # (!\C1|Mod3|auto_generated|divider|divider|op_2~21\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\)))
-- \C1|Mod3|auto_generated|divider|divider|op_2~23\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[130]~199_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~21\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~22_combout\,
	cout => \C1|Mod3|auto_generated|divider|divider|op_2~23\);

-- Location: LCCOMB_X15_Y18_N30
\C1|Mod3|auto_generated|divider|divider|op_2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ = \C1|Mod3|auto_generated|divider|divider|op_2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod3|auto_generated|divider|divider|op_2~23\,
	combout => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\);

-- Location: LCCOMB_X20_Y18_N18
\C1|Mod3|auto_generated|divider|divider|StageOut[141]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\);

-- Location: LCCOMB_X15_Y18_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[141]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod3|auto_generated|divider|divider|op_2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\);

-- Location: LCCOMB_X16_Y19_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[140]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~16_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\);

-- Location: LCCOMB_X22_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[140]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_1~14_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~14_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[127]~253_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\);

-- Location: LCCOMB_X14_Y19_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[139]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~12_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[126]~254_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\);

-- Location: LCCOMB_X14_Y19_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[139]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod3|auto_generated|divider|divider|op_2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\);

-- Location: LCCOMB_X15_Y19_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[138]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod3|auto_generated|divider|divider|op_2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\);

-- Location: LCCOMB_X16_Y19_N14
\C1|Mod3|auto_generated|divider|divider|StageOut[138]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[125]~255_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\);

-- Location: LCCOMB_X16_Y17_N16
\C1|Mod3|auto_generated|divider|divider|StageOut[137]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~8_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[124]~256_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\);

-- Location: LCCOMB_X16_Y17_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[137]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~10_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~10_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\);

-- Location: LCCOMB_X16_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[136]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_1~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~6_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[123]~257_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\);

-- Location: LCCOMB_X15_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[136]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~8_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\);

-- Location: LCCOMB_X16_Y18_N10
\C1|Mod3|auto_generated|divider|divider|StageOut[135]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_1~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~4_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[122]~258_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\);

-- Location: LCCOMB_X15_Y19_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[135]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~6_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~6_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\);

-- Location: LCCOMB_X16_Y19_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[134]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[121]~277_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\);

-- Location: LCCOMB_X16_Y19_N18
\C1|Mod3|auto_generated|divider|divider|StageOut[134]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~4_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\);

-- Location: LCCOMB_X16_Y20_N12
\C1|Mod3|auto_generated|divider|divider|StageOut[133]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_1~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[120]~259_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~0_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\);

-- Location: LCCOMB_X16_Y20_N2
\C1|Mod3|auto_generated|divider|divider|StageOut[133]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~2_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~2_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\);

-- Location: LCCOMB_X16_Y20_N30
\C1|Mod3|auto_generated|divider|divider|StageOut[132]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~0_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~0_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\);

-- Location: LCCOMB_X16_Y20_N20
\C1|Mod3|auto_generated|divider|divider|StageOut[132]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\ = (\C1|HPOS\(0) & \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|HPOS\(0),
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\);

-- Location: LCCOMB_X15_Y19_N2
\C1|Mod3|auto_generated|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~0_combout\ = (((!\C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\)))
-- \C1|Mod3|auto_generated|divider|op_2~1\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\,
	datad => VCC,
	combout => \C1|Mod3|auto_generated|divider|op_2~0_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X15_Y19_N4
\C1|Mod3|auto_generated|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~2_combout\ = (\C1|Mod3|auto_generated|divider|op_2~1\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~1\ & (((!\C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\)) # (GND)))
-- \C1|Mod3|auto_generated|divider|op_2~3\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\) # (!\C1|Mod3|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~1\,
	combout => \C1|Mod3|auto_generated|divider|op_2~2_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X15_Y19_N6
\C1|Mod3|auto_generated|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~4_combout\ = (\C1|Mod3|auto_generated|divider|op_2~3\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\ & VCC))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~3\ & ((((!\C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\)))))
-- \C1|Mod3|auto_generated|divider|op_2~5\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\ & !\C1|Mod3|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~3\,
	combout => \C1|Mod3|auto_generated|divider|op_2~4_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X15_Y19_N8
\C1|Mod3|auto_generated|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~6_combout\ = (\C1|Mod3|auto_generated|divider|op_2~5\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~5\ & (((!\C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\)) # (GND)))
-- \C1|Mod3|auto_generated|divider|op_2~7\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\) # (!\C1|Mod3|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~5\,
	combout => \C1|Mod3|auto_generated|divider|op_2~6_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X15_Y19_N10
\C1|Mod3|auto_generated|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~8_combout\ = (\C1|Mod3|auto_generated|divider|op_2~7\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\ & VCC))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~7\ & ((((!\C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\)))))
-- \C1|Mod3|auto_generated|divider|op_2~9\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\ & !\C1|Mod3|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~7\,
	combout => \C1|Mod3|auto_generated|divider|op_2~8_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X15_Y19_N12
\C1|Mod3|auto_generated|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~10_combout\ = (\C1|Mod3|auto_generated|divider|op_2~9\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~9\ & (((!\C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\)) # (GND)))
-- \C1|Mod3|auto_generated|divider|op_2~11\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\) # (!\C1|Mod3|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~9\,
	combout => \C1|Mod3|auto_generated|divider|op_2~10_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X15_Y19_N14
\C1|Mod3|auto_generated|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~12_combout\ = (\C1|Mod3|auto_generated|divider|op_2~11\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\ & VCC))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~11\ & ((((!\C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\)))))
-- \C1|Mod3|auto_generated|divider|op_2~13\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\ & !\C1|Mod3|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~11\,
	combout => \C1|Mod3|auto_generated|divider|op_2~12_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X15_Y19_N16
\C1|Mod3|auto_generated|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~14_combout\ = (\C1|Mod3|auto_generated|divider|op_2~13\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~13\ & (((!\C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\)) # (GND)))
-- \C1|Mod3|auto_generated|divider|op_2~15\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\) # (!\C1|Mod3|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~13\,
	combout => \C1|Mod3|auto_generated|divider|op_2~14_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X15_Y19_N18
\C1|Mod3|auto_generated|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~16_combout\ = (\C1|Mod3|auto_generated|divider|op_2~15\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\ & VCC))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~15\ & ((((!\C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\)))))
-- \C1|Mod3|auto_generated|divider|op_2~17\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\ & !\C1|Mod3|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~15\,
	combout => \C1|Mod3|auto_generated|divider|op_2~16_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X15_Y19_N20
\C1|Mod3|auto_generated|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~18_combout\ = (\C1|Mod3|auto_generated|divider|op_2~17\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\)))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~17\ & (((!\C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\)) # (GND)))
-- \C1|Mod3|auto_generated|divider|op_2~19\ = CARRY((\C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\) # (!\C1|Mod3|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~17\,
	combout => \C1|Mod3|auto_generated|divider|op_2~18_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X16_Y19_N10
\C1|Mod3|auto_generated|divider|remainder[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[9]~9_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[141]~268_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[141]~220_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[9]~9_combout\);

-- Location: LCCOMB_X16_Y20_N18
\C1|Mod3|auto_generated|divider|remainder[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[8]~8_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[140]~267_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~16_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[8]~8_combout\);

-- Location: LCCOMB_X14_Y19_N22
\C1|Mod3|auto_generated|divider|remainder[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[7]~7_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[139]~266_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[139]~218_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~14_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[7]~7_combout\);

-- Location: LCCOMB_X16_Y19_N22
\C1|Mod3|auto_generated|divider|remainder[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[6]~6_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[138]~217_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[138]~265_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~12_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[6]~6_combout\);

-- Location: LCCOMB_X16_Y17_N12
\C1|Mod3|auto_generated|divider|remainder[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[5]~5_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[137]~264_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[137]~216_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~10_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[5]~5_combout\);

-- Location: LCCOMB_X16_Y17_N20
\C1|drawProcess~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~12_combout\ = \C1|HPOS\(0) $ (\C1|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(0),
	datad => \C1|Add0~16_combout\,
	combout => \C1|drawProcess~12_combout\);

-- Location: LCCOMB_X17_Y16_N0
\C1|Add12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~0_combout\ = (\C1|drawProcess~12_combout\ & (!\C1|Add0~16_combout\ & VCC)) # (!\C1|drawProcess~12_combout\ & (\C1|Add0~16_combout\ $ (GND)))
-- \C1|Add12~1\ = CARRY((!\C1|drawProcess~12_combout\ & !\C1|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~12_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	combout => \C1|Add12~0_combout\,
	cout => \C1|Add12~1\);

-- Location: LCCOMB_X17_Y16_N2
\C1|Add12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~2_combout\ = (\C1|Add12~1\ & (\C1|HPOS\(1) $ ((\C1|Add0~16_combout\)))) # (!\C1|Add12~1\ & ((\C1|HPOS\(1) $ (!\C1|Add0~16_combout\)) # (GND)))
-- \C1|Add12~3\ = CARRY((\C1|HPOS\(1) $ (\C1|Add0~16_combout\)) # (!\C1|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~1\,
	combout => \C1|Add12~2_combout\,
	cout => \C1|Add12~3\);

-- Location: LCCOMB_X17_Y16_N4
\C1|Add12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~4_combout\ = (\C1|Add12~3\ & ((\C1|HPOS\(2) $ (!\C1|Add0~16_combout\)))) # (!\C1|Add12~3\ & (\C1|HPOS\(2) $ (\C1|Add0~16_combout\ $ (GND))))
-- \C1|Add12~5\ = CARRY((!\C1|Add12~3\ & (\C1|HPOS\(2) $ (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(2),
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~3\,
	combout => \C1|Add12~4_combout\,
	cout => \C1|Add12~5\);

-- Location: LCCOMB_X17_Y16_N6
\C1|Add12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~6_combout\ = (\C1|Add12~5\ & (\C1|Add0~0_combout\ $ ((\C1|Add0~16_combout\)))) # (!\C1|Add12~5\ & ((\C1|Add0~0_combout\ $ (!\C1|Add0~16_combout\)) # (GND)))
-- \C1|Add12~7\ = CARRY((\C1|Add0~0_combout\ $ (\C1|Add0~16_combout\)) # (!\C1|Add12~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~0_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~5\,
	combout => \C1|Add12~6_combout\,
	cout => \C1|Add12~7\);

-- Location: LCCOMB_X17_Y16_N8
\C1|Add12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~8_combout\ = (\C1|Add12~7\ & ((\C1|Add0~2_combout\ $ (!\C1|Add0~16_combout\)))) # (!\C1|Add12~7\ & (\C1|Add0~2_combout\ $ (\C1|Add0~16_combout\ $ (GND))))
-- \C1|Add12~9\ = CARRY((!\C1|Add12~7\ & (\C1|Add0~2_combout\ $ (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~2_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~7\,
	combout => \C1|Add12~8_combout\,
	cout => \C1|Add12~9\);

-- Location: LCCOMB_X17_Y16_N10
\C1|Add12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~10_combout\ = (\C1|Add12~9\ & (\C1|Add0~4_combout\ $ ((\C1|Add0~16_combout\)))) # (!\C1|Add12~9\ & ((\C1|Add0~4_combout\ $ (!\C1|Add0~16_combout\)) # (GND)))
-- \C1|Add12~11\ = CARRY((\C1|Add0~4_combout\ $ (\C1|Add0~16_combout\)) # (!\C1|Add12~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~4_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~9\,
	combout => \C1|Add12~10_combout\,
	cout => \C1|Add12~11\);

-- Location: LCCOMB_X17_Y16_N12
\C1|Add12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~12_combout\ = (\C1|Add12~11\ & ((\C1|Add0~6_combout\ $ (!\C1|Add0~16_combout\)))) # (!\C1|Add12~11\ & (\C1|Add0~6_combout\ $ (\C1|Add0~16_combout\ $ (GND))))
-- \C1|Add12~13\ = CARRY((!\C1|Add12~11\ & (\C1|Add0~6_combout\ $ (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~6_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~11\,
	combout => \C1|Add12~12_combout\,
	cout => \C1|Add12~13\);

-- Location: LCCOMB_X17_Y16_N14
\C1|Add12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~14_combout\ = (\C1|Add12~13\ & (\C1|Add0~8_combout\ $ ((\C1|Add0~16_combout\)))) # (!\C1|Add12~13\ & ((\C1|Add0~8_combout\ $ (!\C1|Add0~16_combout\)) # (GND)))
-- \C1|Add12~15\ = CARRY((\C1|Add0~8_combout\ $ (\C1|Add0~16_combout\)) # (!\C1|Add12~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~8_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~13\,
	combout => \C1|Add12~14_combout\,
	cout => \C1|Add12~15\);

-- Location: LCCOMB_X17_Y16_N16
\C1|Add12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~16_combout\ = (\C1|Add12~15\ & ((\C1|Add0~10_combout\ $ (!\C1|Add0~16_combout\)))) # (!\C1|Add12~15\ & (\C1|Add0~10_combout\ $ (\C1|Add0~16_combout\ $ (GND))))
-- \C1|Add12~17\ = CARRY((!\C1|Add12~15\ & (\C1|Add0~10_combout\ $ (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~10_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~15\,
	combout => \C1|Add12~16_combout\,
	cout => \C1|Add12~17\);

-- Location: LCCOMB_X17_Y16_N18
\C1|Add12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~18_combout\ = (\C1|Add12~17\ & (\C1|Add0~12_combout\ $ ((\C1|Add0~16_combout\)))) # (!\C1|Add12~17\ & ((\C1|Add0~12_combout\ $ (!\C1|Add0~16_combout\)) # (GND)))
-- \C1|Add12~19\ = CARRY((\C1|Add0~12_combout\ $ (\C1|Add0~16_combout\)) # (!\C1|Add12~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~12_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~17\,
	combout => \C1|Add12~18_combout\,
	cout => \C1|Add12~19\);

-- Location: LCCOMB_X17_Y16_N20
\C1|Add12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~20_combout\ = (\C1|Add12~19\ & ((\C1|Add0~14_combout\ $ (!\C1|Add0~16_combout\)))) # (!\C1|Add12~19\ & (\C1|Add0~14_combout\ $ (\C1|Add0~16_combout\ $ (GND))))
-- \C1|Add12~21\ = CARRY((!\C1|Add12~19\ & (\C1|Add0~14_combout\ $ (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~14_combout\,
	datab => \C1|Add0~16_combout\,
	datad => VCC,
	cin => \C1|Add12~19\,
	combout => \C1|Add12~20_combout\,
	cout => \C1|Add12~21\);

-- Location: LCCOMB_X16_Y16_N14
\C1|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal6~0_combout\ = (!\C1|Add12~20_combout\ & (!\C1|Add12~18_combout\ & (!\C1|Add12~14_combout\ & !\C1|Add12~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add12~20_combout\,
	datab => \C1|Add12~18_combout\,
	datac => \C1|Add12~14_combout\,
	datad => \C1|Add12~16_combout\,
	combout => \C1|Equal6~0_combout\);

-- Location: LCCOMB_X17_Y16_N24
\C1|Equal15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal15~0_combout\ = (\C1|Add12~6_combout\ & (\C1|Add12~0_combout\ & (\C1|Add12~4_combout\ & \C1|Add12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add12~6_combout\,
	datab => \C1|Add12~0_combout\,
	datac => \C1|Add12~4_combout\,
	datad => \C1|Add12~2_combout\,
	combout => \C1|Equal15~0_combout\);

-- Location: LCCOMB_X17_Y16_N30
\C1|Equal15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal15~1_combout\ = (!\C1|Add12~12_combout\ & (\C1|Equal15~0_combout\ & (!\C1|Add12~8_combout\ & \C1|Add12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add12~12_combout\,
	datab => \C1|Equal15~0_combout\,
	datac => \C1|Add12~8_combout\,
	datad => \C1|Add12~10_combout\,
	combout => \C1|Equal15~1_combout\);

-- Location: LCCOMB_X17_Y16_N22
\C1|Add12~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add12~22_combout\ = \C1|Add12~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Add12~21\,
	combout => \C1|Add12~22_combout\);

-- Location: LCCOMB_X16_Y16_N20
\C1|drawProcess~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~13_combout\ = (\C1|Add0~16_combout\) # ((\C1|Equal6~0_combout\ & (\C1|Equal15~1_combout\ & !\C1|Add12~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Equal6~0_combout\,
	datac => \C1|Equal15~1_combout\,
	datad => \C1|Add12~22_combout\,
	combout => \C1|drawProcess~13_combout\);

-- Location: LCCOMB_X16_Y20_N28
\C1|Mod3|auto_generated|divider|remainder[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[4]~4_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[136]~215_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|op_2~8_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[136]~263_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[4]~4_combout\);

-- Location: LCCOMB_X16_Y20_N14
\C1|Mod3|auto_generated|divider|remainder[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[3]~3_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[135]~262_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[135]~214_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~6_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[3]~3_combout\);

-- Location: LCCOMB_X16_Y19_N0
\C1|Mod3|auto_generated|divider|remainder[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[2]~2_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[134]~261_combout\,
	datac => \C1|Mod3|auto_generated|divider|op_2~4_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[134]~213_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X16_Y20_N16
\C1|Mod3|auto_generated|divider|remainder[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[1]~1_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[133]~260_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[133]~212_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~2_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[1]~1_combout\);

-- Location: LCCOMB_X16_Y20_N0
\C1|Mod3|auto_generated|divider|remainder[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[0]~0_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[132]~211_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[132]~210_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~0_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X17_Y20_N0
\C1|Add13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~0_combout\ = (\C1|Mod3|auto_generated|divider|remainder[0]~0_combout\ & (\C1|drawProcess~13_combout\ $ (GND))) # (!\C1|Mod3|auto_generated|divider|remainder[0]~0_combout\ & (!\C1|drawProcess~13_combout\ & VCC))
-- \C1|Add13~1\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[0]~0_combout\ & !\C1|drawProcess~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[0]~0_combout\,
	datab => \C1|drawProcess~13_combout\,
	datad => VCC,
	combout => \C1|Add13~0_combout\,
	cout => \C1|Add13~1\);

-- Location: LCCOMB_X17_Y20_N2
\C1|Add13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~2_combout\ = (\C1|Mod3|auto_generated|divider|remainder[1]~1_combout\ & ((\C1|drawProcess~13_combout\ & (!\C1|Add13~1\)) # (!\C1|drawProcess~13_combout\ & (\C1|Add13~1\ & VCC)))) # (!\C1|Mod3|auto_generated|divider|remainder[1]~1_combout\ & 
-- ((\C1|drawProcess~13_combout\ & ((\C1|Add13~1\) # (GND))) # (!\C1|drawProcess~13_combout\ & (!\C1|Add13~1\))))
-- \C1|Add13~3\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[1]~1_combout\ & (\C1|drawProcess~13_combout\ & !\C1|Add13~1\)) # (!\C1|Mod3|auto_generated|divider|remainder[1]~1_combout\ & ((\C1|drawProcess~13_combout\) # (!\C1|Add13~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[1]~1_combout\,
	datab => \C1|drawProcess~13_combout\,
	datad => VCC,
	cin => \C1|Add13~1\,
	combout => \C1|Add13~2_combout\,
	cout => \C1|Add13~3\);

-- Location: LCCOMB_X17_Y20_N4
\C1|Add13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~4_combout\ = ((\C1|Mod3|auto_generated|divider|remainder[2]~2_combout\ $ (\C1|drawProcess~13_combout\ $ (\C1|Add13~3\)))) # (GND)
-- \C1|Add13~5\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[2]~2_combout\ & ((!\C1|Add13~3\) # (!\C1|drawProcess~13_combout\))) # (!\C1|Mod3|auto_generated|divider|remainder[2]~2_combout\ & (!\C1|drawProcess~13_combout\ & !\C1|Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[2]~2_combout\,
	datab => \C1|drawProcess~13_combout\,
	datad => VCC,
	cin => \C1|Add13~3\,
	combout => \C1|Add13~4_combout\,
	cout => \C1|Add13~5\);

-- Location: LCCOMB_X17_Y20_N6
\C1|Add13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~6_combout\ = (\C1|Mod3|auto_generated|divider|remainder[3]~3_combout\ & ((\C1|drawProcess~13_combout\ & (!\C1|Add13~5\)) # (!\C1|drawProcess~13_combout\ & (\C1|Add13~5\ & VCC)))) # (!\C1|Mod3|auto_generated|divider|remainder[3]~3_combout\ & 
-- ((\C1|drawProcess~13_combout\ & ((\C1|Add13~5\) # (GND))) # (!\C1|drawProcess~13_combout\ & (!\C1|Add13~5\))))
-- \C1|Add13~7\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[3]~3_combout\ & (\C1|drawProcess~13_combout\ & !\C1|Add13~5\)) # (!\C1|Mod3|auto_generated|divider|remainder[3]~3_combout\ & ((\C1|drawProcess~13_combout\) # (!\C1|Add13~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[3]~3_combout\,
	datab => \C1|drawProcess~13_combout\,
	datad => VCC,
	cin => \C1|Add13~5\,
	combout => \C1|Add13~6_combout\,
	cout => \C1|Add13~7\);

-- Location: LCCOMB_X17_Y20_N8
\C1|Add13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~8_combout\ = (\C1|Mod3|auto_generated|divider|remainder[4]~4_combout\ & (\C1|Add13~7\ $ (GND))) # (!\C1|Mod3|auto_generated|divider|remainder[4]~4_combout\ & (!\C1|Add13~7\ & VCC))
-- \C1|Add13~9\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[4]~4_combout\ & !\C1|Add13~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|remainder[4]~4_combout\,
	datad => VCC,
	cin => \C1|Add13~7\,
	combout => \C1|Add13~8_combout\,
	cout => \C1|Add13~9\);

-- Location: LCCOMB_X17_Y20_N10
\C1|Add13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~10_combout\ = (\C1|Mod3|auto_generated|divider|remainder[5]~5_combout\ & ((\C1|drawProcess~13_combout\ & (!\C1|Add13~9\)) # (!\C1|drawProcess~13_combout\ & (\C1|Add13~9\ & VCC)))) # (!\C1|Mod3|auto_generated|divider|remainder[5]~5_combout\ & 
-- ((\C1|drawProcess~13_combout\ & ((\C1|Add13~9\) # (GND))) # (!\C1|drawProcess~13_combout\ & (!\C1|Add13~9\))))
-- \C1|Add13~11\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[5]~5_combout\ & (\C1|drawProcess~13_combout\ & !\C1|Add13~9\)) # (!\C1|Mod3|auto_generated|divider|remainder[5]~5_combout\ & ((\C1|drawProcess~13_combout\) # (!\C1|Add13~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[5]~5_combout\,
	datab => \C1|drawProcess~13_combout\,
	datad => VCC,
	cin => \C1|Add13~9\,
	combout => \C1|Add13~10_combout\,
	cout => \C1|Add13~11\);

-- Location: LCCOMB_X17_Y20_N12
\C1|Add13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~12_combout\ = (\C1|Mod3|auto_generated|divider|remainder[6]~6_combout\ & (\C1|Add13~11\ $ (GND))) # (!\C1|Mod3|auto_generated|divider|remainder[6]~6_combout\ & (!\C1|Add13~11\ & VCC))
-- \C1|Add13~13\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[6]~6_combout\ & !\C1|Add13~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[6]~6_combout\,
	datad => VCC,
	cin => \C1|Add13~11\,
	combout => \C1|Add13~12_combout\,
	cout => \C1|Add13~13\);

-- Location: LCCOMB_X17_Y20_N14
\C1|Add13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~14_combout\ = (\C1|Mod3|auto_generated|divider|remainder[7]~7_combout\ & (!\C1|Add13~13\)) # (!\C1|Mod3|auto_generated|divider|remainder[7]~7_combout\ & ((\C1|Add13~13\) # (GND)))
-- \C1|Add13~15\ = CARRY((!\C1|Add13~13\) # (!\C1|Mod3|auto_generated|divider|remainder[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|remainder[7]~7_combout\,
	datad => VCC,
	cin => \C1|Add13~13\,
	combout => \C1|Add13~14_combout\,
	cout => \C1|Add13~15\);

-- Location: LCCOMB_X17_Y20_N16
\C1|Add13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~16_combout\ = (\C1|Mod3|auto_generated|divider|remainder[8]~8_combout\ & (\C1|Add13~15\ $ (GND))) # (!\C1|Mod3|auto_generated|divider|remainder[8]~8_combout\ & (!\C1|Add13~15\ & VCC))
-- \C1|Add13~17\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[8]~8_combout\ & !\C1|Add13~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|remainder[8]~8_combout\,
	datad => VCC,
	cin => \C1|Add13~15\,
	combout => \C1|Add13~16_combout\,
	cout => \C1|Add13~17\);

-- Location: LCCOMB_X17_Y20_N18
\C1|Add13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~18_combout\ = (\C1|Mod3|auto_generated|divider|remainder[9]~9_combout\ & (!\C1|Add13~17\)) # (!\C1|Mod3|auto_generated|divider|remainder[9]~9_combout\ & ((\C1|Add13~17\) # (GND)))
-- \C1|Add13~19\ = CARRY((!\C1|Add13~17\) # (!\C1|Mod3|auto_generated|divider|remainder[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod3|auto_generated|divider|remainder[9]~9_combout\,
	datad => VCC,
	cin => \C1|Add13~17\,
	combout => \C1|Add13~18_combout\,
	cout => \C1|Add13~19\);

-- Location: LCCOMB_X15_Y18_N4
\C1|Mod3|auto_generated|divider|divider|StageOut[142]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~20_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~20_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\);

-- Location: LCCOMB_X20_Y18_N0
\C1|Mod3|auto_generated|divider|divider|StageOut[142]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- ((!\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_1~18_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\);

-- Location: LCCOMB_X15_Y19_N22
\C1|Mod3|auto_generated|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~20_combout\ = (\C1|Mod3|auto_generated|divider|op_2~19\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\ & VCC))) # 
-- (!\C1|Mod3|auto_generated|divider|op_2~19\ & ((((!\C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\)))))
-- \C1|Mod3|auto_generated|divider|op_2~21\ = CARRY((!\C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\ & (!\C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\ & !\C1|Mod3|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\,
	datad => VCC,
	cin => \C1|Mod3|auto_generated|divider|op_2~19\,
	combout => \C1|Mod3|auto_generated|divider|op_2~20_combout\,
	cout => \C1|Mod3|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X16_Y20_N8
\C1|Mod3|auto_generated|divider|remainder[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[10]~10_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[142]~221_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[142]~269_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~20_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[10]~10_combout\);

-- Location: LCCOMB_X17_Y20_N20
\C1|Add13~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~20_combout\ = (\C1|Mod3|auto_generated|divider|remainder[10]~10_combout\ & (\C1|Add13~19\ $ (GND))) # (!\C1|Mod3|auto_generated|divider|remainder[10]~10_combout\ & (!\C1|Add13~19\ & VCC))
-- \C1|Add13~21\ = CARRY((\C1|Mod3|auto_generated|divider|remainder[10]~10_combout\ & !\C1|Add13~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[10]~10_combout\,
	datad => VCC,
	cin => \C1|Add13~19\,
	combout => \C1|Add13~20_combout\,
	cout => \C1|Add13~21\);

-- Location: LCCOMB_X17_Y20_N28
\C1|drawProcess~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~19_combout\ = (!\C1|Add13~18_combout\ & (!\C1|Add13~16_combout\ & (!\C1|Add13~14_combout\ & !\C1|Add13~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add13~18_combout\,
	datab => \C1|Add13~16_combout\,
	datac => \C1|Add13~14_combout\,
	datad => \C1|Add13~20_combout\,
	combout => \C1|drawProcess~19_combout\);

-- Location: LCCOMB_X17_Y20_N30
\C1|drawProcess~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~18_combout\ = (!\C1|Add13~10_combout\ & (!\C1|Add13~6_combout\ & (!\C1|Add13~8_combout\ & !\C1|Add13~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add13~10_combout\,
	datab => \C1|Add13~6_combout\,
	datac => \C1|Add13~8_combout\,
	datad => \C1|Add13~12_combout\,
	combout => \C1|drawProcess~18_combout\);

-- Location: LCCOMB_X32_Y17_N22
\C1|Mod2|auto_generated|divider|my_abs_num|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\ = \C1|Add1~10_combout\ $ (\C1|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~10_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X32_Y17_N28
\C1|Mod2|auto_generated|divider|my_abs_num|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\ = \C1|Add1~12_combout\ $ (\C1|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Add1~12_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X31_Y17_N0
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ = (!\C1|Add1~8_combout\ & (!\C1|Add1~6_combout\ & (\C1|Equal0~2_combout\ & !\C1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~8_combout\,
	datab => \C1|Add1~6_combout\,
	datac => \C1|Equal0~2_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\);

-- Location: LCCOMB_X31_Y17_N28
\C1|Mod2|auto_generated|divider|my_abs_num|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\ = \C1|Add1~14_combout\ $ (\C1|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add1~14_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X32_Y17_N26
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\ & (!\C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\ & (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ & 
-- !\C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\,
	datad => \C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\);

-- Location: LCCOMB_X32_Y17_N16
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\ & ((\C1|Add1~16_combout\ & (\C1|Add1~20_combout\ & \C1|Add1~18_combout\)) # (!\C1|Add1~16_combout\ & (!\C1|Add1~20_combout\ & 
-- !\C1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~16_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\,
	datad => \C1|Add1~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\);

-- Location: LCCOMB_X32_Y17_N30
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\ = \C1|Add1~18_combout\ $ (((\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\ & (!\C1|Add1~16_combout\)) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\ & 
-- ((\C1|Add1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~16_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\,
	datad => \C1|Add1~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\);

-- Location: LCCOMB_X32_Y17_N20
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\ = \C1|Add1~16_combout\ $ (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\ $ (\C1|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add1~16_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\);

-- Location: LCCOMB_X32_Y17_N18
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\ $ (((!\C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\ & (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ & 
-- !\C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|_~2_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\,
	datad => \C1|Mod2|auto_generated|divider|my_abs_num|_~1_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\);

-- Location: LCCOMB_X30_Y18_N12
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\ = \C1|Add1~12_combout\ $ (((\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ & ((!\C1|Add1~10_combout\))) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ & 
-- (\C1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Add1~12_combout\,
	datad => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\);

-- Location: LCCOMB_X32_Y17_N24
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32_combout\ = \C1|Add1~10_combout\ $ (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ $ (\C1|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~10_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32_combout\);

-- Location: LCCOMB_X32_Y17_N0
\C1|Mod2|auto_generated|divider|divider|op_6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~0_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32_combout\ $ (GND)
-- \C1|Mod2|auto_generated|divider|divider|op_6~1\ = CARRY(!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[6]~32_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X32_Y17_N2
\C1|Mod2|auto_generated|divider|divider|op_6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~2_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_6~1\)) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\ & 
-- (\C1|Mod2|auto_generated|divider|divider|op_6~1\ & VCC))
-- \C1|Mod2|auto_generated|divider|divider|op_6~3\ = CARRY((\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_6~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X32_Y17_N4
\C1|Mod2|auto_generated|divider|divider|op_6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~4_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_6~3\ & VCC)) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\ & 
-- (\C1|Mod2|auto_generated|divider|divider|op_6~3\ $ (GND)))
-- \C1|Mod2|auto_generated|divider|divider|op_6~5\ = CARRY((!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_6~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X32_Y17_N6
\C1|Mod2|auto_generated|divider|divider|op_6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~6_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~5\) # (GND))) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\ & 
-- (!\C1|Mod2|auto_generated|divider|divider|op_6~5\))
-- \C1|Mod2|auto_generated|divider|divider|op_6~7\ = CARRY((\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[9]~29_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_6~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_6~7\);

-- Location: LCCOMB_X32_Y17_N8
\C1|Mod2|auto_generated|divider|divider|op_6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~8_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\ & (\C1|Mod2|auto_generated|divider|divider|op_6~7\ $ (GND))) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\ & 
-- ((GND) # (!\C1|Mod2|auto_generated|divider|divider|op_6~7\)))
-- \C1|Mod2|auto_generated|divider|divider|op_6~9\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_6~7\) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_6~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_6~9\);

-- Location: LCCOMB_X32_Y17_N10
\C1|Mod2|auto_generated|divider|divider|op_6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~10_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_6~9\)) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|op_6~9\) # (GND)))
-- \C1|Mod2|auto_generated|divider|divider|op_6~11\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_6~9\) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_6~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_6~11\);

-- Location: LCCOMB_X32_Y17_N12
\C1|Mod2|auto_generated|divider|divider|op_6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ = \C1|Mod2|auto_generated|divider|divider|op_6~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_6~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\);

-- Location: LCCOMB_X32_Y18_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[65]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~10_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\);

-- Location: LCCOMB_X32_Y18_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[65]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\ = (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\ & \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\);

-- Location: LCCOMB_X32_Y18_N22
\C1|Mod2|auto_generated|divider|divider|StageOut[64]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\);

-- Location: LCCOMB_X32_Y18_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[64]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\ & \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\);

-- Location: LCCOMB_X32_Y18_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[63]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_6~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\);

-- Location: LCCOMB_X32_Y18_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[63]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & (\C1|Add1~16_combout\ $ (\C1|Add1~20_combout\ $ (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~16_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~26_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\);

-- Location: LCCOMB_X32_Y17_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[62]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\ & \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\);

-- Location: LCCOMB_X33_Y18_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[62]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_6~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\);

-- Location: LCCOMB_X30_Y18_N18
\C1|Mod2|auto_generated|divider|divider|StageOut[61]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\ & \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\);

-- Location: LCCOMB_X33_Y18_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[61]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\);

-- Location: LCCOMB_X33_Y19_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[60]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & \C1|Mod2|auto_generated|divider|divider|op_6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_6~0_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\);

-- Location: LCCOMB_X31_Y20_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[60]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & (\C1|Add1~20_combout\ $ (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\ $ (!\C1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~25_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datad => \C1|Add1~10_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\);

-- Location: LCCOMB_X27_Y19_N26
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~13_combout\ = (!\C1|VPOS\(0) & (!\C1|Add1~0_combout\ & (!\C1|Add1~6_combout\ & !\C1|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(0),
	datab => \C1|Add1~0_combout\,
	datac => \C1|Add1~6_combout\,
	datad => \C1|Add1~2_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~13_combout\);

-- Location: LCCOMB_X28_Y19_N26
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\ = \C1|Add1~8_combout\ $ (((\C1|Add1~20_combout\) # ((!\C1|Add1~4_combout\ & \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~4_combout\,
	datab => \C1|Add1~8_combout\,
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~13_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\);

-- Location: LCCOMB_X32_Y18_N4
\C1|Mod2|auto_generated|divider|divider|op_7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~0_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\ $ (GND)
-- \C1|Mod2|auto_generated|divider|divider|op_7~1\ = CARRY(!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X32_Y18_N6
\C1|Mod2|auto_generated|divider|divider|op_7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~2_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~1\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_7~1\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_7~3\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[60]~161_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X32_Y18_N8
\C1|Mod2|auto_generated|divider|divider|op_7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~4_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~3\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_7~3\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\)))))
-- \C1|Mod2|auto_generated|divider|divider|op_7~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_7~3\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[61]~159_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[61]~160_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X32_Y18_N10
\C1|Mod2|auto_generated|divider|divider|op_7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~6_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_7~5\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_7~5\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_7~5\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_7~7\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[62]~157_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[62]~158_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X32_Y18_N12
\C1|Mod2|auto_generated|divider|divider|op_7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~8_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~7\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\))))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_7~7\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_7~9\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X32_Y18_N14
\C1|Mod2|auto_generated|divider|divider|op_7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~10_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_7~9\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_7~9\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_7~9\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_7~11\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[64]~155_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[64]~154_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~11\);

-- Location: LCCOMB_X32_Y18_N16
\C1|Mod2|auto_generated|divider|divider|op_7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~11\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_7~11\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_7~13\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[65]~153_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[65]~152_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_7~13\);

-- Location: LCCOMB_X32_Y18_N18
\C1|Mod2|auto_generated|divider|divider|op_7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ = !\C1|Mod2|auto_generated|divider|divider|op_7~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_7~13\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\);

-- Location: LCCOMB_X31_Y18_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[78]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\)) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~27_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~10_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\);

-- Location: LCCOMB_X31_Y18_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[78]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\);

-- Location: LCCOMB_X31_Y18_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[77]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & 
-- (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[10]~28_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_6~8_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\);

-- Location: LCCOMB_X31_Y18_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[77]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~10_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\);

-- Location: LCCOMB_X32_Y18_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[76]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & \C1|Mod2|auto_generated|divider|divider|op_6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_6~6_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[63]~223_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\);

-- Location: LCCOMB_X31_Y18_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[76]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\);

-- Location: LCCOMB_X32_Y18_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[75]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\);

-- Location: LCCOMB_X32_Y19_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[75]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\)) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[8]~30_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\);

-- Location: LCCOMB_X30_Y18_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[74]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\)) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[7]~31_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\);

-- Location: LCCOMB_X30_Y18_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[74]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\);

-- Location: LCCOMB_X31_Y20_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[73]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_6~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_6~0_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[60]~224_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_6~12_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\);

-- Location: LCCOMB_X30_Y18_N22
\C1|Mod2|auto_generated|divider|divider|StageOut[73]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\);

-- Location: LCCOMB_X30_Y18_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[72]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_7~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\);

-- Location: LCCOMB_X30_Y18_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[72]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\ & \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\);

-- Location: LCCOMB_X27_Y19_N16
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\ = (!\C1|Add1~2_combout\ & (!\C1|Add1~0_combout\ & (!\C1|VPOS\(0) & !\C1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~2_combout\,
	datab => \C1|Add1~0_combout\,
	datac => \C1|VPOS\(0),
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\);

-- Location: LCCOMB_X27_Y19_N30
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\ = \C1|Add1~6_combout\ $ (((\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\ & ((!\C1|Add1~4_combout\))) # (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\ & 
-- (\C1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~4_combout\,
	datac => \C1|Add1~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\);

-- Location: LCCOMB_X31_Y18_N8
\C1|Mod2|auto_generated|divider|divider|op_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~0_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\ $ (GND)
-- \C1|Mod2|auto_generated|divider|divider|op_8~1\ = CARRY(!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X31_Y18_N10
\C1|Mod2|auto_generated|divider|divider|op_8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~2_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~1\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_8~1\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_8~3\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[72]~169_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[72]~168_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X31_Y18_N12
\C1|Mod2|auto_generated|divider|divider|op_8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~4_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~3\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_8~3\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\)))))
-- \C1|Mod2|auto_generated|divider|divider|op_8~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_8~3\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[73]~167_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X31_Y18_N14
\C1|Mod2|auto_generated|divider|divider|op_8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~6_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_8~5\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_8~5\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_8~5\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_8~7\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[74]~166_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X31_Y18_N16
\C1|Mod2|auto_generated|divider|divider|op_8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~8_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~7\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\))))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_8~7\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_8~9\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[75]~165_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X31_Y18_N18
\C1|Mod2|auto_generated|divider|divider|op_8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~10_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_8~9\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_8~9\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_8~9\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_8~11\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[76]~164_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~11\);

-- Location: LCCOMB_X31_Y18_N20
\C1|Mod2|auto_generated|divider|divider|op_8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~12_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~11\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_8~11\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_8~13\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[77]~163_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~13\);

-- Location: LCCOMB_X31_Y18_N22
\C1|Mod2|auto_generated|divider|divider|op_8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~14_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~13\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_8~13\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_8~15\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[78]~162_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~13\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~14_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_8~15\);

-- Location: LCCOMB_X31_Y18_N24
\C1|Mod2|auto_generated|divider|divider|op_8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ = \C1|Mod2|auto_generated|divider|divider|op_8~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_8~15\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\);

-- Location: LCCOMB_X31_Y19_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[91]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_7~12_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[78]~271_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\);

-- Location: LCCOMB_X31_Y19_N8
\C1|Mod2|auto_generated|divider|divider|StageOut[91]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~14_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~14_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\);

-- Location: LCCOMB_X31_Y19_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[90]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod2|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\);

-- Location: LCCOMB_X31_Y19_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[90]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_7~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~10_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[77]~272_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\);

-- Location: LCCOMB_X32_Y19_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[89]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod2|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[76]~225_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\);

-- Location: LCCOMB_X31_Y18_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[89]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~10_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\);

-- Location: LCCOMB_X32_Y19_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[88]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod2|auto_generated|divider|divider|op_7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_7~6_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[75]~273_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\);

-- Location: LCCOMB_X31_Y18_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[88]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\);

-- Location: LCCOMB_X30_Y18_N8
\C1|Mod2|auto_generated|divider|divider|StageOut[87]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\);

-- Location: LCCOMB_X30_Y18_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[87]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & \C1|Mod2|auto_generated|divider|divider|op_7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[74]~274_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\);

-- Location: LCCOMB_X31_Y20_N16
\C1|Mod2|auto_generated|divider|divider|StageOut[86]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_7~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~2_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[73]~226_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\);

-- Location: LCCOMB_X32_Y19_N16
\C1|Mod2|auto_generated|divider|divider|StageOut[86]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\);

-- Location: LCCOMB_X28_Y19_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[85]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\)) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_7~14_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_7~14_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[5]~38_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_7~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\);

-- Location: LCCOMB_X30_Y18_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[85]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X32_Y19_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[84]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_8~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X27_Y19_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[84]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\ & \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X27_Y19_N28
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36_combout\ = \C1|Add1~20_combout\ $ (\C1|Add1~4_combout\ $ (\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add1~20_combout\,
	datac => \C1|Add1~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36_combout\);

-- Location: LCCOMB_X31_Y19_N12
\C1|Mod2|auto_generated|divider|divider|op_9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~0_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36_combout\ $ (GND)
-- \C1|Mod2|auto_generated|divider|divider|op_9~1\ = CARRY(!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[3]~36_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X31_Y19_N14
\C1|Mod2|auto_generated|divider|divider|op_9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~2_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~1\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_9~1\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_9~3\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X31_Y19_N16
\C1|Mod2|auto_generated|divider|divider|op_9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~4_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~3\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_9~3\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\)))))
-- \C1|Mod2|auto_generated|divider|divider|op_9~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_9~3\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X31_Y19_N18
\C1|Mod2|auto_generated|divider|divider|op_9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~6_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_9~5\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_9~5\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_9~5\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_9~7\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[86]~175_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X31_Y19_N20
\C1|Mod2|auto_generated|divider|divider|op_9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~8_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~7\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\))))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_9~7\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_9~9\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[87]~174_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~9\);

-- Location: LCCOMB_X31_Y19_N22
\C1|Mod2|auto_generated|divider|divider|op_9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~10_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_9~9\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_9~9\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_9~9\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_9~11\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[88]~173_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~11\);

-- Location: LCCOMB_X31_Y19_N24
\C1|Mod2|auto_generated|divider|divider|op_9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~12_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~11\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_9~11\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_9~13\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[89]~172_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~13\);

-- Location: LCCOMB_X31_Y19_N26
\C1|Mod2|auto_generated|divider|divider|op_9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~14_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~13\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_9~13\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_9~15\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[90]~171_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~13\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~14_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~15\);

-- Location: LCCOMB_X31_Y19_N28
\C1|Mod2|auto_generated|divider|divider|op_9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~16_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~15\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_9~15\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_9~17\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~15\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~16_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_9~17\);

-- Location: LCCOMB_X31_Y19_N30
\C1|Mod2|auto_generated|divider|divider|op_9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ = !\C1|Mod2|auto_generated|divider|divider|op_9~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_9~17\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\);

-- Location: LCCOMB_X30_Y19_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[104]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod2|auto_generated|divider|divider|op_8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[91]~227_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\);

-- Location: LCCOMB_X30_Y19_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[104]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod2|auto_generated|divider|divider|op_9~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\);

-- Location: LCCOMB_X31_Y19_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[103]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod2|auto_generated|divider|divider|op_9~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\);

-- Location: LCCOMB_X30_Y19_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[103]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_8~12_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[90]~228_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\);

-- Location: LCCOMB_X32_Y19_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[102]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod2|auto_generated|divider|divider|op_8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~10_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[89]~229_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\);

-- Location: LCCOMB_X31_Y19_N10
\C1|Mod2|auto_generated|divider|divider|StageOut[102]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod2|auto_generated|divider|divider|op_9~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\);

-- Location: LCCOMB_X32_Y19_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[101]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod2|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~8_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[88]~230_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\);

-- Location: LCCOMB_X32_Y19_N12
\C1|Mod2|auto_generated|divider|divider|StageOut[101]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~10_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\);

-- Location: LCCOMB_X32_Y19_N18
\C1|Mod2|auto_generated|divider|divider|StageOut[100]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\);

-- Location: LCCOMB_X30_Y18_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[100]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_8~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[87]~231_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~6_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\);

-- Location: LCCOMB_X28_Y19_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[99]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod2|auto_generated|divider|divider|op_9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~6_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\);

-- Location: LCCOMB_X31_Y20_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[99]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_8~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~4_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[86]~232_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\);

-- Location: LCCOMB_X32_Y19_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[98]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\);

-- Location: LCCOMB_X28_Y19_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[98]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & \C1|Mod2|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_8~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\);

-- Location: LCCOMB_X27_Y19_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[97]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~2_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\);

-- Location: LCCOMB_X27_Y19_N12
\C1|Mod2|auto_generated|divider|divider|StageOut[97]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & 
-- ((!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\))) # (!\C1|Mod2|auto_generated|divider|divider|op_8~16_combout\ & (\C1|Mod2|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_8~0_combout\,
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[4]~37_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_8~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\);

-- Location: LCCOMB_X32_Y19_N22
\C1|Mod2|auto_generated|divider|divider|StageOut[96]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\);

-- Location: LCCOMB_X27_Y19_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[96]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & (\C1|Add1~20_combout\ $ (\C1|Add1~4_combout\ $ (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~4_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~33_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\);

-- Location: LCCOMB_X30_Y18_N4
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\ = \C1|Add1~2_combout\ $ (((\C1|Add1~20_combout\) # ((!\C1|VPOS\(0) & !\C1|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~2_combout\,
	datac => \C1|VPOS\(0),
	datad => \C1|Add1~0_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\);

-- Location: LCCOMB_X30_Y19_N8
\C1|Mod2|auto_generated|divider|divider|op_10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~0_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\ $ (GND)
-- \C1|Mod2|auto_generated|divider|divider|op_10~1\ = CARRY(!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X30_Y19_N10
\C1|Mod2|auto_generated|divider|divider|op_10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~2_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~1\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_10~1\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_10~3\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[96]~187_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X30_Y19_N12
\C1|Mod2|auto_generated|divider|divider|op_10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~4_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~3\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_10~3\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\)))))
-- \C1|Mod2|auto_generated|divider|divider|op_10~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_10~3\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[97]~186_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X30_Y19_N14
\C1|Mod2|auto_generated|divider|divider|op_10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~6_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_10~5\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\ 
-- & ((\C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_10~5\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_10~5\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_10~7\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[98]~185_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~7\);

-- Location: LCCOMB_X30_Y19_N16
\C1|Mod2|auto_generated|divider|divider|op_10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~8_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~7\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_10~7\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_10~9\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[99]~184_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~9\);

-- Location: LCCOMB_X30_Y19_N18
\C1|Mod2|auto_generated|divider|divider|op_10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~10_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_10~9\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_10~9\)) # 
-- (!\C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_10~9\) # (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_10~11\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[100]~183_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~11\);

-- Location: LCCOMB_X30_Y19_N20
\C1|Mod2|auto_generated|divider|divider|op_10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~12_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~11\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_10~11\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_10~13\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[101]~182_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~13\);

-- Location: LCCOMB_X30_Y19_N22
\C1|Mod2|auto_generated|divider|divider|op_10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~14_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~13\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\)))) # (!\C1|Mod2|auto_generated|divider|divider|op_10~13\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\ & 
-- (!\C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_10~15\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[102]~181_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~13\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~14_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~15\);

-- Location: LCCOMB_X30_Y19_N24
\C1|Mod2|auto_generated|divider|divider|op_10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~16_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~15\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_10~15\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_10~17\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[103]~180_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~15\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~16_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~17\);

-- Location: LCCOMB_X30_Y19_N26
\C1|Mod2|auto_generated|divider|divider|op_10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~18_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~17\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\)))) # (!\C1|Mod2|auto_generated|divider|divider|op_10~17\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\ & 
-- (!\C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_10~19\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[104]~179_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~17\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~18_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_10~19\);

-- Location: LCCOMB_X30_Y19_N28
\C1|Mod2|auto_generated|divider|divider|op_10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ = \C1|Mod2|auto_generated|divider|divider|op_10~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_10~19\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\);

-- Location: LCCOMB_X29_Y19_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[117]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~16_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[104]~233_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\);

-- Location: LCCOMB_X29_Y19_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[117]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~18_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\);

-- Location: LCCOMB_X30_Y19_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[116]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~16_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~16_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\);

-- Location: LCCOMB_X32_Y19_N8
\C1|Mod2|auto_generated|divider|divider|StageOut[116]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~14_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~14_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[103]~234_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\);

-- Location: LCCOMB_X32_Y19_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[115]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~12_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[102]~235_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\);

-- Location: LCCOMB_X30_Y19_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[115]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~14_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~14_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\);

-- Location: LCCOMB_X32_Y19_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[114]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[101]~236_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~10_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\);

-- Location: LCCOMB_X28_Y19_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[114]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~12_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~12_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\);

-- Location: LCCOMB_X28_Y19_N12
\C1|Mod2|auto_generated|divider|divider|StageOut[113]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod2|auto_generated|divider|divider|op_10~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~10_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\);

-- Location: LCCOMB_X30_Y18_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[113]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~8_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[100]~237_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\);

-- Location: LCCOMB_X31_Y20_N8
\C1|Mod2|auto_generated|divider|divider|StageOut[112]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[99]~238_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~6_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\);

-- Location: LCCOMB_X28_Y19_N18
\C1|Mod2|auto_generated|divider|divider|StageOut[112]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\);

-- Location: LCCOMB_X28_Y19_N16
\C1|Mod2|auto_generated|divider|divider|StageOut[111]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod2|auto_generated|divider|divider|op_10~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~6_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\);

-- Location: LCCOMB_X28_Y19_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[111]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_9~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~4_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[98]~239_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\);

-- Location: LCCOMB_X28_Y19_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[110]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\);

-- Location: LCCOMB_X27_Y19_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[110]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod2|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~2_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[97]~276_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\);

-- Location: LCCOMB_X28_Y19_N8
\C1|Mod2|auto_generated|divider|divider|StageOut[109]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\);

-- Location: LCCOMB_X27_Y19_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[109]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_9~18_combout\ & \C1|Mod2|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_9~18_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_9~0_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[96]~240_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\);

-- Location: LCCOMB_X28_Y19_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[108]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\ = (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\ & \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\);

-- Location: LCCOMB_X28_Y19_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[108]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_10~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\);

-- Location: LCCOMB_X27_Y19_N18
\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ = \C1|Add1~0_combout\ $ (((\C1|Add1~20_combout\) # (!\C1|VPOS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|VPOS\(0),
	datac => \C1|Add1~0_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\);

-- Location: LCCOMB_X29_Y19_N4
\C1|Mod2|auto_generated|divider|divider|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~0_combout\ = \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ $ (GND)
-- \C1|Mod2|auto_generated|divider|divider|op_1~1\ = CARRY(!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X29_Y19_N6
\C1|Mod2|auto_generated|divider|divider|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~1\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_1~1\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_1~3\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[108]~197_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[108]~198_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X29_Y19_N8
\C1|Mod2|auto_generated|divider|divider|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~4_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~3\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_1~3\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\)))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_1~3\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[109]~196_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X29_Y19_N10
\C1|Mod2|auto_generated|divider|divider|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~6_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_1~5\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\ 
-- & ((\C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_1~5\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_1~5\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~7\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[110]~195_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~7\);

-- Location: LCCOMB_X29_Y19_N12
\C1|Mod2|auto_generated|divider|divider|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~7\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_1~7\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~9\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[111]~194_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~9\);

-- Location: LCCOMB_X29_Y19_N14
\C1|Mod2|auto_generated|divider|divider|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~10_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_1~9\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\ 
-- & ((\C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_1~9\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_1~9\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~11\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[112]~193_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~11\);

-- Location: LCCOMB_X29_Y19_N16
\C1|Mod2|auto_generated|divider|divider|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~12_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~11\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_1~11\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~13\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[113]~192_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~13\);

-- Location: LCCOMB_X29_Y19_N18
\C1|Mod2|auto_generated|divider|divider|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~14_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~13\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\)))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_1~13\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_1~15\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[114]~191_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~13\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~14_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~15\);

-- Location: LCCOMB_X29_Y19_N20
\C1|Mod2|auto_generated|divider|divider|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~16_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~15\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_1~15\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~17\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[115]~190_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~15\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~16_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~17\);

-- Location: LCCOMB_X29_Y19_N22
\C1|Mod2|auto_generated|divider|divider|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~17\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\)))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_1~17\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_1~19\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[116]~189_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~17\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~19\);

-- Location: LCCOMB_X29_Y19_N24
\C1|Mod2|auto_generated|divider|divider|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~20_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~19\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_1~19\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_1~21\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[117]~188_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~19\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~20_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_1~21\);

-- Location: LCCOMB_X29_Y19_N26
\C1|Mod2|auto_generated|divider|divider|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ = !\C1|Mod2|auto_generated|divider|divider|op_1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_1~21\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\);

-- Location: LCCOMB_X29_Y19_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[129]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\);

-- Location: LCCOMB_X31_Y20_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[129]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_10~16_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[116]~242_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\);

-- Location: LCCOMB_X32_Y19_N10
\C1|Mod2|auto_generated|divider|divider|StageOut[128]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod2|auto_generated|divider|divider|op_10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~14_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[115]~243_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\);

-- Location: LCCOMB_X29_Y19_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[128]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\);

-- Location: LCCOMB_X29_Y20_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[127]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~14_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~14_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\);

-- Location: LCCOMB_X32_Y19_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[127]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_10~12_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[114]~244_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\);

-- Location: LCCOMB_X30_Y18_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[126]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_10~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[113]~245_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~10_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\);

-- Location: LCCOMB_X28_Y20_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[126]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\);

-- Location: LCCOMB_X31_Y20_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[125]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_10~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~8_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[112]~246_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\);

-- Location: LCCOMB_X30_Y20_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[125]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~10_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\);

-- Location: LCCOMB_X28_Y20_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[124]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\);

-- Location: LCCOMB_X28_Y19_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[124]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_10~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~6_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[111]~247_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\);

-- Location: LCCOMB_X27_Y19_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[123]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_10~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~4_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[110]~248_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\);

-- Location: LCCOMB_X28_Y19_N22
\C1|Mod2|auto_generated|divider|divider|StageOut[123]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\);

-- Location: LCCOMB_X27_Y19_N10
\C1|Mod2|auto_generated|divider|divider|StageOut[122]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod2|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~2_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[109]~249_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\);

-- Location: LCCOMB_X28_Y20_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[122]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~4_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\);

-- Location: LCCOMB_X30_Y20_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[121]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\);

-- Location: LCCOMB_X30_Y20_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[121]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & 
-- (!\C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|my_abs_num|cs1a[2]~34_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~0_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\);

-- Location: LCCOMB_X30_Y20_N6
\C1|Mod2|auto_generated|divider|divider|StageOut[120]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & (\C1|Add1~0_combout\ $ (((\C1|VPOS\(0) & !\C1|Add1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~0_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Add1~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\);

-- Location: LCCOMB_X30_Y20_N12
\C1|Mod2|auto_generated|divider|divider|StageOut[120]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~0_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\);

-- Location: LCCOMB_X29_Y20_N4
\C1|Mod2|auto_generated|divider|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~0_combout\ = \C1|VPOS\(0) $ (VCC)
-- \C1|Mod2|auto_generated|divider|divider|op_2~1\ = CARRY(\C1|VPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(0),
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X29_Y20_N6
\C1|Mod2|auto_generated|divider|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~2_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~1\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_2~1\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_2~3\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[120]~209_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~1\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X29_Y20_N8
\C1|Mod2|auto_generated|divider|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~4_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~3\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|divider|op_2~3\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\)))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|op_2~3\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[121]~208_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~3\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X29_Y20_N10
\C1|Mod2|auto_generated|divider|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~6_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_2~5\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\ 
-- & ((\C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_2~5\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_2~5\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~7\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[122]~207_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~5\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~7\);

-- Location: LCCOMB_X29_Y20_N12
\C1|Mod2|auto_generated|divider|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~8_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~7\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\))))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_2~7\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~9\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[123]~206_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~7\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~9\);

-- Location: LCCOMB_X29_Y20_N14
\C1|Mod2|auto_generated|divider|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~10_combout\ = (\C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\ & (((!\C1|Mod2|auto_generated|divider|divider|op_2~9\)))) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\ 
-- & ((\C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\ & (!\C1|Mod2|auto_generated|divider|divider|op_2~9\)) # (!\C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\ & ((\C1|Mod2|auto_generated|divider|divider|op_2~9\) # 
-- (GND)))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~11\ = CARRY(((!\C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\)) # (!\C1|Mod2|auto_generated|divider|divider|op_2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[124]~205_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~9\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~11\);

-- Location: LCCOMB_X29_Y20_N16
\C1|Mod2|auto_generated|divider|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~12_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~11\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_2~11\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~13\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[125]~204_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~11\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~13\);

-- Location: LCCOMB_X29_Y20_N18
\C1|Mod2|auto_generated|divider|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~14_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~13\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\)))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_2~13\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_2~15\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[126]~203_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~13\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~14_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~15\);

-- Location: LCCOMB_X29_Y20_N20
\C1|Mod2|auto_generated|divider|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~16_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~15\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_2~15\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~17\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[127]~202_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~15\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~16_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~17\);

-- Location: LCCOMB_X29_Y20_N22
\C1|Mod2|auto_generated|divider|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~18_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~17\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\)))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_2~17\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_2~19\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[128]~201_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~17\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~18_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~19\);

-- Location: LCCOMB_X29_Y20_N24
\C1|Mod2|auto_generated|divider|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~20_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~19\ & ((((\C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\) # 
-- (\C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\))))) # (!\C1|Mod2|auto_generated|divider|divider|op_2~19\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\) # (GND))))
-- \C1|Mod2|auto_generated|divider|divider|op_2~21\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\) # (!\C1|Mod2|auto_generated|divider|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[129]~200_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~19\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~20_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~21\);

-- Location: LCCOMB_X30_Y20_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[130]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_10~20_combout\ & \C1|Mod2|auto_generated|divider|divider|op_10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_10~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_10~18_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[117]~241_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\);

-- Location: LCCOMB_X29_Y20_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[130]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_1~20_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\);

-- Location: LCCOMB_X29_Y20_N26
\C1|Mod2|auto_generated|divider|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~22_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~21\ & (((\C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\) # (\C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\)))) 
-- # (!\C1|Mod2|auto_generated|divider|divider|op_2~21\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\)))
-- \C1|Mod2|auto_generated|divider|divider|op_2~23\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[130]~199_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~21\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~22_combout\,
	cout => \C1|Mod2|auto_generated|divider|divider|op_2~23\);

-- Location: LCCOMB_X29_Y20_N28
\C1|Mod2|auto_generated|divider|divider|op_2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ = \C1|Mod2|auto_generated|divider|divider|op_2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod2|auto_generated|divider|divider|op_2~23\,
	combout => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\);

-- Location: LCCOMB_X29_Y20_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[142]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~20_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_2~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\);

-- Location: LCCOMB_X31_Y20_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[142]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\);

-- Location: LCCOMB_X31_Y20_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[141]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_1~16_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~16_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\);

-- Location: LCCOMB_X28_Y20_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[141]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod2|auto_generated|divider|divider|op_2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\);

-- Location: LCCOMB_X31_Y20_N10
\C1|Mod2|auto_generated|divider|divider|StageOut[140]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_1~14_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~14_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[127]~253_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\);

-- Location: LCCOMB_X28_Y20_N26
\C1|Mod2|auto_generated|divider|divider|StageOut[140]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~16_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~16_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\);

-- Location: LCCOMB_X28_Y20_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[139]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~14_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_2~14_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\);

-- Location: LCCOMB_X28_Y20_N0
\C1|Mod2|auto_generated|divider|divider|StageOut[139]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_1~12_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~12_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[126]~254_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\);

-- Location: LCCOMB_X28_Y20_N2
\C1|Mod2|auto_generated|divider|divider|StageOut[138]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~12_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_2~12_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\);

-- Location: LCCOMB_X31_Y20_N4
\C1|Mod2|auto_generated|divider|divider|StageOut[138]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_1~10_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~10_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[125]~255_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\);

-- Location: LCCOMB_X28_Y19_N10
\C1|Mod2|auto_generated|divider|divider|StageOut[137]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[124]~256_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\);

-- Location: LCCOMB_X31_Y20_N12
\C1|Mod2|auto_generated|divider|divider|StageOut[137]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod2|auto_generated|divider|divider|op_2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~10_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\);

-- Location: LCCOMB_X27_Y19_N8
\C1|Mod2|auto_generated|divider|divider|StageOut[136]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[123]~257_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\);

-- Location: LCCOMB_X28_Y20_N16
\C1|Mod2|auto_generated|divider|divider|StageOut[136]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~8_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~8_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\);

-- Location: LCCOMB_X28_Y20_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[135]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_1~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[122]~258_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~4_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\);

-- Location: LCCOMB_X28_Y20_N22
\C1|Mod2|auto_generated|divider|divider|StageOut[135]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~6_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~6_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\);

-- Location: LCCOMB_X30_Y20_N10
\C1|Mod2|auto_generated|divider|divider|StageOut[134]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~4_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~4_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\);

-- Location: LCCOMB_X30_Y20_N14
\C1|Mod2|auto_generated|divider|divider|StageOut[134]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~2_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[121]~277_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\);

-- Location: LCCOMB_X30_Y20_N16
\C1|Mod2|auto_generated|divider|divider|StageOut[133]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\) # 
-- ((\C1|Mod2|auto_generated|divider|divider|op_1~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[120]~259_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~0_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\);

-- Location: LCCOMB_X30_Y20_N28
\C1|Mod2|auto_generated|divider|divider|StageOut[133]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~2_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~2_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\);

-- Location: LCCOMB_X30_Y20_N24
\C1|Mod2|auto_generated|divider|divider|StageOut[132]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~0_combout\ & !\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod2|auto_generated|divider|divider|op_2~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\);

-- Location: LCCOMB_X30_Y20_N30
\C1|Mod2|auto_generated|divider|divider|StageOut[132]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\ = (\C1|VPOS\(0) & \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(0),
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\);

-- Location: LCCOMB_X27_Y20_N4
\C1|Mod2|auto_generated|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~0_combout\ = (((!\C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\)))
-- \C1|Mod2|auto_generated|divider|op_2~1\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\,
	datad => VCC,
	combout => \C1|Mod2|auto_generated|divider|op_2~0_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X27_Y20_N6
\C1|Mod2|auto_generated|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~2_combout\ = (\C1|Mod2|auto_generated|divider|op_2~1\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~1\ & (((!\C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\)) # (GND)))
-- \C1|Mod2|auto_generated|divider|op_2~3\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\) # (!\C1|Mod2|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~1\,
	combout => \C1|Mod2|auto_generated|divider|op_2~2_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X27_Y20_N8
\C1|Mod2|auto_generated|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~4_combout\ = (\C1|Mod2|auto_generated|divider|op_2~3\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\ & VCC))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~3\ & ((((!\C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\)))))
-- \C1|Mod2|auto_generated|divider|op_2~5\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\ & !\C1|Mod2|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~3\,
	combout => \C1|Mod2|auto_generated|divider|op_2~4_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X27_Y20_N10
\C1|Mod2|auto_generated|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~6_combout\ = (\C1|Mod2|auto_generated|divider|op_2~5\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~5\ & (((!\C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\)) # (GND)))
-- \C1|Mod2|auto_generated|divider|op_2~7\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\) # (!\C1|Mod2|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~5\,
	combout => \C1|Mod2|auto_generated|divider|op_2~6_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X27_Y20_N12
\C1|Mod2|auto_generated|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~8_combout\ = (\C1|Mod2|auto_generated|divider|op_2~7\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\ & VCC))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~7\ & ((((!\C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\)))))
-- \C1|Mod2|auto_generated|divider|op_2~9\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\ & !\C1|Mod2|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~7\,
	combout => \C1|Mod2|auto_generated|divider|op_2~8_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X27_Y20_N14
\C1|Mod2|auto_generated|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~10_combout\ = (\C1|Mod2|auto_generated|divider|op_2~9\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~9\ & (((!\C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\)) # (GND)))
-- \C1|Mod2|auto_generated|divider|op_2~11\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\) # (!\C1|Mod2|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~9\,
	combout => \C1|Mod2|auto_generated|divider|op_2~10_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X27_Y20_N16
\C1|Mod2|auto_generated|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~12_combout\ = (\C1|Mod2|auto_generated|divider|op_2~11\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\ & VCC))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~11\ & ((((!\C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\)))))
-- \C1|Mod2|auto_generated|divider|op_2~13\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\ & !\C1|Mod2|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~11\,
	combout => \C1|Mod2|auto_generated|divider|op_2~12_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X27_Y20_N18
\C1|Mod2|auto_generated|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~14_combout\ = (\C1|Mod2|auto_generated|divider|op_2~13\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~13\ & (((!\C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\)) # (GND)))
-- \C1|Mod2|auto_generated|divider|op_2~15\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\) # (!\C1|Mod2|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~13\,
	combout => \C1|Mod2|auto_generated|divider|op_2~14_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X27_Y20_N20
\C1|Mod2|auto_generated|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~16_combout\ = (\C1|Mod2|auto_generated|divider|op_2~15\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\ & VCC))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~15\ & ((((!\C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\)))))
-- \C1|Mod2|auto_generated|divider|op_2~17\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\ & !\C1|Mod2|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~15\,
	combout => \C1|Mod2|auto_generated|divider|op_2~16_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X27_Y20_N22
\C1|Mod2|auto_generated|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~18_combout\ = (\C1|Mod2|auto_generated|divider|op_2~17\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\)))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~17\ & (((!\C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\)) # (GND)))
-- \C1|Mod2|auto_generated|divider|op_2~19\ = CARRY((\C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\) # (!\C1|Mod2|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~17\,
	combout => \C1|Mod2|auto_generated|divider|op_2~18_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X27_Y20_N24
\C1|Mod2|auto_generated|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~20_combout\ = (\C1|Mod2|auto_generated|divider|op_2~19\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\ & VCC))) # 
-- (!\C1|Mod2|auto_generated|divider|op_2~19\ & ((((!\C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\)))))
-- \C1|Mod2|auto_generated|divider|op_2~21\ = CARRY((!\C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\ & (!\C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\ & !\C1|Mod2|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\,
	datad => VCC,
	cin => \C1|Mod2|auto_generated|divider|op_2~19\,
	combout => \C1|Mod2|auto_generated|divider|op_2~20_combout\,
	cout => \C1|Mod2|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X27_Y20_N30
\C1|Mod2|auto_generated|divider|remainder[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[10]~1_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[142]~211_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[142]~261_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~20_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[10]~1_combout\);

-- Location: LCCOMB_X28_Y20_N12
\C1|Mod2|auto_generated|divider|remainder[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[9]~2_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[141]~212_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[141]~262_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~18_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[9]~2_combout\);

-- Location: LCCOMB_X27_Y20_N0
\C1|Mod2|auto_generated|divider|remainder[8]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[8]~3_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[140]~263_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[140]~213_combout\,
	datac => \C1|Add1~20_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~16_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[8]~3_combout\);

-- Location: LCCOMB_X28_Y20_N6
\C1|Mod2|auto_generated|divider|remainder[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[7]~4_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[139]~214_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[139]~264_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~14_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[7]~4_combout\);

-- Location: LCCOMB_X27_Y20_N2
\C1|Mod2|auto_generated|divider|remainder[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[6]~5_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[138]~215_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[138]~265_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~12_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[6]~5_combout\);

-- Location: LCCOMB_X24_Y20_N4
\C1|Mod2|auto_generated|divider|remainder[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[5]~6_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[137]~266_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[137]~216_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~10_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[5]~6_combout\);

-- Location: LCCOMB_X30_Y18_N10
\C1|drawProcess~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~9_combout\ = \C1|VPOS\(0) $ (\C1|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(0),
	datac => \C1|Add1~20_combout\,
	combout => \C1|drawProcess~9_combout\);

-- Location: LCCOMB_X33_Y18_N0
\C1|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~0_combout\ = (\C1|drawProcess~9_combout\ & (!\C1|Add1~20_combout\ & VCC)) # (!\C1|drawProcess~9_combout\ & (\C1|Add1~20_combout\ $ (GND)))
-- \C1|Add10~1\ = CARRY((!\C1|drawProcess~9_combout\ & !\C1|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~9_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	combout => \C1|Add10~0_combout\,
	cout => \C1|Add10~1\);

-- Location: LCCOMB_X33_Y18_N2
\C1|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~2_combout\ = (\C1|Add10~1\ & (\C1|Add1~0_combout\ $ ((\C1|Add1~20_combout\)))) # (!\C1|Add10~1\ & ((\C1|Add1~0_combout\ $ (!\C1|Add1~20_combout\)) # (GND)))
-- \C1|Add10~3\ = CARRY((\C1|Add1~0_combout\ $ (\C1|Add1~20_combout\)) # (!\C1|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~0_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~1\,
	combout => \C1|Add10~2_combout\,
	cout => \C1|Add10~3\);

-- Location: LCCOMB_X33_Y18_N4
\C1|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~4_combout\ = (\C1|Add10~3\ & ((\C1|Add1~2_combout\ $ (!\C1|Add1~20_combout\)))) # (!\C1|Add10~3\ & (\C1|Add1~2_combout\ $ (\C1|Add1~20_combout\ $ (GND))))
-- \C1|Add10~5\ = CARRY((!\C1|Add10~3\ & (\C1|Add1~2_combout\ $ (!\C1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~2_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~3\,
	combout => \C1|Add10~4_combout\,
	cout => \C1|Add10~5\);

-- Location: LCCOMB_X33_Y18_N6
\C1|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~6_combout\ = (\C1|Add10~5\ & (\C1|Add1~4_combout\ $ ((\C1|Add1~20_combout\)))) # (!\C1|Add10~5\ & ((\C1|Add1~4_combout\ $ (!\C1|Add1~20_combout\)) # (GND)))
-- \C1|Add10~7\ = CARRY((\C1|Add1~4_combout\ $ (\C1|Add1~20_combout\)) # (!\C1|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~4_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~5\,
	combout => \C1|Add10~6_combout\,
	cout => \C1|Add10~7\);

-- Location: LCCOMB_X29_Y18_N12
\C1|Equal13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal13~0_combout\ = (\C1|Add10~4_combout\ & (\C1|Add10~0_combout\ & (!\C1|Add10~2_combout\ & \C1|Add10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add10~4_combout\,
	datab => \C1|Add10~0_combout\,
	datac => \C1|Add10~2_combout\,
	datad => \C1|Add10~6_combout\,
	combout => \C1|Equal13~0_combout\);

-- Location: LCCOMB_X33_Y18_N8
\C1|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~8_combout\ = (\C1|Add10~7\ & ((\C1|Add1~6_combout\ $ (!\C1|Add1~20_combout\)))) # (!\C1|Add10~7\ & (\C1|Add1~6_combout\ $ (\C1|Add1~20_combout\ $ (GND))))
-- \C1|Add10~9\ = CARRY((!\C1|Add10~7\ & (\C1|Add1~6_combout\ $ (!\C1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~6_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~7\,
	combout => \C1|Add10~8_combout\,
	cout => \C1|Add10~9\);

-- Location: LCCOMB_X33_Y18_N10
\C1|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~10_combout\ = (\C1|Add10~9\ & (\C1|Add1~8_combout\ $ ((\C1|Add1~20_combout\)))) # (!\C1|Add10~9\ & ((\C1|Add1~8_combout\ $ (!\C1|Add1~20_combout\)) # (GND)))
-- \C1|Add10~11\ = CARRY((\C1|Add1~8_combout\ $ (\C1|Add1~20_combout\)) # (!\C1|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~8_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~9\,
	combout => \C1|Add10~10_combout\,
	cout => \C1|Add10~11\);

-- Location: LCCOMB_X33_Y18_N12
\C1|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~12_combout\ = (\C1|Add10~11\ & ((\C1|Add1~10_combout\ $ (!\C1|Add1~20_combout\)))) # (!\C1|Add10~11\ & (\C1|Add1~10_combout\ $ (\C1|Add1~20_combout\ $ (GND))))
-- \C1|Add10~13\ = CARRY((!\C1|Add10~11\ & (\C1|Add1~10_combout\ $ (!\C1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~10_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~11\,
	combout => \C1|Add10~12_combout\,
	cout => \C1|Add10~13\);

-- Location: LCCOMB_X33_Y18_N14
\C1|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~14_combout\ = (\C1|Add10~13\ & (\C1|Add1~20_combout\ $ ((\C1|Add1~12_combout\)))) # (!\C1|Add10~13\ & ((\C1|Add1~20_combout\ $ (!\C1|Add1~12_combout\)) # (GND)))
-- \C1|Add10~15\ = CARRY((\C1|Add1~20_combout\ $ (\C1|Add1~12_combout\)) # (!\C1|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~12_combout\,
	datad => VCC,
	cin => \C1|Add10~13\,
	combout => \C1|Add10~14_combout\,
	cout => \C1|Add10~15\);

-- Location: LCCOMB_X33_Y18_N16
\C1|Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~16_combout\ = (\C1|Add10~15\ & ((\C1|Add1~14_combout\ $ (!\C1|Add1~20_combout\)))) # (!\C1|Add10~15\ & (\C1|Add1~14_combout\ $ (\C1|Add1~20_combout\ $ (GND))))
-- \C1|Add10~17\ = CARRY((!\C1|Add10~15\ & (\C1|Add1~14_combout\ $ (!\C1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~14_combout\,
	datab => \C1|Add1~20_combout\,
	datad => VCC,
	cin => \C1|Add10~15\,
	combout => \C1|Add10~16_combout\,
	cout => \C1|Add10~17\);

-- Location: LCCOMB_X33_Y18_N18
\C1|Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~18_combout\ = (\C1|Add10~17\ & (\C1|Add1~20_combout\ $ ((\C1|Add1~16_combout\)))) # (!\C1|Add10~17\ & ((\C1|Add1~20_combout\ $ (!\C1|Add1~16_combout\)) # (GND)))
-- \C1|Add10~19\ = CARRY((\C1|Add1~20_combout\ $ (\C1|Add1~16_combout\)) # (!\C1|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~16_combout\,
	datad => VCC,
	cin => \C1|Add10~17\,
	combout => \C1|Add10~18_combout\,
	cout => \C1|Add10~19\);

-- Location: LCCOMB_X33_Y18_N20
\C1|Add10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~20_combout\ = (\C1|Add10~19\ & ((\C1|Add1~20_combout\ $ (!\C1|Add1~18_combout\)))) # (!\C1|Add10~19\ & (\C1|Add1~20_combout\ $ (\C1|Add1~18_combout\ $ (GND))))
-- \C1|Add10~21\ = CARRY((!\C1|Add10~19\ & (\C1|Add1~20_combout\ $ (!\C1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Add1~18_combout\,
	datad => VCC,
	cin => \C1|Add10~19\,
	combout => \C1|Add10~20_combout\,
	cout => \C1|Add10~21\);

-- Location: LCCOMB_X33_Y18_N22
\C1|Add10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add10~22_combout\ = \C1|Add10~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Add10~21\,
	combout => \C1|Add10~22_combout\);

-- Location: LCCOMB_X33_Y18_N30
\C1|Equal13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal13~2_combout\ = (!\C1|Add10~18_combout\ & (!\C1|Add10~16_combout\ & (!\C1|Add10~22_combout\ & !\C1|Add10~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add10~18_combout\,
	datab => \C1|Add10~16_combout\,
	datac => \C1|Add10~22_combout\,
	datad => \C1|Add10~20_combout\,
	combout => \C1|Equal13~2_combout\);

-- Location: LCCOMB_X33_Y18_N24
\C1|Equal13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal13~1_combout\ = (\C1|Add10~10_combout\ & (!\C1|Add10~8_combout\ & (!\C1|Add10~14_combout\ & !\C1|Add10~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add10~10_combout\,
	datab => \C1|Add10~8_combout\,
	datac => \C1|Add10~14_combout\,
	datad => \C1|Add10~12_combout\,
	combout => \C1|Equal13~1_combout\);

-- Location: LCCOMB_X29_Y18_N10
\C1|drawProcess~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~10_combout\ = (\C1|Add1~20_combout\) # ((\C1|Equal13~0_combout\ & (\C1|Equal13~2_combout\ & \C1|Equal13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal13~0_combout\,
	datab => \C1|Equal13~2_combout\,
	datac => \C1|Add1~20_combout\,
	datad => \C1|Equal13~1_combout\,
	combout => \C1|drawProcess~10_combout\);

-- Location: LCCOMB_X28_Y20_N8
\C1|Mod2|auto_generated|divider|remainder[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[4]~7_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[136]~217_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[136]~267_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~8_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[4]~7_combout\);

-- Location: LCCOMB_X28_Y20_N10
\C1|Mod2|auto_generated|divider|remainder[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[135]~218_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[135]~268_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~6_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[3]~8_combout\);

-- Location: LCCOMB_X30_Y20_N18
\C1|Mod2|auto_generated|divider|remainder[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[2]~9_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[134]~219_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[134]~269_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~4_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[2]~9_combout\);

-- Location: LCCOMB_X30_Y20_N8
\C1|Mod2|auto_generated|divider|remainder[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[1]~10_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[133]~220_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[133]~270_combout\,
	datad => \C1|Mod2|auto_generated|divider|op_2~2_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[1]~10_combout\);

-- Location: LCCOMB_X30_Y20_N22
\C1|Mod2|auto_generated|divider|remainder[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[0]~11_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|StageOut[132]~221_combout\,
	datab => \C1|Add1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|op_2~0_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[132]~222_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[0]~11_combout\);

-- Location: LCCOMB_X23_Y20_N2
\C1|Add11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~0_combout\ = (\C1|Mod2|auto_generated|divider|remainder[0]~11_combout\ & (\C1|drawProcess~10_combout\ $ (GND))) # (!\C1|Mod2|auto_generated|divider|remainder[0]~11_combout\ & (!\C1|drawProcess~10_combout\ & VCC))
-- \C1|Add11~1\ = CARRY((\C1|Mod2|auto_generated|divider|remainder[0]~11_combout\ & !\C1|drawProcess~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|remainder[0]~11_combout\,
	datab => \C1|drawProcess~10_combout\,
	datad => VCC,
	combout => \C1|Add11~0_combout\,
	cout => \C1|Add11~1\);

-- Location: LCCOMB_X23_Y20_N4
\C1|Add11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~2_combout\ = (\C1|Mod2|auto_generated|divider|remainder[1]~10_combout\ & (!\C1|Add11~1\)) # (!\C1|Mod2|auto_generated|divider|remainder[1]~10_combout\ & ((\C1|Add11~1\) # (GND)))
-- \C1|Add11~3\ = CARRY((!\C1|Add11~1\) # (!\C1|Mod2|auto_generated|divider|remainder[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|remainder[1]~10_combout\,
	datad => VCC,
	cin => \C1|Add11~1\,
	combout => \C1|Add11~2_combout\,
	cout => \C1|Add11~3\);

-- Location: LCCOMB_X23_Y20_N6
\C1|Add11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~4_combout\ = ((\C1|drawProcess~10_combout\ $ (\C1|Mod2|auto_generated|divider|remainder[2]~9_combout\ $ (\C1|Add11~3\)))) # (GND)
-- \C1|Add11~5\ = CARRY((\C1|drawProcess~10_combout\ & (\C1|Mod2|auto_generated|divider|remainder[2]~9_combout\ & !\C1|Add11~3\)) # (!\C1|drawProcess~10_combout\ & ((\C1|Mod2|auto_generated|divider|remainder[2]~9_combout\) # (!\C1|Add11~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~10_combout\,
	datab => \C1|Mod2|auto_generated|divider|remainder[2]~9_combout\,
	datad => VCC,
	cin => \C1|Add11~3\,
	combout => \C1|Add11~4_combout\,
	cout => \C1|Add11~5\);

-- Location: LCCOMB_X23_Y20_N8
\C1|Add11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~6_combout\ = (\C1|drawProcess~10_combout\ & ((\C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ & (!\C1|Add11~5\)) # (!\C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ & ((\C1|Add11~5\) # (GND))))) # (!\C1|drawProcess~10_combout\ & 
-- ((\C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ & (\C1|Add11~5\ & VCC)) # (!\C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ & (!\C1|Add11~5\))))
-- \C1|Add11~7\ = CARRY((\C1|drawProcess~10_combout\ & ((!\C1|Add11~5\) # (!\C1|Mod2|auto_generated|divider|remainder[3]~8_combout\))) # (!\C1|drawProcess~10_combout\ & (!\C1|Mod2|auto_generated|divider|remainder[3]~8_combout\ & !\C1|Add11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~10_combout\,
	datab => \C1|Mod2|auto_generated|divider|remainder[3]~8_combout\,
	datad => VCC,
	cin => \C1|Add11~5\,
	combout => \C1|Add11~6_combout\,
	cout => \C1|Add11~7\);

-- Location: LCCOMB_X23_Y20_N10
\C1|Add11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~8_combout\ = (\C1|Mod2|auto_generated|divider|remainder[4]~7_combout\ & (\C1|Add11~7\ $ (GND))) # (!\C1|Mod2|auto_generated|divider|remainder[4]~7_combout\ & (!\C1|Add11~7\ & VCC))
-- \C1|Add11~9\ = CARRY((\C1|Mod2|auto_generated|divider|remainder[4]~7_combout\ & !\C1|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|remainder[4]~7_combout\,
	datad => VCC,
	cin => \C1|Add11~7\,
	combout => \C1|Add11~8_combout\,
	cout => \C1|Add11~9\);

-- Location: LCCOMB_X23_Y20_N12
\C1|Add11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~10_combout\ = (\C1|Mod2|auto_generated|divider|remainder[5]~6_combout\ & ((\C1|drawProcess~10_combout\ & (!\C1|Add11~9\)) # (!\C1|drawProcess~10_combout\ & (\C1|Add11~9\ & VCC)))) # (!\C1|Mod2|auto_generated|divider|remainder[5]~6_combout\ & 
-- ((\C1|drawProcess~10_combout\ & ((\C1|Add11~9\) # (GND))) # (!\C1|drawProcess~10_combout\ & (!\C1|Add11~9\))))
-- \C1|Add11~11\ = CARRY((\C1|Mod2|auto_generated|divider|remainder[5]~6_combout\ & (\C1|drawProcess~10_combout\ & !\C1|Add11~9\)) # (!\C1|Mod2|auto_generated|divider|remainder[5]~6_combout\ & ((\C1|drawProcess~10_combout\) # (!\C1|Add11~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|remainder[5]~6_combout\,
	datab => \C1|drawProcess~10_combout\,
	datad => VCC,
	cin => \C1|Add11~9\,
	combout => \C1|Add11~10_combout\,
	cout => \C1|Add11~11\);

-- Location: LCCOMB_X23_Y20_N14
\C1|Add11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~12_combout\ = (\C1|Mod2|auto_generated|divider|remainder[6]~5_combout\ & (\C1|Add11~11\ $ (GND))) # (!\C1|Mod2|auto_generated|divider|remainder[6]~5_combout\ & (!\C1|Add11~11\ & VCC))
-- \C1|Add11~13\ = CARRY((\C1|Mod2|auto_generated|divider|remainder[6]~5_combout\ & !\C1|Add11~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|remainder[6]~5_combout\,
	datad => VCC,
	cin => \C1|Add11~11\,
	combout => \C1|Add11~12_combout\,
	cout => \C1|Add11~13\);

-- Location: LCCOMB_X23_Y20_N16
\C1|Add11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~14_combout\ = (\C1|Mod2|auto_generated|divider|remainder[7]~4_combout\ & (!\C1|Add11~13\)) # (!\C1|Mod2|auto_generated|divider|remainder[7]~4_combout\ & ((\C1|Add11~13\) # (GND)))
-- \C1|Add11~15\ = CARRY((!\C1|Add11~13\) # (!\C1|Mod2|auto_generated|divider|remainder[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|remainder[7]~4_combout\,
	datad => VCC,
	cin => \C1|Add11~13\,
	combout => \C1|Add11~14_combout\,
	cout => \C1|Add11~15\);

-- Location: LCCOMB_X23_Y20_N18
\C1|Add11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~16_combout\ = (\C1|Mod2|auto_generated|divider|remainder[8]~3_combout\ & (\C1|Add11~15\ $ (GND))) # (!\C1|Mod2|auto_generated|divider|remainder[8]~3_combout\ & (!\C1|Add11~15\ & VCC))
-- \C1|Add11~17\ = CARRY((\C1|Mod2|auto_generated|divider|remainder[8]~3_combout\ & !\C1|Add11~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|remainder[8]~3_combout\,
	datad => VCC,
	cin => \C1|Add11~15\,
	combout => \C1|Add11~16_combout\,
	cout => \C1|Add11~17\);

-- Location: LCCOMB_X23_Y20_N20
\C1|Add11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~18_combout\ = (\C1|Mod2|auto_generated|divider|remainder[9]~2_combout\ & (!\C1|Add11~17\)) # (!\C1|Mod2|auto_generated|divider|remainder[9]~2_combout\ & ((\C1|Add11~17\) # (GND)))
-- \C1|Add11~19\ = CARRY((!\C1|Add11~17\) # (!\C1|Mod2|auto_generated|divider|remainder[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|remainder[9]~2_combout\,
	datad => VCC,
	cin => \C1|Add11~17\,
	combout => \C1|Add11~18_combout\,
	cout => \C1|Add11~19\);

-- Location: LCCOMB_X23_Y20_N22
\C1|Add11~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~20_combout\ = (\C1|Mod2|auto_generated|divider|remainder[10]~1_combout\ & (\C1|Add11~19\ $ (GND))) # (!\C1|Mod2|auto_generated|divider|remainder[10]~1_combout\ & (!\C1|Add11~19\ & VCC))
-- \C1|Add11~21\ = CARRY((\C1|Mod2|auto_generated|divider|remainder[10]~1_combout\ & !\C1|Add11~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|remainder[10]~1_combout\,
	datad => VCC,
	cin => \C1|Add11~19\,
	combout => \C1|Add11~20_combout\,
	cout => \C1|Add11~21\);

-- Location: LCCOMB_X30_Y20_N20
\C1|Mod2|auto_generated|divider|divider|StageOut[143]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\ = (\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\) # 
-- ((!\C1|Mod2|auto_generated|divider|divider|op_1~22_combout\ & \C1|Mod2|auto_generated|divider|divider|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod2|auto_generated|divider|divider|op_1~22_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|op_1~20_combout\,
	datac => \C1|Mod2|auto_generated|divider|divider|StageOut[130]~250_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\);

-- Location: LCCOMB_X28_Y20_N18
\C1|Mod2|auto_generated|divider|divider|StageOut[143]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\ = (!\C1|Mod2|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod2|auto_generated|divider|divider|op_2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|op_2~22_combout\,
	combout => \C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\);

-- Location: LCCOMB_X27_Y20_N26
\C1|Mod2|auto_generated|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|op_2~22_combout\ = \C1|Mod2|auto_generated|divider|op_2~21\ $ (((!\C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\ & !\C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\,
	cin => \C1|Mod2|auto_generated|divider|op_2~21\,
	combout => \C1|Mod2|auto_generated|divider|op_2~22_combout\);

-- Location: LCCOMB_X27_Y20_N28
\C1|Mod2|auto_generated|divider|remainder[11]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod2|auto_generated|divider|remainder[11]~0_combout\ = (\C1|Add1~20_combout\ & ((\C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\) # ((\C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\)))) # (!\C1|Add1~20_combout\ & 
-- (((\C1|Mod2|auto_generated|divider|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~20_combout\,
	datab => \C1|Mod2|auto_generated|divider|divider|StageOut[143]~260_combout\,
	datac => \C1|Mod2|auto_generated|divider|op_2~22_combout\,
	datad => \C1|Mod2|auto_generated|divider|divider|StageOut[143]~210_combout\,
	combout => \C1|Mod2|auto_generated|divider|remainder[11]~0_combout\);

-- Location: LCCOMB_X23_Y20_N24
\C1|Add11~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~22_combout\ = (\C1|Mod2|auto_generated|divider|remainder[11]~0_combout\ & (!\C1|Add11~21\)) # (!\C1|Mod2|auto_generated|divider|remainder[11]~0_combout\ & ((\C1|Add11~21\) # (GND)))
-- \C1|Add11~23\ = CARRY((!\C1|Add11~21\) # (!\C1|Mod2|auto_generated|divider|remainder[11]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod2|auto_generated|divider|remainder[11]~0_combout\,
	datad => VCC,
	cin => \C1|Add11~21\,
	combout => \C1|Add11~22_combout\,
	cout => \C1|Add11~23\);

-- Location: LCCOMB_X23_Y20_N26
\C1|Add11~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add11~24_combout\ = \C1|Add11~23\ $ (!\C1|Mod2|auto_generated|divider|remainder[11]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod2|auto_generated|divider|remainder[11]~0_combout\,
	cin => \C1|Add11~23\,
	combout => \C1|Add11~24_combout\);

-- Location: LCCOMB_X22_Y20_N26
\C1|drawProcess~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~11_combout\ = (!\C1|Add11~2_combout\ & (!\C1|Add11~0_combout\ & (!\C1|Add11~6_combout\ & !\C1|Add11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add11~2_combout\,
	datab => \C1|Add11~0_combout\,
	datac => \C1|Add11~6_combout\,
	datad => \C1|Add11~4_combout\,
	combout => \C1|drawProcess~11_combout\);

-- Location: LCCOMB_X19_Y20_N10
\C1|drawProcess~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~14_combout\ = (!\C1|Add13~0_combout\ & (!\C1|Add13~2_combout\ & (!\C1|Add13~4_combout\ & !\C1|Add11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add13~0_combout\,
	datab => \C1|Add13~2_combout\,
	datac => \C1|Add13~4_combout\,
	datad => \C1|Add11~8_combout\,
	combout => \C1|drawProcess~14_combout\);

-- Location: LCCOMB_X23_Y20_N28
\C1|drawProcess~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~15_combout\ = (!\C1|Add11~10_combout\ & (!\C1|Add11~12_combout\ & (\C1|drawProcess~11_combout\ & \C1|drawProcess~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add11~10_combout\,
	datab => \C1|Add11~12_combout\,
	datac => \C1|drawProcess~11_combout\,
	datad => \C1|drawProcess~14_combout\,
	combout => \C1|drawProcess~15_combout\);

-- Location: LCCOMB_X23_Y20_N0
\C1|drawProcess~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~16_combout\ = (!\C1|Add11~14_combout\ & (!\C1|Add11~18_combout\ & (!\C1|Add11~16_combout\ & \C1|drawProcess~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add11~14_combout\,
	datab => \C1|Add11~18_combout\,
	datac => \C1|Add11~16_combout\,
	datad => \C1|drawProcess~15_combout\,
	combout => \C1|drawProcess~16_combout\);

-- Location: LCCOMB_X23_Y20_N30
\C1|drawProcess~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~17_combout\ = (!\C1|Add11~20_combout\ & (!\C1|Add11~22_combout\ & (!\C1|Add11~24_combout\ & \C1|drawProcess~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add11~20_combout\,
	datab => \C1|Add11~22_combout\,
	datac => \C1|Add11~24_combout\,
	datad => \C1|drawProcess~16_combout\,
	combout => \C1|drawProcess~17_combout\);

-- Location: LCCOMB_X15_Y19_N28
\C1|Mod3|auto_generated|divider|divider|StageOut[143]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\ = (!\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & \C1|Mod3|auto_generated|divider|divider|op_2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|op_2~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\);

-- Location: LCCOMB_X15_Y19_N26
\C1|Mod3|auto_generated|divider|divider|StageOut[143]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\ = (\C1|Mod3|auto_generated|divider|divider|op_2~24_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\) # 
-- ((\C1|Mod3|auto_generated|divider|divider|op_1~20_combout\ & !\C1|Mod3|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|op_1~20_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|op_1~22_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|op_2~24_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[130]~250_combout\,
	combout => \C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\);

-- Location: LCCOMB_X15_Y19_N24
\C1|Mod3|auto_generated|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|op_2~22_combout\ = \C1|Mod3|auto_generated|divider|op_2~21\ $ (((!\C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\ & !\C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\,
	datad => \C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\,
	cin => \C1|Mod3|auto_generated|divider|op_2~21\,
	combout => \C1|Mod3|auto_generated|divider|op_2~22_combout\);

-- Location: LCCOMB_X16_Y19_N24
\C1|Mod3|auto_generated|divider|remainder[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod3|auto_generated|divider|remainder[11]~11_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\) # ((\C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod3|auto_generated|divider|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod3|auto_generated|divider|divider|StageOut[143]~222_combout\,
	datac => \C1|Mod3|auto_generated|divider|divider|StageOut[143]~270_combout\,
	datad => \C1|Mod3|auto_generated|divider|op_2~22_combout\,
	combout => \C1|Mod3|auto_generated|divider|remainder[11]~11_combout\);

-- Location: LCCOMB_X17_Y20_N22
\C1|Add13~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~22_combout\ = (\C1|Mod3|auto_generated|divider|remainder[11]~11_combout\ & (!\C1|Add13~21\)) # (!\C1|Mod3|auto_generated|divider|remainder[11]~11_combout\ & ((\C1|Add13~21\) # (GND)))
-- \C1|Add13~23\ = CARRY((!\C1|Add13~21\) # (!\C1|Mod3|auto_generated|divider|remainder[11]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod3|auto_generated|divider|remainder[11]~11_combout\,
	datad => VCC,
	cin => \C1|Add13~21\,
	combout => \C1|Add13~22_combout\,
	cout => \C1|Add13~23\);

-- Location: LCCOMB_X17_Y20_N24
\C1|Add13~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add13~24_combout\ = \C1|Add13~23\ $ (!\C1|Mod3|auto_generated|divider|remainder[11]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod3|auto_generated|divider|remainder[11]~11_combout\,
	cin => \C1|Add13~23\,
	combout => \C1|Add13~24_combout\);

-- Location: LCCOMB_X22_Y20_N14
\C1|drawProcess~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~28_combout\ = (!\C1|Add13~22_combout\ & !\C1|Add13~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Add13~22_combout\,
	datad => \C1|Add13~24_combout\,
	combout => \C1|drawProcess~28_combout\);

-- Location: LCCOMB_X22_Y20_N0
\C1|drawProcess~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~29_combout\ = (\C1|drawProcess~19_combout\ & (\C1|drawProcess~18_combout\ & (\C1|drawProcess~17_combout\ & \C1|drawProcess~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~19_combout\,
	datab => \C1|drawProcess~18_combout\,
	datac => \C1|drawProcess~17_combout\,
	datad => \C1|drawProcess~28_combout\,
	combout => \C1|drawProcess~29_combout\);

-- Location: LCCOMB_X22_Y20_N22
\C1|R[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|R[0]~2_combout\ = (\C1|Equal7~5_combout\ & ((\C1|Equal8~4_combout\) # ((!\C1|Equal10~2_combout\ & \C1|drawProcess~29_combout\)))) # (!\C1|Equal7~5_combout\ & (((\C1|drawProcess~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal8~4_combout\,
	datab => \C1|Equal7~5_combout\,
	datac => \C1|Equal10~2_combout\,
	datad => \C1|drawProcess~29_combout\,
	combout => \C1|R[0]~2_combout\);

-- Location: LCCOMB_X19_Y20_N28
\C1|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal0~4_combout\ = (\C1|Equal0~1_combout\ & (\C1|Add1~10_combout\ & (\C1|Equal0~3_combout\ & \C1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal0~1_combout\,
	datab => \C1|Add1~10_combout\,
	datac => \C1|Equal0~3_combout\,
	datad => \C1|Equal0~0_combout\,
	combout => \C1|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y20_N26
\C1|drawProcess~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~20_combout\ = (!\C1|Add13~22_combout\ & (!\C1|Add13~24_combout\ & (\C1|drawProcess~18_combout\ & \C1|drawProcess~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add13~22_combout\,
	datab => \C1|Add13~24_combout\,
	datac => \C1|drawProcess~18_combout\,
	datad => \C1|drawProcess~19_combout\,
	combout => \C1|drawProcess~20_combout\);

-- Location: LCCOMB_X22_Y20_N4
\C1|R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|R~0_combout\ = (!\C1|drawProcess~3_combout\ & (\C1|drawProcess~17_combout\ & \C1|drawProcess~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~3_combout\,
	datac => \C1|drawProcess~17_combout\,
	datad => \C1|drawProcess~20_combout\,
	combout => \C1|R~0_combout\);

-- Location: LCCOMB_X26_Y20_N22
\C1|drawProcess~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~21_combout\ = (\C1|Div1|auto_generated|divider|quotient[0]~0_combout\ & (\C1|Div0|auto_generated|divider|quotient[2]~0_combout\ & !\C1|Div0|auto_generated|divider|quotient[1]~1_combout\)) # 
-- (!\C1|Div1|auto_generated|divider|quotient[0]~0_combout\ & (!\C1|Div0|auto_generated|divider|quotient[2]~0_combout\ & \C1|Div0|auto_generated|divider|quotient[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div1|auto_generated|divider|quotient[0]~0_combout\,
	datac => \C1|Div0|auto_generated|divider|quotient[2]~0_combout\,
	datad => \C1|Div0|auto_generated|divider|quotient[1]~1_combout\,
	combout => \C1|drawProcess~21_combout\);

-- Location: LCCOMB_X26_Y20_N4
\C1|drawProcess~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~22_combout\ = (\C1|Equal8~1_combout\ & (!\C1|Div1|auto_generated|divider|quotient[2]~2_combout\ & (\C1|Equal8~0_combout\ & !\C1|Div1|auto_generated|divider|quotient[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal8~1_combout\,
	datab => \C1|Div1|auto_generated|divider|quotient[2]~2_combout\,
	datac => \C1|Equal8~0_combout\,
	datad => \C1|Div1|auto_generated|divider|quotient[3]~1_combout\,
	combout => \C1|drawProcess~22_combout\);

-- Location: LCCOMB_X26_Y20_N6
\C1|Div0|auto_generated|divider|quotient[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Div0|auto_generated|divider|quotient[3]~2_combout\ = (\C1|Add9~2_combout\ & ((\C1|Div0|auto_generated|divider|op_1~6_combout\))) # (!\C1|Add9~2_combout\ & (!\C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datab => \C1|Div0|auto_generated|divider|op_1~6_combout\,
	datad => \C1|Add9~2_combout\,
	combout => \C1|Div0|auto_generated|divider|quotient[3]~2_combout\);

-- Location: LCCOMB_X26_Y20_N16
\C1|drawProcess~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~23_combout\ = (\C1|drawProcess~21_combout\ & (!\C1|Div1|auto_generated|divider|quotient[1]~3_combout\ & (\C1|drawProcess~22_combout\ & !\C1|Div0|auto_generated|divider|quotient[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~21_combout\,
	datab => \C1|Div1|auto_generated|divider|quotient[1]~3_combout\,
	datac => \C1|drawProcess~22_combout\,
	datad => \C1|Div0|auto_generated|divider|quotient[3]~2_combout\,
	combout => \C1|drawProcess~23_combout\);

-- Location: LCCOMB_X30_Y17_N20
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ = \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\ $ (GND)
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ = CARRY(!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~8_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\);

-- Location: LCCOMB_X30_Y17_N22
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\)) # 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ & VCC))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ = CARRY((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~1\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\);

-- Location: LCCOMB_X30_Y17_N24
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ $ (GND))) # 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & VCC))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ = CARRY((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~3\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\);

-- Location: LCCOMB_X30_Y17_N26
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ = !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ = CARRY(!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~5\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\);

-- Location: LCCOMB_X30_Y17_N28
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ = \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\);

-- Location: LCCOMB_X29_Y17_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[98]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\);

-- Location: LCCOMB_X30_Y17_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[97]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\);

-- Location: LCCOMB_X30_Y17_N10
\C1|Mod0|auto_generated|divider|divider|StageOut[97]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\);

-- Location: LCCOMB_X28_Y17_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[96]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\);

-- Location: LCCOMB_X28_Y17_N6
\C1|Mod0|auto_generated|divider|divider|StageOut[96]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\);

-- Location: LCCOMB_X30_Y14_N4
\C1|Mod0|auto_generated|divider|divider|StageOut[95]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add9~1_combout\ $ (\C1|Add9~2_combout\ $ 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~1_combout\,
	datab => \C1|Add9~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~5_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\);

-- Location: LCCOMB_X29_Y16_N4
\C1|Mod0|auto_generated|divider|divider|StageOut[95]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\);

-- Location: LCCOMB_X29_Y16_N10
\C1|Mod0|auto_generated|divider|divider|StageOut[94]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[94]~146_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[94]~146_combout\);

-- Location: LCCOMB_X29_Y16_N8
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ = !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\);

-- Location: LCCOMB_X29_Y16_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[94]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[94]~147_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[94]~147_combout\);

-- Location: LCCOMB_X29_Y17_N18
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ = (((\C1|Mod0|auto_generated|divider|divider|StageOut[94]~146_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[94]~147_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[94]~146_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[94]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[94]~146_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[94]~147_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\);

-- Location: LCCOMB_X29_Y17_N20
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[95]~145_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~1\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\);

-- Location: LCCOMB_X29_Y17_N22
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\)))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[96]~143_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[96]~144_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~3\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\);

-- Location: LCCOMB_X29_Y17_N24
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[97]~142_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~5\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\);

-- Location: LCCOMB_X29_Y17_N26
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ & ((GND) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\))) # 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ $ (GND)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~9\);

-- Location: LCCOMB_X29_Y17_N28
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ = !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~9\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\);

-- Location: LCCOMB_X27_Y15_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[105]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\C1|Add1~8_combout\ $ (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\ $ 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\);

-- Location: LCCOMB_X27_Y15_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[91]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[91]~235_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add1~8_combout\ $ (\C1|Add9~2_combout\ $ 
-- (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[91]~235_combout\);

-- Location: LCCOMB_X27_Y15_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[91]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[91]~234_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add1~8_combout\ $ (\C1|Add9~2_combout\ $ 
-- (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~3_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[91]~234_combout\);

-- Location: LCCOMB_X27_Y15_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[91]~235_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[91]~234_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[91]~235_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[91]~234_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X27_Y15_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[105]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[105]~173_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[105]~173_combout\);

-- Location: LCCOMB_X27_Y15_N10
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[105]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[105]~173_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\);

-- Location: LCCOMB_X29_Y17_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[112]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\);

-- Location: LCCOMB_X29_Y17_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[112]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ & (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\);

-- Location: LCCOMB_X28_Y17_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[111]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- ((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\);

-- Location: LCCOMB_X33_Y17_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[111]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\);

-- Location: LCCOMB_X28_Y17_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[110]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\)) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~7_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\);

-- Location: LCCOMB_X28_Y17_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[110]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\);

-- Location: LCCOMB_X28_Y16_N10
\C1|Mod0|auto_generated|divider|divider|StageOut[109]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\);

-- Location: LCCOMB_X30_Y14_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[109]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[95]~216_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\);

-- Location: LCCOMB_X29_Y16_N12
\C1|Mod0|auto_generated|divider|divider|StageOut[108]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\)) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~9_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\);

-- Location: LCCOMB_X33_Y17_N18
\C1|Mod0|auto_generated|divider|divider|StageOut[108]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\);

-- Location: LCCOMB_X29_Y16_N26
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ = !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\);

-- Location: LCCOMB_X29_Y16_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[107]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- ((!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\);

-- Location: LCCOMB_X29_Y16_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[93]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[93]~153_combout\ = (!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~13_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[93]~153_combout\);

-- Location: LCCOMB_X29_Y16_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[93]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[93]~154_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[93]~154_combout\);

-- Location: LCCOMB_X29_Y16_N24
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[93]~153_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[93]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[93]~153_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[93]~154_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\);

-- Location: LCCOMB_X29_Y16_N18
\C1|Mod0|auto_generated|divider|divider|StageOut[107]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[107]~155_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[107]~155_combout\);

-- Location: LCCOMB_X29_Y17_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ = (((\C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[107]~155_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[107]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[107]~155_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\);

-- Location: LCCOMB_X29_Y17_N6
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[108]~152_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~1\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\);

-- Location: LCCOMB_X29_Y17_N8
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\)))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[109]~151_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~3\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\);

-- Location: LCCOMB_X29_Y17_N10
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[110]~150_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~5\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\);

-- Location: LCCOMB_X29_Y17_N12
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\);

-- Location: LCCOMB_X29_Y17_N14
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~9\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11\);

-- Location: LCCOMB_X29_Y17_N16
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ = \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\);

-- Location: LCCOMB_X27_Y15_N8
\C1|Mod0|auto_generated|divider|divider|StageOut[119]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[105]~233_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\);

-- Location: LCCOMB_X29_Y14_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[126]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\);

-- Location: LCCOMB_X29_Y14_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[126]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[112]~217_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\);

-- Location: LCCOMB_X29_Y14_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[125]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\);

-- Location: LCCOMB_X29_Y14_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[125]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[111]~258_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\);

-- Location: LCCOMB_X28_Y17_N10
\C1|Mod0|auto_generated|divider|divider|StageOut[124]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[110]~259_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\);

-- Location: LCCOMB_X29_Y14_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[124]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\);

-- Location: LCCOMB_X30_Y14_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[123]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\);

-- Location: LCCOMB_X30_Y14_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[123]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[109]~218_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\);

-- Location: LCCOMB_X30_Y14_N6
\C1|Mod0|auto_generated|divider|divider|StageOut[122]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\);

-- Location: LCCOMB_X29_Y16_N6
\C1|Mod0|auto_generated|divider|divider|StageOut[122]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[108]~260_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\);

-- Location: LCCOMB_X28_Y17_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[121]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\);

-- Location: LCCOMB_X29_Y16_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[121]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[107]~261_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\);

-- Location: LCCOMB_X28_Y15_N24
\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X28_Y15_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[92]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\);

-- Location: LCCOMB_X28_Y15_N12
\C1|Mod0|auto_generated|divider|divider|StageOut[92]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[92]~162_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & !\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[92]~162_combout\);

-- Location: LCCOMB_X28_Y15_N18
\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[92]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[92]~162_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\);

-- Location: LCCOMB_X28_Y15_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[106]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- ((!\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\);

-- Location: LCCOMB_X28_Y15_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[120]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\);

-- Location: LCCOMB_X28_Y15_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[106]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[106]~164_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[106]~164_combout\);

-- Location: LCCOMB_X28_Y15_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[106]~164_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[106]~164_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\);

-- Location: LCCOMB_X28_Y15_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[120]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[120]~165_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[120]~165_combout\);

-- Location: LCCOMB_X29_Y14_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = (((\C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[120]~165_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[120]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[120]~165_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X29_Y14_N6
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[121]~161_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X29_Y14_N8
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\)))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[122]~160_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X29_Y14_N10
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[123]~159_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X29_Y14_N12
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[124]~158_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X29_Y14_N14
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[125]~157_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X29_Y14_N16
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[126]~156_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X29_Y14_N18
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X27_Y15_N18
\C1|Mod0|auto_generated|divider|divider|StageOut[133]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\);

-- Location: LCCOMB_X27_Y15_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[119]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[119]~174_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[119]~174_combout\);

-- Location: LCCOMB_X27_Y15_N12
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[119]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[119]~236_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[119]~174_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\);

-- Location: LCCOMB_X27_Y15_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[133]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[133]~175_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[133]~175_combout\);

-- Location: LCCOMB_X28_Y14_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[133]~175_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[133]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[133]~175_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X28_Y14_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[140]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\);

-- Location: LCCOMB_X28_Y14_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[140]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[126]~219_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\);

-- Location: LCCOMB_X28_Y14_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[139]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[125]~220_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\);

-- Location: LCCOMB_X28_Y14_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[139]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\);

-- Location: LCCOMB_X28_Y17_N8
\C1|Mod0|auto_generated|divider|divider|StageOut[138]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[124]~221_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\);

-- Location: LCCOMB_X29_Y14_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[138]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\);

-- Location: LCCOMB_X30_Y14_N10
\C1|Mod0|auto_generated|divider|divider|StageOut[137]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[123]~222_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\);

-- Location: LCCOMB_X29_Y14_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[137]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\);

-- Location: LCCOMB_X29_Y16_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[136]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[122]~223_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\);

-- Location: LCCOMB_X29_Y14_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[136]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\);

-- Location: LCCOMB_X30_Y14_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[135]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\);

-- Location: LCCOMB_X28_Y17_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[135]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[121]~224_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\);

-- Location: LCCOMB_X30_Y14_N18
\C1|Mod0|auto_generated|divider|divider|StageOut[134]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\);

-- Location: LCCOMB_X28_Y15_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[134]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[120]~225_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\);

-- Location: LCCOMB_X28_Y14_N6
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[134]~172_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X28_Y14_N8
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\)))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[135]~171_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X28_Y14_N10
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[136]~170_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X28_Y14_N12
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[137]~169_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X28_Y14_N14
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[138]~168_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X28_Y14_N16
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[139]~167_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X28_Y14_N18
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[140]~166_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X28_Y14_N20
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X26_Y14_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[147]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\);

-- Location: LCCOMB_X27_Y15_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[147]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[133]~237_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\);

-- Location: LCCOMB_X24_Y14_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[104]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[104]~185_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[104]~185_combout\);

-- Location: LCCOMB_X24_Y14_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[104]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[104]~186_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[104]~186_combout\);

-- Location: LCCOMB_X24_Y14_N20
\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[104]~185_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[104]~186_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[104]~185_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[104]~186_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X24_Y14_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[118]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\);

-- Location: LCCOMB_X24_Y14_N12
\C1|Mod0|auto_generated|divider|divider|StageOut[118]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[118]~184_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[118]~184_combout\);

-- Location: LCCOMB_X24_Y14_N6
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[118]~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[118]~184_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X24_Y14_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[132]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & 
-- (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\);

-- Location: LCCOMB_X24_Y14_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[146]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\);

-- Location: LCCOMB_X24_Y14_N4
\C1|Mod0|auto_generated|divider|divider|StageOut[132]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[132]~188_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[132]~188_combout\);

-- Location: LCCOMB_X24_Y14_N8
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[132]~188_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[132]~188_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[132]~263_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\);

-- Location: LCCOMB_X24_Y14_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[146]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[146]~189_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[146]~189_combout\);

-- Location: LCCOMB_X27_Y14_N2
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ = (((\C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[146]~189_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[146]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[146]~189_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\);

-- Location: LCCOMB_X27_Y14_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[147]~183_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~1\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\);

-- Location: LCCOMB_X27_Y14_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[154]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[140]~226_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\);

-- Location: LCCOMB_X27_Y14_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[154]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\);

-- Location: LCCOMB_X28_Y14_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[153]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\);

-- Location: LCCOMB_X26_Y14_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[153]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[139]~227_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\);

-- Location: LCCOMB_X28_Y17_N4
\C1|Mod0|auto_generated|divider|divider|StageOut[152]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[138]~228_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\);

-- Location: LCCOMB_X28_Y14_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[152]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\);

-- Location: LCCOMB_X30_Y14_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[151]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[137]~229_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\);

-- Location: LCCOMB_X28_Y14_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[151]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\);

-- Location: LCCOMB_X26_Y14_N12
\C1|Mod0|auto_generated|divider|divider|StageOut[150]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\);

-- Location: LCCOMB_X26_Y14_N6
\C1|Mod0|auto_generated|divider|divider|StageOut[150]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[136]~230_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\);

-- Location: LCCOMB_X27_Y14_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[149]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\);

-- Location: LCCOMB_X28_Y17_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[149]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[135]~231_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\);

-- Location: LCCOMB_X28_Y15_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[148]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[134]~232_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\);

-- Location: LCCOMB_X30_Y14_N8
\C1|Mod0|auto_generated|divider|divider|StageOut[148]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\);

-- Location: LCCOMB_X27_Y14_N6
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\)))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[148]~182_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~3\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\);

-- Location: LCCOMB_X27_Y14_N8
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[149]~181_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~5\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\);

-- Location: LCCOMB_X27_Y14_N10
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[150]~180_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~7\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\);

-- Location: LCCOMB_X27_Y14_N12
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[151]~179_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~9\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\);

-- Location: LCCOMB_X27_Y14_N14
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[152]~178_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~11\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\);

-- Location: LCCOMB_X27_Y14_N16
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\ & (((\C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\)))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\ & 
-- (!\C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\)))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\ & 
-- !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[153]~177_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~13\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\);

-- Location: LCCOMB_X27_Y14_N18
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~16_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\ & ((((\C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\))))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\) # (GND))))
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\) # 
-- (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[154]~176_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~15\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~16_combout\,
	cout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17\);

-- Location: LCCOMB_X27_Y14_N20
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ = !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\);

-- Location: LCCOMB_X27_Y15_N6
\C1|Mod0|auto_generated|divider|divider|StageOut[161]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\);

-- Location: LCCOMB_X27_Y15_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[161]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[147]~245_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\);

-- Location: LCCOMB_X24_Y14_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[160]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[146]~246_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\);

-- Location: LCCOMB_X24_Y14_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[160]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\);

-- Location: LCCOMB_X30_Y14_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[131]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\C1|Add1~4_combout\ $ (\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~4_combout\,
	datab => \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\);

-- Location: LCCOMB_X28_Y13_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[117]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[117]~192_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ (\C1|Add1~4_combout\ $ 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \C1|Add1~4_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[117]~192_combout\);

-- Location: LCCOMB_X28_Y13_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[117]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[117]~193_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ (\C1|Add1~4_combout\ $ 
-- (\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \C1|Add1~4_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[117]~193_combout\);

-- Location: LCCOMB_X28_Y13_N0
\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[117]~192_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[117]~193_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[117]~192_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[117]~193_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X26_Y14_N8
\C1|Mod0|auto_generated|divider|divider|StageOut[145]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\);

-- Location: LCCOMB_X26_Y14_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[131]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[131]~194_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[131]~194_combout\);

-- Location: LCCOMB_X26_Y14_N28
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[131]~194_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[131]~194_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[131]~191_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X26_Y14_N18
\C1|Mod0|auto_generated|divider|divider|StageOut[145]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[145]~195_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[145]~195_combout\);

-- Location: LCCOMB_X26_Y14_N10
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[145]~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[145]~195_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\);

-- Location: LCCOMB_X26_Y14_N4
\C1|Mod0|auto_generated|divider|divider|StageOut[159]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~20_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\);

-- Location: LCCOMB_X26_Y14_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[159]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[145]~248_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\);

-- Location: LCCOMB_X29_Y18_N16
\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ = \C1|Add1~2_combout\ $ (((\C1|Add9~2_combout\ & ((\C1|Add1~0_combout\) # (\C1|VPOS\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~0_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Add1~2_combout\,
	datad => \C1|Add9~2_combout\,
	combout => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\);

-- Location: LCCOMB_X26_Y17_N26
\C1|Mod0|auto_generated|divider|divider|StageOut[144]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[144]~197_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[144]~197_combout\);

-- Location: LCCOMB_X26_Y17_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[130]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[130]~198_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[130]~198_combout\);

-- Location: LCCOMB_X26_Y17_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[130]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[130]~199_combout\ = (\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[130]~199_combout\);

-- Location: LCCOMB_X26_Y17_N0
\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[130]~198_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[130]~199_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[130]~198_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[130]~199_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X26_Y17_N12
\C1|Mod0|auto_generated|divider|divider|StageOut[144]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[144]~200_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[144]~200_combout\);

-- Location: LCCOMB_X26_Y17_N30
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[144]~197_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[144]~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[144]~197_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[144]~200_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X26_Y17_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[158]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\);

-- Location: LCCOMB_X26_Y17_N18
\C1|Mod0|auto_generated|divider|divider|StageOut[158]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & 
-- ((\C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\))) # (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \C1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\);

-- Location: LCCOMB_X26_Y17_N8
\C1|Mod0|auto_generated|divider|divider|StageOut[157]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (\C1|Add1~0_combout\ $ (((\C1|Add9~2_combout\ & \C1|VPOS\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Add1~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\);

-- Location: LCCOMB_X26_Y17_N22
\C1|Mod0|auto_generated|divider|divider|StageOut[143]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & (\C1|Add1~0_combout\ $ (((\C1|Add9~2_combout\ & \C1|VPOS\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Add1~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\);

-- Location: LCCOMB_X26_Y17_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[143]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & (\C1|Add1~0_combout\ $ (((\C1|Add9~2_combout\ & \C1|VPOS\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Add1~0_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\);

-- Location: LCCOMB_X26_Y17_N4
\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X26_Y17_N6
\C1|Mod0|auto_generated|divider|divider|StageOut[157]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\);

-- Location: LCCOMB_X26_Y16_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[156]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[156]~206_combout\ = (\C1|VPOS\(0) & \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(0),
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[156]~206_combout\);

-- Location: LCCOMB_X26_Y16_N10
\C1|Mod0|auto_generated|divider|divider|StageOut[156]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[156]~207_combout\ = (\C1|VPOS\(0) & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|VPOS\(0),
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[156]~207_combout\);

-- Location: LCCOMB_X27_Y17_N6
\C1|Mod0|auto_generated|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\C1|Mod0|auto_generated|divider|divider|StageOut[156]~206_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[156]~207_combout\)))
-- \C1|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[156]~206_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[156]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[156]~206_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[156]~207_combout\,
	datad => VCC,
	combout => \C1|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X27_Y17_N8
\C1|Mod0|auto_generated|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~2_combout\ = (\C1|Mod0|auto_generated|divider|op_2~1\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\)))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~1\ & (((!\C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\)) # (GND)))
-- \C1|Mod0|auto_generated|divider|op_2~3\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\) # (!\C1|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~1\,
	combout => \C1|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X27_Y17_N10
\C1|Mod0|auto_generated|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~4_combout\ = (\C1|Mod0|auto_generated|divider|op_2~3\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\ & VCC))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~3\ & ((((!\C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\)))))
-- \C1|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\ & !\C1|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~3\,
	combout => \C1|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X27_Y17_N12
\C1|Mod0|auto_generated|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~6_combout\ = (\C1|Mod0|auto_generated|divider|op_2~5\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\)))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~5\ & (((!\C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\)) # (GND)))
-- \C1|Mod0|auto_generated|divider|op_2~7\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\) # (!\C1|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~5\,
	combout => \C1|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X27_Y17_N14
\C1|Mod0|auto_generated|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~8_combout\ = (\C1|Mod0|auto_generated|divider|op_2~7\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\ & VCC))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~7\ & ((((!\C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\)))))
-- \C1|Mod0|auto_generated|divider|op_2~9\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\ & !\C1|Mod0|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~7\,
	combout => \C1|Mod0|auto_generated|divider|op_2~8_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X27_Y17_N16
\C1|Mod0|auto_generated|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~10_combout\ = (\C1|Mod0|auto_generated|divider|op_2~9\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\)))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~9\ & (((!\C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\)) # (GND)))
-- \C1|Mod0|auto_generated|divider|op_2~11\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\) # (!\C1|Mod0|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~9\,
	combout => \C1|Mod0|auto_generated|divider|op_2~10_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X27_Y15_N24
\C1|Mod0|auto_generated|divider|remainder[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[5]~9_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~10_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[161]~215_combout\,
	datab => \C1|Add9~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[161]~257_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~10_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[5]~9_combout\);

-- Location: LCCOMB_X24_Y14_N10
\C1|Mod0|auto_generated|divider|remainder[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[4]~0_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~8_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[160]~190_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[160]~247_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[4]~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\C1|drawProcess~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~24_combout\ = \C1|VPOS\(0) $ ((((!\C1|Add1~18_combout\ & !\C1|Add9~0_combout\)) # (!\C1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~18_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Add1~20_combout\,
	datad => \C1|Add9~0_combout\,
	combout => \C1|drawProcess~24_combout\);

-- Location: LCCOMB_X30_Y15_N0
\C1|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~0_combout\ = (\C1|Add9~2_combout\ & (\C1|drawProcess~24_combout\ $ (VCC))) # (!\C1|Add9~2_combout\ & (\C1|drawProcess~24_combout\ & VCC))
-- \C1|Add4~1\ = CARRY((\C1|Add9~2_combout\ & \C1|drawProcess~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|drawProcess~24_combout\,
	datad => VCC,
	combout => \C1|Add4~0_combout\,
	cout => \C1|Add4~1\);

-- Location: LCCOMB_X30_Y15_N2
\C1|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~2_combout\ = (\C1|Add4~1\ & (\C1|Add1~0_combout\ $ ((!\C1|Add9~2_combout\)))) # (!\C1|Add4~1\ & ((\C1|Add1~0_combout\ $ (\C1|Add9~2_combout\)) # (GND)))
-- \C1|Add4~3\ = CARRY((\C1|Add1~0_combout\ $ (!\C1|Add9~2_combout\)) # (!\C1|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~0_combout\,
	datab => \C1|Add9~2_combout\,
	datad => VCC,
	cin => \C1|Add4~1\,
	combout => \C1|Add4~2_combout\,
	cout => \C1|Add4~3\);

-- Location: LCCOMB_X30_Y15_N4
\C1|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~4_combout\ = (\C1|Add4~3\ & ((\C1|Add9~2_combout\ $ (\C1|Add1~2_combout\)))) # (!\C1|Add4~3\ & (\C1|Add9~2_combout\ $ (\C1|Add1~2_combout\ $ (VCC))))
-- \C1|Add4~5\ = CARRY((!\C1|Add4~3\ & (\C1|Add9~2_combout\ $ (\C1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add1~2_combout\,
	datad => VCC,
	cin => \C1|Add4~3\,
	combout => \C1|Add4~4_combout\,
	cout => \C1|Add4~5\);

-- Location: LCCOMB_X30_Y15_N6
\C1|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~6_combout\ = (\C1|Add4~5\ & (\C1|Add1~4_combout\ $ ((!\C1|Add9~2_combout\)))) # (!\C1|Add4~5\ & ((\C1|Add1~4_combout\ $ (\C1|Add9~2_combout\)) # (GND)))
-- \C1|Add4~7\ = CARRY((\C1|Add1~4_combout\ $ (!\C1|Add9~2_combout\)) # (!\C1|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~4_combout\,
	datab => \C1|Add9~2_combout\,
	datad => VCC,
	cin => \C1|Add4~5\,
	combout => \C1|Add4~6_combout\,
	cout => \C1|Add4~7\);

-- Location: LCCOMB_X30_Y15_N8
\C1|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~8_combout\ = (\C1|Add4~7\ & ((\C1|Add9~2_combout\ $ (\C1|Add1~6_combout\)))) # (!\C1|Add4~7\ & (\C1|Add9~2_combout\ $ (\C1|Add1~6_combout\ $ (VCC))))
-- \C1|Add4~9\ = CARRY((!\C1|Add4~7\ & (\C1|Add9~2_combout\ $ (\C1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add1~6_combout\,
	datad => VCC,
	cin => \C1|Add4~7\,
	combout => \C1|Add4~8_combout\,
	cout => \C1|Add4~9\);

-- Location: LCCOMB_X30_Y15_N10
\C1|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~10_combout\ = (\C1|Add4~9\ & (\C1|Add9~2_combout\ $ ((!\C1|Add1~8_combout\)))) # (!\C1|Add4~9\ & ((\C1|Add9~2_combout\ $ (\C1|Add1~8_combout\)) # (GND)))
-- \C1|Add4~11\ = CARRY((\C1|Add9~2_combout\ $ (!\C1|Add1~8_combout\)) # (!\C1|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add1~8_combout\,
	datad => VCC,
	cin => \C1|Add4~9\,
	combout => \C1|Add4~10_combout\,
	cout => \C1|Add4~11\);

-- Location: LCCOMB_X30_Y15_N12
\C1|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~12_combout\ = (\C1|Add4~11\ & ((\C1|Add1~10_combout\ $ (!\C1|Add9~2_combout\)))) # (!\C1|Add4~11\ & (\C1|Add1~10_combout\ $ (\C1|Add9~2_combout\ $ (GND))))
-- \C1|Add4~13\ = CARRY((!\C1|Add4~11\ & (\C1|Add1~10_combout\ $ (!\C1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~10_combout\,
	datab => \C1|Add9~2_combout\,
	datad => VCC,
	cin => \C1|Add4~11\,
	combout => \C1|Add4~12_combout\,
	cout => \C1|Add4~13\);

-- Location: LCCOMB_X30_Y15_N30
\C1|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal5~0_combout\ = (!\C1|Add4~6_combout\ & (!\C1|Add4~2_combout\ & (!\C1|Add4~4_combout\ & !\C1|Add4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add4~6_combout\,
	datab => \C1|Add4~2_combout\,
	datac => \C1|Add4~4_combout\,
	datad => \C1|Add4~0_combout\,
	combout => \C1|Equal5~0_combout\);

-- Location: LCCOMB_X31_Y15_N4
\C1|Equal5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal5~1_combout\ = (!\C1|Add4~10_combout\ & \C1|Add4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add4~10_combout\,
	datad => \C1|Add4~8_combout\,
	combout => \C1|Equal5~1_combout\);

-- Location: LCCOMB_X30_Y15_N14
\C1|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~14_combout\ = (\C1|Add4~13\ & (\C1|Add9~4_combout\ $ ((\C1|Add9~2_combout\)))) # (!\C1|Add4~13\ & ((\C1|Add9~4_combout\ $ (!\C1|Add9~2_combout\)) # (GND)))
-- \C1|Add4~15\ = CARRY((\C1|Add9~4_combout\ $ (\C1|Add9~2_combout\)) # (!\C1|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~4_combout\,
	datab => \C1|Add9~2_combout\,
	datad => VCC,
	cin => \C1|Add4~13\,
	combout => \C1|Add4~14_combout\,
	cout => \C1|Add4~15\);

-- Location: LCCOMB_X31_Y15_N6
\C1|Equal5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal5~2_combout\ = (\C1|Add4~12_combout\ & (\C1|Equal5~0_combout\ & (\C1|Equal5~1_combout\ & !\C1|Add4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add4~12_combout\,
	datab => \C1|Equal5~0_combout\,
	datac => \C1|Equal5~1_combout\,
	datad => \C1|Add4~14_combout\,
	combout => \C1|Equal5~2_combout\);

-- Location: LCCOMB_X29_Y18_N2
\C1|Add9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~5_combout\ = \C1|Add1~20_combout\ $ (((\C1|Add1~18_combout\) # (\C1|Add9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add1~18_combout\,
	datac => \C1|Add1~20_combout\,
	datad => \C1|Add9~0_combout\,
	combout => \C1|Add9~5_combout\);

-- Location: LCCOMB_X31_Y16_N28
\C1|Add9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add9~6_combout\ = \C1|Add9~0_combout\ $ (\C1|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Add9~0_combout\,
	datad => \C1|Add1~18_combout\,
	combout => \C1|Add9~6_combout\);

-- Location: LCCOMB_X30_Y15_N16
\C1|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~16_combout\ = (\C1|Add4~15\ & ((\C1|Add9~2_combout\ $ (!\C1|Add9~3_combout\)))) # (!\C1|Add4~15\ & (\C1|Add9~2_combout\ $ (\C1|Add9~3_combout\ $ (GND))))
-- \C1|Add4~17\ = CARRY((!\C1|Add4~15\ & (\C1|Add9~2_combout\ $ (!\C1|Add9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add9~3_combout\,
	datad => VCC,
	cin => \C1|Add4~15\,
	combout => \C1|Add4~16_combout\,
	cout => \C1|Add4~17\);

-- Location: LCCOMB_X30_Y15_N18
\C1|Add4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~18_combout\ = (\C1|Add4~17\ & (\C1|Add9~1_combout\ $ ((\C1|Add9~2_combout\)))) # (!\C1|Add4~17\ & ((\C1|Add9~1_combout\ $ (!\C1|Add9~2_combout\)) # (GND)))
-- \C1|Add4~19\ = CARRY((\C1|Add9~1_combout\ $ (\C1|Add9~2_combout\)) # (!\C1|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~1_combout\,
	datab => \C1|Add9~2_combout\,
	datad => VCC,
	cin => \C1|Add4~17\,
	combout => \C1|Add4~18_combout\,
	cout => \C1|Add4~19\);

-- Location: LCCOMB_X30_Y15_N20
\C1|Add4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~20_combout\ = (\C1|Add4~19\ & ((\C1|Add9~2_combout\ $ (!\C1|Add9~6_combout\)))) # (!\C1|Add4~19\ & (\C1|Add9~2_combout\ $ (\C1|Add9~6_combout\ $ (GND))))
-- \C1|Add4~21\ = CARRY((!\C1|Add4~19\ & (\C1|Add9~2_combout\ $ (!\C1|Add9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Add9~6_combout\,
	datad => VCC,
	cin => \C1|Add4~19\,
	combout => \C1|Add4~20_combout\,
	cout => \C1|Add4~21\);

-- Location: LCCOMB_X30_Y15_N22
\C1|Add4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~22_combout\ = (\C1|Add4~21\ & (\C1|Add9~5_combout\ $ ((!\C1|Add9~2_combout\)))) # (!\C1|Add4~21\ & ((\C1|Add9~5_combout\ $ (\C1|Add9~2_combout\)) # (GND)))
-- \C1|Add4~23\ = CARRY((\C1|Add9~5_combout\ $ (!\C1|Add9~2_combout\)) # (!\C1|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~5_combout\,
	datab => \C1|Add9~2_combout\,
	datad => VCC,
	cin => \C1|Add4~21\,
	combout => \C1|Add4~22_combout\,
	cout => \C1|Add4~23\);

-- Location: LCCOMB_X30_Y15_N24
\C1|Add4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add4~24_combout\ = !\C1|Add4~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Add4~23\,
	combout => \C1|Add4~24_combout\);

-- Location: LCCOMB_X30_Y15_N28
\C1|Equal5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal5~3_combout\ = (!\C1|Add4~20_combout\ & (!\C1|Add4~18_combout\ & (!\C1|Add4~22_combout\ & !\C1|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add4~20_combout\,
	datab => \C1|Add4~18_combout\,
	datac => \C1|Add4~22_combout\,
	datad => \C1|Add4~16_combout\,
	combout => \C1|Equal5~3_combout\);

-- Location: LCCOMB_X30_Y15_N26
\C1|drawProcess~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~25_combout\ = (\C1|Add9~2_combout\ & (((\C1|Add4~24_combout\) # (!\C1|Equal5~3_combout\)) # (!\C1|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal5~2_combout\,
	datab => \C1|Add4~24_combout\,
	datac => \C1|Add9~2_combout\,
	datad => \C1|Equal5~3_combout\,
	combout => \C1|drawProcess~25_combout\);

-- Location: LCCOMB_X24_Y17_N12
\C1|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~0_combout\ = (\C1|Mod0|auto_generated|divider|remainder[4]~0_combout\ & (\C1|drawProcess~25_combout\ $ (VCC))) # (!\C1|Mod0|auto_generated|divider|remainder[4]~0_combout\ & (\C1|drawProcess~25_combout\ & VCC))
-- \C1|Add5~1\ = CARRY((\C1|Mod0|auto_generated|divider|remainder[4]~0_combout\ & \C1|drawProcess~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|remainder[4]~0_combout\,
	datab => \C1|drawProcess~25_combout\,
	datad => VCC,
	combout => \C1|Add5~0_combout\,
	cout => \C1|Add5~1\);

-- Location: LCCOMB_X24_Y17_N14
\C1|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~2_combout\ = (\C1|Mod0|auto_generated|divider|remainder[5]~9_combout\ & (!\C1|Add5~1\)) # (!\C1|Mod0|auto_generated|divider|remainder[5]~9_combout\ & ((\C1|Add5~1\) # (GND)))
-- \C1|Add5~3\ = CARRY((!\C1|Add5~1\) # (!\C1|Mod0|auto_generated|divider|remainder[5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|remainder[5]~9_combout\,
	datad => VCC,
	cin => \C1|Add5~1\,
	combout => \C1|Add5~2_combout\,
	cout => \C1|Add5~3\);

-- Location: LCCOMB_X26_Y14_N26
\C1|Mod0|auto_generated|divider|remainder[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[3]~1_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[159]~249_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[159]~196_combout\,
	datac => \C1|Mod0|auto_generated|divider|op_2~6_combout\,
	datad => \C1|Add9~2_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[3]~1_combout\);

-- Location: LCCOMB_X28_Y15_N2
\C1|Mod0|auto_generated|divider|divider|StageOut[168]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[154]~238_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\);

-- Location: LCCOMB_X27_Y15_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[168]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\);

-- Location: LCCOMB_X26_Y14_N16
\C1|Mod0|auto_generated|divider|divider|StageOut[167]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[153]~239_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\);

-- Location: LCCOMB_X27_Y14_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[167]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\);

-- Location: LCCOMB_X28_Y17_N20
\C1|Mod0|auto_generated|divider|divider|StageOut[166]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[152]~240_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\);

-- Location: LCCOMB_X27_Y14_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[166]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\);

-- Location: LCCOMB_X30_Y14_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[165]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[151]~241_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\);

-- Location: LCCOMB_X27_Y14_N0
\C1|Mod0|auto_generated|divider|divider|StageOut[165]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\);

-- Location: LCCOMB_X26_Y14_N24
\C1|Mod0|auto_generated|divider|divider|StageOut[164]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\ = (!\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\);

-- Location: LCCOMB_X26_Y14_N14
\C1|Mod0|auto_generated|divider|divider|StageOut[164]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[150]~242_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\);

-- Location: LCCOMB_X28_Y17_N30
\C1|Mod0|auto_generated|divider|divider|StageOut[163]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[149]~243_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\);

-- Location: LCCOMB_X28_Y17_N12
\C1|Mod0|auto_generated|divider|divider|StageOut[163]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\);

-- Location: LCCOMB_X28_Y15_N28
\C1|Mod0|auto_generated|divider|divider|StageOut[162]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\) # 
-- ((!\C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[148]~244_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\);

-- Location: LCCOMB_X28_Y15_N8
\C1|Mod0|auto_generated|divider|divider|StageOut[162]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\ = (\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ & !\C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\);

-- Location: LCCOMB_X27_Y17_N18
\C1|Mod0|auto_generated|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~12_combout\ = (\C1|Mod0|auto_generated|divider|op_2~11\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\ & VCC))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~11\ & ((((!\C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\)))))
-- \C1|Mod0|auto_generated|divider|op_2~13\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\ & !\C1|Mod0|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~11\,
	combout => \C1|Mod0|auto_generated|divider|op_2~12_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X27_Y17_N20
\C1|Mod0|auto_generated|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~14_combout\ = (\C1|Mod0|auto_generated|divider|op_2~13\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\)))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~13\ & (((!\C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\)) # (GND)))
-- \C1|Mod0|auto_generated|divider|op_2~15\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\) # (!\C1|Mod0|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~13\,
	combout => \C1|Mod0|auto_generated|divider|op_2~14_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X27_Y17_N22
\C1|Mod0|auto_generated|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~16_combout\ = (\C1|Mod0|auto_generated|divider|op_2~15\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\ & VCC))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~15\ & ((((!\C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\)))))
-- \C1|Mod0|auto_generated|divider|op_2~17\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\ & !\C1|Mod0|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~15\,
	combout => \C1|Mod0|auto_generated|divider|op_2~16_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X27_Y17_N24
\C1|Mod0|auto_generated|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~18_combout\ = (\C1|Mod0|auto_generated|divider|op_2~17\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\)))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~17\ & (((!\C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\)) # (GND)))
-- \C1|Mod0|auto_generated|divider|op_2~19\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\) # (!\C1|Mod0|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~17\,
	combout => \C1|Mod0|auto_generated|divider|op_2~18_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X27_Y17_N26
\C1|Mod0|auto_generated|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~20_combout\ = (\C1|Mod0|auto_generated|divider|op_2~19\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\ & VCC))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~19\ & ((((!\C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\)))))
-- \C1|Mod0|auto_generated|divider|op_2~21\ = CARRY((!\C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\ & (!\C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\ & !\C1|Mod0|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~19\,
	combout => \C1|Mod0|auto_generated|divider|op_2~20_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X27_Y17_N28
\C1|Mod0|auto_generated|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~22_combout\ = (\C1|Mod0|auto_generated|divider|op_2~21\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\)))) # 
-- (!\C1|Mod0|auto_generated|divider|op_2~21\ & (((!\C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\ & !\C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\)) # (GND)))
-- \C1|Mod0|auto_generated|divider|op_2~23\ = CARRY((\C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\) # (!\C1|Mod0|auto_generated|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\,
	datad => VCC,
	cin => \C1|Mod0|auto_generated|divider|op_2~21\,
	combout => \C1|Mod0|auto_generated|divider|op_2~22_combout\,
	cout => \C1|Mod0|auto_generated|divider|op_2~23\);

-- Location: LCCOMB_X27_Y17_N30
\C1|Mod0|auto_generated|divider|op_2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|op_2~24_combout\ = \C1|Mod0|auto_generated|divider|op_2~23\ $ (((\C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\) # (\C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\,
	cin => \C1|Mod0|auto_generated|divider|op_2~23\,
	combout => \C1|Mod0|auto_generated|divider|op_2~24_combout\);

-- Location: LCCOMB_X27_Y17_N0
\C1|Mod0|auto_generated|divider|remainder[12]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[12]~2_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~24_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[168]~250_combout\,
	datac => \C1|Mod0|auto_generated|divider|op_2~24_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[168]~208_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[12]~2_combout\);

-- Location: LCCOMB_X27_Y17_N2
\C1|Mod0|auto_generated|divider|remainder[11]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[11]~3_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~22_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[167]~209_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[167]~251_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~22_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[11]~3_combout\);

-- Location: LCCOMB_X28_Y17_N18
\C1|Mod0|auto_generated|divider|remainder[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[10]~4_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~20_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[166]~210_combout\,
	datab => \C1|Add9~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|op_2~20_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[166]~252_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[10]~4_combout\);

-- Location: LCCOMB_X27_Y17_N4
\C1|Mod0|auto_generated|divider|remainder[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[9]~5_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~18_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[165]~211_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[165]~253_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~18_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[9]~5_combout\);

-- Location: LCCOMB_X26_Y14_N30
\C1|Mod0|auto_generated|divider|remainder[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[8]~6_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~16_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[164]~212_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[164]~254_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~16_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[8]~6_combout\);

-- Location: LCCOMB_X28_Y17_N28
\C1|Mod0|auto_generated|divider|remainder[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[7]~7_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~14_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[163]~213_combout\,
	datab => \C1|Add9~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[163]~255_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~14_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[7]~7_combout\);

-- Location: LCCOMB_X28_Y15_N10
\C1|Mod0|auto_generated|divider|remainder[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod0|auto_generated|divider|remainder[6]~8_combout\ = (\C1|Add9~2_combout\ & (((\C1|Mod0|auto_generated|divider|op_2~12_combout\)))) # (!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\) # 
-- ((\C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[162]~256_combout\,
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[162]~214_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~12_combout\,
	combout => \C1|Mod0|auto_generated|divider|remainder[6]~8_combout\);

-- Location: LCCOMB_X24_Y17_N16
\C1|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~4_combout\ = ((\C1|drawProcess~25_combout\ $ (\C1|Mod0|auto_generated|divider|remainder[6]~8_combout\ $ (!\C1|Add5~3\)))) # (GND)
-- \C1|Add5~5\ = CARRY((\C1|drawProcess~25_combout\ & ((\C1|Mod0|auto_generated|divider|remainder[6]~8_combout\) # (!\C1|Add5~3\))) # (!\C1|drawProcess~25_combout\ & (\C1|Mod0|auto_generated|divider|remainder[6]~8_combout\ & !\C1|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~25_combout\,
	datab => \C1|Mod0|auto_generated|divider|remainder[6]~8_combout\,
	datad => VCC,
	cin => \C1|Add5~3\,
	combout => \C1|Add5~4_combout\,
	cout => \C1|Add5~5\);

-- Location: LCCOMB_X24_Y17_N18
\C1|Add5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~7_cout\ = CARRY((!\C1|Add5~5\) # (!\C1|Mod0|auto_generated|divider|remainder[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|remainder[7]~7_combout\,
	datad => VCC,
	cin => \C1|Add5~5\,
	cout => \C1|Add5~7_cout\);

-- Location: LCCOMB_X24_Y17_N20
\C1|Add5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~9_cout\ = CARRY((\C1|Mod0|auto_generated|divider|remainder[8]~6_combout\ & !\C1|Add5~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|remainder[8]~6_combout\,
	datad => VCC,
	cin => \C1|Add5~7_cout\,
	cout => \C1|Add5~9_cout\);

-- Location: LCCOMB_X24_Y17_N22
\C1|Add5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~11_cout\ = CARRY((!\C1|Add5~9_cout\) # (!\C1|Mod0|auto_generated|divider|remainder[9]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|remainder[9]~5_combout\,
	datad => VCC,
	cin => \C1|Add5~9_cout\,
	cout => \C1|Add5~11_cout\);

-- Location: LCCOMB_X24_Y17_N24
\C1|Add5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~13_cout\ = CARRY((\C1|Mod0|auto_generated|divider|remainder[10]~4_combout\ & !\C1|Add5~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|remainder[10]~4_combout\,
	datad => VCC,
	cin => \C1|Add5~11_cout\,
	cout => \C1|Add5~13_cout\);

-- Location: LCCOMB_X24_Y17_N26
\C1|Add5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~15_cout\ = CARRY((!\C1|Add5~13_cout\) # (!\C1|Mod0|auto_generated|divider|remainder[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod0|auto_generated|divider|remainder[11]~3_combout\,
	datad => VCC,
	cin => \C1|Add5~13_cout\,
	cout => \C1|Add5~15_cout\);

-- Location: LCCOMB_X24_Y17_N28
\C1|Add5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~17_cout\ = CARRY((\C1|Mod0|auto_generated|divider|remainder[12]~2_combout\ & !\C1|Add5~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|remainder[12]~2_combout\,
	datad => VCC,
	cin => \C1|Add5~15_cout\,
	cout => \C1|Add5~17_cout\);

-- Location: LCCOMB_X24_Y17_N30
\C1|Add5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add5~18_combout\ = \C1|Add5~17_cout\ $ (\C1|Mod0|auto_generated|divider|remainder[12]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod0|auto_generated|divider|remainder[12]~2_combout\,
	cin => \C1|Add5~17_cout\,
	combout => \C1|Add5~18_combout\);

-- Location: LCCOMB_X26_Y17_N10
\C1|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|WideOr0~1_combout\ = (\C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\) # ((\C1|VPOS\(0)) # ((\C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\) # 
-- (\C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|divider|StageOut[158]~201_combout\,
	datab => \C1|VPOS\(0),
	datac => \C1|Mod0|auto_generated|divider|divider|StageOut[157]~202_combout\,
	datad => \C1|Mod0|auto_generated|divider|divider|StageOut[157]~205_combout\,
	combout => \C1|WideOr0~1_combout\);

-- Location: LCCOMB_X26_Y17_N20
\C1|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|WideOr0~0_combout\ = (\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|op_2~2_combout\) # ((\C1|Mod0|auto_generated|divider|op_2~4_combout\) # (\C1|Mod0|auto_generated|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|op_2~2_combout\,
	datac => \C1|Mod0|auto_generated|divider|op_2~4_combout\,
	datad => \C1|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \C1|WideOr0~0_combout\);

-- Location: LCCOMB_X26_Y17_N28
\C1|WideOr0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|WideOr0~2_combout\ = (\C1|WideOr0~0_combout\) # ((!\C1|Add9~2_combout\ & ((\C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\) # (\C1|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add9~2_combout\,
	datab => \C1|Mod0|auto_generated|divider|divider|StageOut[158]~264_combout\,
	datac => \C1|WideOr0~1_combout\,
	datad => \C1|WideOr0~0_combout\,
	combout => \C1|WideOr0~2_combout\);

-- Location: LCCOMB_X24_Y17_N0
\C1|Add6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add6~1_cout\ = CARRY((\C1|Add5~18_combout\ & \C1|WideOr0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add5~18_combout\,
	datab => \C1|WideOr0~2_combout\,
	datad => VCC,
	cout => \C1|Add6~1_cout\);

-- Location: LCCOMB_X24_Y17_N2
\C1|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add6~2_combout\ = (\C1|Mod0|auto_generated|divider|remainder[3]~1_combout\ & (!\C1|Add6~1_cout\)) # (!\C1|Mod0|auto_generated|divider|remainder[3]~1_combout\ & ((\C1|Add6~1_cout\) # (GND)))
-- \C1|Add6~3\ = CARRY((!\C1|Add6~1_cout\) # (!\C1|Mod0|auto_generated|divider|remainder[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod0|auto_generated|divider|remainder[3]~1_combout\,
	datad => VCC,
	cin => \C1|Add6~1_cout\,
	combout => \C1|Add6~2_combout\,
	cout => \C1|Add6~3\);

-- Location: LCCOMB_X24_Y17_N4
\C1|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add6~4_combout\ = (\C1|Add5~0_combout\ & (\C1|Add6~3\ $ (GND))) # (!\C1|Add5~0_combout\ & (!\C1|Add6~3\ & VCC))
-- \C1|Add6~5\ = CARRY((\C1|Add5~0_combout\ & !\C1|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add5~0_combout\,
	datad => VCC,
	cin => \C1|Add6~3\,
	combout => \C1|Add6~4_combout\,
	cout => \C1|Add6~5\);

-- Location: LCCOMB_X24_Y17_N6
\C1|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add6~6_combout\ = (\C1|Add5~2_combout\ & (!\C1|Add6~5\)) # (!\C1|Add5~2_combout\ & ((\C1|Add6~5\) # (GND)))
-- \C1|Add6~7\ = CARRY((!\C1|Add6~5\) # (!\C1|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add5~2_combout\,
	datad => VCC,
	cin => \C1|Add6~5\,
	combout => \C1|Add6~6_combout\,
	cout => \C1|Add6~7\);

-- Location: LCCOMB_X24_Y17_N8
\C1|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add6~8_combout\ = \C1|Add6~7\ $ (!\C1|Add5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|Add5~4_combout\,
	cin => \C1|Add6~7\,
	combout => \C1|Add6~8_combout\);

-- Location: LCCOMB_X21_Y14_N18
\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\ = \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ $ (GND)
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\ = CARRY(!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\);

-- Location: LCCOMB_X21_Y14_N20
\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\)) # 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\ & VCC))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ = CARRY((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~1\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\);

-- Location: LCCOMB_X21_Y14_N22
\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ $ (GND))) # 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\ & VCC))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ = CARRY((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~3\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\);

-- Location: LCCOMB_X21_Y14_N24
\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ = !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\);

-- Location: LCCOMB_X21_Y14_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[78]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\);

-- Location: LCCOMB_X21_Y14_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[78]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\ = (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\);

-- Location: LCCOMB_X21_Y14_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[77]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\);

-- Location: LCCOMB_X21_Y14_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[77]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\);

-- Location: LCCOMB_X21_Y14_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[76]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\);

-- Location: LCCOMB_X20_Y14_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[76]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\);

-- Location: LCCOMB_X20_Y14_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[75]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[75]~146_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[75]~146_combout\);

-- Location: LCCOMB_X20_Y14_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[75]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[75]~147_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[75]~147_combout\);

-- Location: LCCOMB_X21_Y14_N6
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ = (((\C1|Mod1|auto_generated|divider|divider|StageOut[75]~146_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[75]~147_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[75]~146_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[75]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[75]~146_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[75]~147_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\);

-- Location: LCCOMB_X21_Y14_N8
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[76]~145_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[76]~144_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~1\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\);

-- Location: LCCOMB_X21_Y14_N10
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\)))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[77]~143_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[77]~142_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~3\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\);

-- Location: LCCOMB_X21_Y14_N12
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[78]~141_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[78]~140_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~5\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\);

-- Location: LCCOMB_X21_Y14_N14
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ = \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~7\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\);

-- Location: LCCOMB_X21_Y14_N16
\C1|Mod1|auto_generated|divider|divider|StageOut[91]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- ((\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~19_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\);

-- Location: LCCOMB_X22_Y14_N20
\C1|Mod1|auto_generated|divider|divider|StageOut[91]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\);

-- Location: LCCOMB_X21_Y14_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[90]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\)) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[10]~20_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~2_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\);

-- Location: LCCOMB_X22_Y14_N18
\C1|Mod1|auto_generated|divider|divider|StageOut[90]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\);

-- Location: LCCOMB_X22_Y14_N12
\C1|Mod1|auto_generated|divider|divider|StageOut[89]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\);

-- Location: LCCOMB_X22_Y14_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[89]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\)) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[9]~21_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~0_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\);

-- Location: LCCOMB_X22_Y14_N22
\C1|Mod1|auto_generated|divider|divider|StageOut[88]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\);

-- Location: LCCOMB_X22_Y14_N24
\C1|Mod1|auto_generated|divider|divider|StageOut[88]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\);

-- Location: LCCOMB_X19_Y14_N10
\C1|Mod1|auto_generated|divider|divider|StageOut[87]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Add0~16_combout\ $ (\C1|Add0~8_combout\ $ 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\);

-- Location: LCCOMB_X19_Y14_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[74]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[74]~207_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Add0~16_combout\ $ (\C1|Add0~8_combout\ $ 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[74]~207_combout\);

-- Location: LCCOMB_X19_Y14_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[74]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[74]~206_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Add0~16_combout\ $ (\C1|Add0~8_combout\ $ 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add0~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[74]~206_combout\);

-- Location: LCCOMB_X19_Y14_N4
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[74]~207_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[74]~206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[74]~207_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[74]~206_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\);

-- Location: LCCOMB_X19_Y14_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[87]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[87]~153_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[87]~153_combout\);

-- Location: LCCOMB_X22_Y14_N0
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ = (((\C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[87]~153_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[87]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[87]~153_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\);

-- Location: LCCOMB_X22_Y14_N2
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[88]~151_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[88]~152_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~1\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\);

-- Location: LCCOMB_X22_Y14_N4
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\)))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[89]~150_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~3\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\);

-- Location: LCCOMB_X22_Y14_N6
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[90]~149_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~5\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\);

-- Location: LCCOMB_X22_Y14_N8
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\))))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\) # (GND))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\) # 
-- (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~7\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\);

-- Location: LCCOMB_X22_Y14_N10
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ = !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~9\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\);

-- Location: LCCOMB_X23_Y14_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[104]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[91]~247_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~6_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\);

-- Location: LCCOMB_X23_Y14_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[104]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\);

-- Location: LCCOMB_X23_Y14_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[103]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\);

-- Location: LCCOMB_X23_Y14_N24
\C1|Mod1|auto_generated|divider|divider|StageOut[103]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[90]~248_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\);

-- Location: LCCOMB_X22_Y14_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[102]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\);

-- Location: LCCOMB_X22_Y14_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[102]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~2_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[89]~249_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\);

-- Location: LCCOMB_X22_Y14_N16
\C1|Mod1|auto_generated|divider|divider|StageOut[101]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\);

-- Location: LCCOMB_X19_Y14_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[101]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- ((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~0_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\);

-- Location: LCCOMB_X23_Y14_N6
\C1|Mod1|auto_generated|divider|divider|StageOut[100]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[87]~205_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\);

-- Location: LCCOMB_X22_Y14_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[100]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\);

-- Location: LCCOMB_X22_Y13_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[73]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[73]~160_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & !\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[73]~160_combout\);

-- Location: LCCOMB_X22_Y13_N24
\C1|Mod1|auto_generated|divider|divider|StageOut[73]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & !\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\);

-- Location: LCCOMB_X22_Y13_N28
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[73]~160_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[73]~160_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\);

-- Location: LCCOMB_X22_Y13_N22
\C1|Mod1|auto_generated|divider|divider|StageOut[86]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[86]~162_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[86]~162_combout\);

-- Location: LCCOMB_X22_Y13_N20
\C1|Mod1|auto_generated|divider|divider|StageOut[86]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[86]~159_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[86]~159_combout\);

-- Location: LCCOMB_X22_Y13_N6
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[86]~162_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[86]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[86]~162_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[86]~159_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\);

-- Location: LCCOMB_X22_Y13_N16
\C1|Mod1|auto_generated|divider|divider|StageOut[99]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[99]~163_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[99]~163_combout\);

-- Location: LCCOMB_X22_Y13_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[99]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\)) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[6]~13_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\);

-- Location: LCCOMB_X23_Y14_N10
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ = (((\C1|Mod1|auto_generated|divider|divider|StageOut[99]~163_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[99]~163_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[99]~163_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\);

-- Location: LCCOMB_X23_Y14_N12
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[100]~158_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~1\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\);

-- Location: LCCOMB_X23_Y14_N14
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\)))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[101]~157_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~3\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\);

-- Location: LCCOMB_X23_Y14_N16
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[102]~156_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~5\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\);

-- Location: LCCOMB_X23_Y14_N18
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\))))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\) # (GND))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\) # 
-- (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[103]~155_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~7\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\);

-- Location: LCCOMB_X23_Y14_N20
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[104]~154_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~9\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\);

-- Location: LCCOMB_X23_Y14_N22
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ = \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\);

-- Location: LCCOMB_X22_Y15_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[84]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & !\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\);

-- Location: LCCOMB_X22_Y15_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[84]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[84]~182_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & !\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[84]~182_combout\);

-- Location: LCCOMB_X22_Y15_N4
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[84]~182_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[84]~182_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X21_Y16_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[110]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\)) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\);

-- Location: LCCOMB_X21_Y16_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[97]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[97]~180_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~15_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[97]~180_combout\);

-- Location: LCCOMB_X21_Y16_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[97]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[97]~183_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[97]~183_combout\);

-- Location: LCCOMB_X21_Y16_N24
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[97]~180_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[97]~183_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[97]~180_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[97]~183_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\);

-- Location: LCCOMB_X21_Y16_N12
\C1|Mod1|auto_generated|divider|divider|StageOut[110]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[110]~184_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[110]~184_combout\);

-- Location: LCCOMB_X21_Y16_N22
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[110]~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[110]~184_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\);

-- Location: LCCOMB_X23_Y13_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[117]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[104]~208_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\);

-- Location: LCCOMB_X23_Y13_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[117]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\);

-- Location: LCCOMB_X23_Y14_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[116]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\);

-- Location: LCCOMB_X23_Y13_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[116]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[103]~209_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\);

-- Location: LCCOMB_X23_Y14_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[115]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\);

-- Location: LCCOMB_X23_Y13_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[115]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[102]~210_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\);

-- Location: LCCOMB_X22_Y13_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[114]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\);

-- Location: LCCOMB_X19_Y14_N24
\C1|Mod1|auto_generated|divider|divider|StageOut[114]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[101]~250_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\);

-- Location: LCCOMB_X24_Y13_N6
\C1|Mod1|auto_generated|divider|divider|StageOut[113]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\);

-- Location: LCCOMB_X23_Y14_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[113]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[100]~211_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\);

-- Location: LCCOMB_X22_Y13_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[112]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\);

-- Location: LCCOMB_X22_Y13_N18
\C1|Mod1|auto_generated|divider|divider|StageOut[112]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[99]~251_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\);

-- Location: LCCOMB_X20_Y16_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[72]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[72]~220_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ (\C1|Add0~4_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datab => \C1|Add0~4_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[72]~220_combout\);

-- Location: LCCOMB_X20_Y16_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[72]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[72]~219_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ (\C1|Add0~4_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datab => \C1|Add0~4_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[72]~219_combout\);

-- Location: LCCOMB_X20_Y16_N16
\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[72]~220_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[72]~219_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[72]~220_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[72]~219_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X20_Y16_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[85]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[85]~170_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[85]~170_combout\);

-- Location: LCCOMB_X20_Y16_N12
\C1|Mod1|auto_generated|divider|divider|StageOut[85]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\ & (\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\ $ (\C1|Add0~16_combout\ $ 
-- (!\C1|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[4]~7_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Add0~4_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\);

-- Location: LCCOMB_X20_Y16_N22
\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[85]~170_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[85]~170_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\);

-- Location: LCCOMB_X20_Y16_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[98]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[98]~171_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[98]~171_combout\);

-- Location: LCCOMB_X20_Y16_N18
\C1|Mod1|auto_generated|divider|divider|StageOut[98]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[85]~218_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\);

-- Location: LCCOMB_X20_Y16_N24
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[98]~171_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[98]~171_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\);

-- Location: LCCOMB_X20_Y16_N10
\C1|Mod1|auto_generated|divider|divider|StageOut[111]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[111]~172_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[111]~172_combout\);

-- Location: LCCOMB_X20_Y16_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[111]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~14_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[98]~221_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\);

-- Location: LCCOMB_X23_Y13_N14
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = (((\C1|Mod1|auto_generated|divider|divider|StageOut[111]~172_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[111]~172_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[111]~172_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X23_Y13_N16
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[112]~169_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X23_Y13_N18
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\)))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[113]~168_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X23_Y13_N20
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[114]~167_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X23_Y13_N22
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\))))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\) # (GND))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\) # 
-- (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[115]~166_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X23_Y13_N24
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[116]~165_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X23_Y13_N26
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\))))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\) # (GND))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\) # 
-- (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[117]~164_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X23_Y13_N28
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X21_Y16_N10
\C1|Mod1|auto_generated|divider|divider|StageOut[123]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[123]~185_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[123]~185_combout\);

-- Location: LCCOMB_X21_Y16_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[123]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[110]~252_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\);

-- Location: LCCOMB_X23_Y16_N4
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\C1|Mod1|auto_generated|divider|divider|StageOut[123]~185_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[123]~185_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[123]~185_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X23_Y16_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[130]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~10_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[117]~212_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\);

-- Location: LCCOMB_X23_Y13_N6
\C1|Mod1|auto_generated|divider|divider|StageOut[130]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\);

-- Location: LCCOMB_X24_Y16_N6
\C1|Mod1|auto_generated|divider|divider|StageOut[129]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[116]~213_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\);

-- Location: LCCOMB_X23_Y13_N12
\C1|Mod1|auto_generated|divider|divider|StageOut[129]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\);

-- Location: LCCOMB_X23_Y13_N10
\C1|Mod1|auto_generated|divider|divider|StageOut[128]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\);

-- Location: LCCOMB_X24_Y16_N12
\C1|Mod1|auto_generated|divider|divider|StageOut[128]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[115]~214_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\);

-- Location: LCCOMB_X23_Y13_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[127]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\);

-- Location: LCCOMB_X19_Y14_N22
\C1|Mod1|auto_generated|divider|divider|StageOut[127]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[114]~215_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\);

-- Location: LCCOMB_X23_Y14_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[126]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[113]~216_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\);

-- Location: LCCOMB_X24_Y16_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[126]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\);

-- Location: LCCOMB_X22_Y13_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[125]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[112]~217_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\);

-- Location: LCCOMB_X22_Y13_N10
\C1|Mod1|auto_generated|divider|divider|StageOut[125]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\);

-- Location: LCCOMB_X24_Y16_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[124]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\);

-- Location: LCCOMB_X20_Y16_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[124]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[111]~222_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\);

-- Location: LCCOMB_X23_Y16_N6
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[124]~179_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X23_Y16_N8
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\)))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[125]~178_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X23_Y16_N10
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[126]~177_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X23_Y16_N12
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\))))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\) # (GND))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\) # 
-- (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[127]~176_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X23_Y16_N14
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[128]~175_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X23_Y16_N16
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\))))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\) # (GND))))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\) # 
-- (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[129]~174_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X23_Y16_N18
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\) # 
-- (\C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\)))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\ & 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\)))
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\ & 
-- !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[130]~173_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X23_Y16_N20
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X21_Y16_N20
\C1|Mod1|auto_generated|divider|divider|StageOut[136]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\);

-- Location: LCCOMB_X21_Y16_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[136]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[123]~230_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\);

-- Location: LCCOMB_X24_Y13_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[96]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[96]~234_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\C1|Add0~0_combout\ $ (\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~0_combout\,
	datab => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[96]~234_combout\);

-- Location: LCCOMB_X24_Y13_N16
\C1|Mod1|auto_generated|divider|divider|StageOut[96]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[96]~233_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\C1|Add0~0_combout\ $ (\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ 
-- (!\C1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~0_combout\,
	datab => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[96]~233_combout\);

-- Location: LCCOMB_X24_Y13_N12
\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[96]~234_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[96]~233_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[96]~234_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[96]~233_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X24_Y13_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[109]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[109]~187_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[109]~187_combout\);

-- Location: LCCOMB_X24_Y13_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[109]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\C1|Add0~0_combout\ $ (\C1|Add0~16_combout\ $ 
-- (!\C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~0_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Div1|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\);

-- Location: LCCOMB_X24_Y13_N22
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[109]~187_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[109]~187_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X24_Y13_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[122]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[122]~188_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[122]~188_combout\);

-- Location: LCCOMB_X24_Y13_N20
\C1|Mod1|auto_generated|divider|divider|StageOut[122]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[109]~232_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\);

-- Location: LCCOMB_X24_Y13_N8
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[122]~188_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[122]~188_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\);

-- Location: LCCOMB_X24_Y13_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[135]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\);

-- Location: LCCOMB_X24_Y13_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[122]~235_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\);

-- Location: LCCOMB_X21_Y15_N16
\C1|Mod1|auto_generated|divider|divider|StageOut[108]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[108]~192_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[108]~192_combout\);

-- Location: LCCOMB_X22_Y15_N24
\C1|Mod1|auto_generated|divider|divider|StageOut[108]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[108]~191_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[108]~191_combout\);

-- Location: LCCOMB_X22_Y15_N14
\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[108]~192_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[108]~191_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[108]~192_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[108]~191_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X23_Y15_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\))) # (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\);

-- Location: LCCOMB_X23_Y15_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[121]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[121]~190_combout\ = (!\C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|my_abs_num|cs1a[2]~17_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[121]~190_combout\);

-- Location: LCCOMB_X23_Y15_N6
\C1|Mod1|auto_generated|divider|divider|StageOut[121]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[121]~193_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[121]~193_combout\);

-- Location: LCCOMB_X23_Y15_N16
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[121]~190_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[121]~193_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[121]~190_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[121]~193_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X23_Y15_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[134]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\);

-- Location: LCCOMB_X23_Y15_N26
\C1|Mod1|auto_generated|divider|divider|StageOut[120]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[120]~238_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\C1|HPOS\(1) $ (((\C1|HPOS\(0) & !\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(0),
	datab => \C1|Add0~16_combout\,
	datac => \C1|HPOS\(1),
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[120]~238_combout\);

-- Location: LCCOMB_X23_Y15_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[120]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[120]~239_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\C1|HPOS\(1) $ (((\C1|HPOS\(0) & !\C1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(0),
	datab => \C1|Add0~16_combout\,
	datac => \C1|HPOS\(1),
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[120]~239_combout\);

-- Location: LCCOMB_X23_Y15_N18
\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[120]~238_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[120]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[120]~238_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[120]~239_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X23_Y15_N14
\C1|Mod1|auto_generated|divider|divider|StageOut[133]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\);

-- Location: LCCOMB_X23_Y15_N8
\C1|Mod1|auto_generated|divider|divider|StageOut[133]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & (\C1|HPOS\(1) $ (((!\C1|Add0~16_combout\ & \C1|HPOS\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(1),
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|HPOS\(0),
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\);

-- Location: LCCOMB_X24_Y16_N4
\C1|Mod1|auto_generated|divider|divider|StageOut[132]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[132]~197_combout\ = (\C1|HPOS\(0) & !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|HPOS\(0),
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[132]~197_combout\);

-- Location: LCCOMB_X21_Y16_N6
\C1|Mod1|auto_generated|divider|divider|StageOut[132]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[132]~196_combout\ = (\C1|HPOS\(0) & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|HPOS\(0),
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[132]~196_combout\);

-- Location: LCCOMB_X22_Y16_N8
\C1|Mod1|auto_generated|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~0_combout\ = (((!\C1|Mod1|auto_generated|divider|divider|StageOut[132]~197_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[132]~196_combout\)))
-- \C1|Mod1|auto_generated|divider|op_2~1\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[132]~197_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[132]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[132]~197_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[132]~196_combout\,
	datad => VCC,
	combout => \C1|Mod1|auto_generated|divider|op_2~0_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X22_Y16_N10
\C1|Mod1|auto_generated|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~2_combout\ = (\C1|Mod1|auto_generated|divider|op_2~1\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\)))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~1\ & (((!\C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\)) # (GND)))
-- \C1|Mod1|auto_generated|divider|op_2~3\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\) # (!\C1|Mod1|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~1\,
	combout => \C1|Mod1|auto_generated|divider|op_2~2_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X22_Y16_N12
\C1|Mod1|auto_generated|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~4_combout\ = (\C1|Mod1|auto_generated|divider|op_2~3\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\ & VCC))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~3\ & ((((!\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\)))))
-- \C1|Mod1|auto_generated|divider|op_2~5\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\ & !\C1|Mod1|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~3\,
	combout => \C1|Mod1|auto_generated|divider|op_2~4_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X22_Y16_N14
\C1|Mod1|auto_generated|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~6_combout\ = (\C1|Mod1|auto_generated|divider|op_2~5\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\)))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~5\ & (((!\C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\)) # (GND)))
-- \C1|Mod1|auto_generated|divider|op_2~7\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\) # (!\C1|Mod1|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~5\,
	combout => \C1|Mod1|auto_generated|divider|op_2~6_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X22_Y16_N16
\C1|Mod1|auto_generated|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~8_combout\ = (\C1|Mod1|auto_generated|divider|op_2~7\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\ & VCC))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~7\ & ((((!\C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\)))))
-- \C1|Mod1|auto_generated|divider|op_2~9\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\ & !\C1|Mod1|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~7\,
	combout => \C1|Mod1|auto_generated|divider|op_2~8_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X21_Y16_N0
\C1|Mod1|auto_generated|divider|remainder[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[4]~0_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[136]~186_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[136]~231_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[4]~0_combout\);

-- Location: LCCOMB_X17_Y16_N28
\C1|Equal6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal6~1_combout\ = (!\C1|Add12~6_combout\ & (!\C1|Add12~0_combout\ & (!\C1|Add12~4_combout\ & !\C1|Add12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add12~6_combout\,
	datab => \C1|Add12~0_combout\,
	datac => \C1|Add12~4_combout\,
	datad => \C1|Add12~2_combout\,
	combout => \C1|Equal6~1_combout\);

-- Location: LCCOMB_X17_Y16_N26
\C1|Equal6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Equal6~2_combout\ = (\C1|Add12~12_combout\ & (\C1|Equal6~1_combout\ & (\C1|Add12~8_combout\ & !\C1|Add12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add12~12_combout\,
	datab => \C1|Equal6~1_combout\,
	datac => \C1|Add12~8_combout\,
	datad => \C1|Add12~10_combout\,
	combout => \C1|Equal6~2_combout\);

-- Location: LCCOMB_X16_Y16_N0
\C1|drawProcess~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~26_combout\ = (\C1|Add0~16_combout\) # ((\C1|Equal6~2_combout\ & (\C1|Equal6~0_combout\ & !\C1|Add12~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Equal6~2_combout\,
	datac => \C1|Equal6~0_combout\,
	datad => \C1|Add12~22_combout\,
	combout => \C1|drawProcess~26_combout\);

-- Location: LCCOMB_X22_Y17_N12
\C1|Add7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~0_combout\ = (\C1|Mod1|auto_generated|divider|remainder[4]~0_combout\ & (\C1|drawProcess~26_combout\ $ (GND))) # (!\C1|Mod1|auto_generated|divider|remainder[4]~0_combout\ & (!\C1|drawProcess~26_combout\ & VCC))
-- \C1|Add7~1\ = CARRY((\C1|Mod1|auto_generated|divider|remainder[4]~0_combout\ & !\C1|drawProcess~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[4]~0_combout\,
	datab => \C1|drawProcess~26_combout\,
	datad => VCC,
	combout => \C1|Add7~0_combout\,
	cout => \C1|Add7~1\);

-- Location: LCCOMB_X21_Y16_N18
\C1|Mod1|auto_generated|divider|divider|StageOut[137]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\);

-- Location: LCCOMB_X20_Y16_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[137]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[124]~229_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\);

-- Location: LCCOMB_X22_Y16_N18
\C1|Mod1|auto_generated|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~10_combout\ = (\C1|Mod1|auto_generated|divider|op_2~9\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\)))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~9\ & (((!\C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\)) # (GND)))
-- \C1|Mod1|auto_generated|divider|op_2~11\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\) # (!\C1|Mod1|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~9\,
	combout => \C1|Mod1|auto_generated|divider|op_2~10_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X21_Y16_N2
\C1|Mod1|auto_generated|divider|remainder[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[5]~7_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[137]~204_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[137]~246_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~10_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[5]~7_combout\);

-- Location: LCCOMB_X22_Y17_N14
\C1|Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~2_combout\ = (\C1|Mod1|auto_generated|divider|remainder[5]~7_combout\ & (!\C1|Add7~1\)) # (!\C1|Mod1|auto_generated|divider|remainder[5]~7_combout\ & ((\C1|Add7~1\) # (GND)))
-- \C1|Add7~3\ = CARRY((!\C1|Add7~1\) # (!\C1|Mod1|auto_generated|divider|remainder[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[5]~7_combout\,
	datad => VCC,
	cin => \C1|Add7~1\,
	combout => \C1|Add7~2_combout\,
	cout => \C1|Add7~3\);

-- Location: LCCOMB_X23_Y15_N20
\C1|Add8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add8~0_combout\ = (\C1|HPOS\(0)) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|HPOS\(0),
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[133]~237_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[133]~195_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~194_combout\,
	combout => \C1|Add8~0_combout\);

-- Location: LCCOMB_X23_Y17_N16
\C1|Add8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add8~1_combout\ = (\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\) # ((\C1|Add8~0_combout\)))) # 
-- (!\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\ & (\C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\) # (\C1|Add8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\,
	datac => \C1|Add8~0_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\,
	combout => \C1|Add8~1_combout\);

-- Location: LCCOMB_X23_Y17_N26
\C1|Add8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add8~2_combout\ = (\C1|Mod1|auto_generated|divider|op_2~6_combout\ & ((\C1|Mod1|auto_generated|divider|op_2~0_combout\) # ((\C1|Mod1|auto_generated|divider|op_2~4_combout\) # (\C1|Mod1|auto_generated|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|op_2~0_combout\,
	datab => \C1|Mod1|auto_generated|divider|op_2~4_combout\,
	datac => \C1|Mod1|auto_generated|divider|op_2~2_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~6_combout\,
	combout => \C1|Add8~2_combout\);

-- Location: LCCOMB_X24_Y16_N10
\C1|Mod1|auto_generated|divider|divider|StageOut[143]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[130]~223_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\);

-- Location: LCCOMB_X23_Y16_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[143]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\);

-- Location: LCCOMB_X23_Y16_N2
\C1|Mod1|auto_generated|divider|divider|StageOut[142]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\);

-- Location: LCCOMB_X24_Y16_N28
\C1|Mod1|auto_generated|divider|divider|StageOut[142]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[129]~224_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\);

-- Location: LCCOMB_X23_Y16_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[141]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\);

-- Location: LCCOMB_X24_Y16_N22
\C1|Mod1|auto_generated|divider|divider|StageOut[141]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[128]~225_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\);

-- Location: LCCOMB_X19_Y14_N20
\C1|Mod1|auto_generated|divider|divider|StageOut[140]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[127]~226_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\);

-- Location: LCCOMB_X23_Y16_N24
\C1|Mod1|auto_generated|divider|divider|StageOut[140]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\);

-- Location: LCCOMB_X21_Y16_N16
\C1|Mod1|auto_generated|divider|divider|StageOut[139]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\) # 
-- ((\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[126]~227_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\);

-- Location: LCCOMB_X23_Y16_N22
\C1|Mod1|auto_generated|divider|divider|StageOut[139]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\ = (!\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\);

-- Location: LCCOMB_X22_Y13_N30
\C1|Mod1|auto_generated|divider|divider|StageOut[138]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\) # 
-- ((!\C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[125]~228_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\);

-- Location: LCCOMB_X23_Y16_N0
\C1|Mod1|auto_generated|divider|divider|StageOut[138]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\ = (\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ & !\C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\);

-- Location: LCCOMB_X22_Y16_N20
\C1|Mod1|auto_generated|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~12_combout\ = (\C1|Mod1|auto_generated|divider|op_2~11\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\ & VCC))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~11\ & ((((!\C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\)))))
-- \C1|Mod1|auto_generated|divider|op_2~13\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\ & !\C1|Mod1|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~11\,
	combout => \C1|Mod1|auto_generated|divider|op_2~12_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X22_Y16_N22
\C1|Mod1|auto_generated|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~14_combout\ = (\C1|Mod1|auto_generated|divider|op_2~13\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\)))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~13\ & (((!\C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\)) # (GND)))
-- \C1|Mod1|auto_generated|divider|op_2~15\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\) # (!\C1|Mod1|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~13\,
	combout => \C1|Mod1|auto_generated|divider|op_2~14_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X22_Y16_N24
\C1|Mod1|auto_generated|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~16_combout\ = (\C1|Mod1|auto_generated|divider|op_2~15\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\ & VCC))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~15\ & ((((!\C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\)))))
-- \C1|Mod1|auto_generated|divider|op_2~17\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\ & !\C1|Mod1|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~15\,
	combout => \C1|Mod1|auto_generated|divider|op_2~16_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X22_Y16_N26
\C1|Mod1|auto_generated|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~18_combout\ = (\C1|Mod1|auto_generated|divider|op_2~17\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\)))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~17\ & (((!\C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\)) # (GND)))
-- \C1|Mod1|auto_generated|divider|op_2~19\ = CARRY((\C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\) # (!\C1|Mod1|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~17\,
	combout => \C1|Mod1|auto_generated|divider|op_2~18_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X22_Y16_N28
\C1|Mod1|auto_generated|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~20_combout\ = (\C1|Mod1|auto_generated|divider|op_2~19\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\ & VCC))) # 
-- (!\C1|Mod1|auto_generated|divider|op_2~19\ & ((((!\C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\)))))
-- \C1|Mod1|auto_generated|divider|op_2~21\ = CARRY((!\C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\ & (!\C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\ & !\C1|Mod1|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\,
	datad => VCC,
	cin => \C1|Mod1|auto_generated|divider|op_2~19\,
	combout => \C1|Mod1|auto_generated|divider|op_2~20_combout\,
	cout => \C1|Mod1|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X22_Y16_N30
\C1|Mod1|auto_generated|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|op_2~22_combout\ = \C1|Mod1|auto_generated|divider|op_2~21\ $ (((!\C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\ & !\C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\,
	cin => \C1|Mod1|auto_generated|divider|op_2~21\,
	combout => \C1|Mod1|auto_generated|divider|op_2~22_combout\);

-- Location: LCCOMB_X22_Y16_N0
\C1|Mod1|auto_generated|divider|remainder[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[11]~1_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[143]~240_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|op_2~22_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[143]~198_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[11]~1_combout\);

-- Location: LCCOMB_X22_Y16_N6
\C1|Mod1|auto_generated|divider|remainder[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[10]~2_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[142]~199_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[142]~241_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~20_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[10]~2_combout\);

-- Location: LCCOMB_X22_Y16_N4
\C1|Mod1|auto_generated|divider|remainder[9]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[9]~3_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[141]~200_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|op_2~18_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[141]~242_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[9]~3_combout\);

-- Location: LCCOMB_X22_Y16_N2
\C1|Mod1|auto_generated|divider|remainder[8]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[8]~4_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[140]~243_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[140]~201_combout\,
	datac => \C1|Add0~16_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~16_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[8]~4_combout\);

-- Location: LCCOMB_X21_Y16_N28
\C1|Mod1|auto_generated|divider|remainder[7]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[7]~5_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[139]~244_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[139]~202_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~14_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[7]~5_combout\);

-- Location: LCCOMB_X22_Y13_N12
\C1|Mod1|auto_generated|divider|remainder[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[6]~6_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|divider|StageOut[138]~245_combout\,
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[138]~203_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~12_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[6]~6_combout\);

-- Location: LCCOMB_X22_Y17_N16
\C1|Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~4_combout\ = ((\C1|Mod1|auto_generated|divider|remainder[6]~6_combout\ $ (\C1|drawProcess~26_combout\ $ (\C1|Add7~3\)))) # (GND)
-- \C1|Add7~5\ = CARRY((\C1|Mod1|auto_generated|divider|remainder[6]~6_combout\ & ((!\C1|Add7~3\) # (!\C1|drawProcess~26_combout\))) # (!\C1|Mod1|auto_generated|divider|remainder[6]~6_combout\ & (!\C1|drawProcess~26_combout\ & !\C1|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[6]~6_combout\,
	datab => \C1|drawProcess~26_combout\,
	datad => VCC,
	cin => \C1|Add7~3\,
	combout => \C1|Add7~4_combout\,
	cout => \C1|Add7~5\);

-- Location: LCCOMB_X22_Y17_N18
\C1|Add7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~7_cout\ = CARRY((!\C1|Add7~5\) # (!\C1|Mod1|auto_generated|divider|remainder[7]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[7]~5_combout\,
	datad => VCC,
	cin => \C1|Add7~5\,
	cout => \C1|Add7~7_cout\);

-- Location: LCCOMB_X22_Y17_N20
\C1|Add7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~9_cout\ = CARRY((\C1|Mod1|auto_generated|divider|remainder[8]~4_combout\ & !\C1|Add7~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|remainder[8]~4_combout\,
	datad => VCC,
	cin => \C1|Add7~7_cout\,
	cout => \C1|Add7~9_cout\);

-- Location: LCCOMB_X22_Y17_N22
\C1|Add7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~11_cout\ = CARRY((!\C1|Add7~9_cout\) # (!\C1|Mod1|auto_generated|divider|remainder[9]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|remainder[9]~3_combout\,
	datad => VCC,
	cin => \C1|Add7~9_cout\,
	cout => \C1|Add7~11_cout\);

-- Location: LCCOMB_X22_Y17_N24
\C1|Add7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~13_cout\ = CARRY((\C1|Mod1|auto_generated|divider|remainder[10]~2_combout\ & !\C1|Add7~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|remainder[10]~2_combout\,
	datad => VCC,
	cin => \C1|Add7~11_cout\,
	cout => \C1|Add7~13_cout\);

-- Location: LCCOMB_X22_Y17_N26
\C1|Add7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~15_cout\ = CARRY((!\C1|Add7~13_cout\) # (!\C1|Mod1|auto_generated|divider|remainder[11]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|Mod1|auto_generated|divider|remainder[11]~1_combout\,
	datad => VCC,
	cin => \C1|Add7~13_cout\,
	cout => \C1|Add7~15_cout\);

-- Location: LCCOMB_X22_Y17_N28
\C1|Add7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add7~16_combout\ = \C1|Add7~15_cout\ $ (!\C1|Mod1|auto_generated|divider|remainder[11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|Mod1|auto_generated|divider|remainder[11]~1_combout\,
	cin => \C1|Add7~15_cout\,
	combout => \C1|Add7~16_combout\);

-- Location: LCCOMB_X23_Y17_N12
\C1|Add8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add8~3_combout\ = (\C1|Add7~16_combout\ & ((\C1|Add0~16_combout\ & (\C1|Add8~1_combout\)) # (!\C1|Add0~16_combout\ & ((\C1|Add8~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add8~1_combout\,
	datac => \C1|Add8~2_combout\,
	datad => \C1|Add7~16_combout\,
	combout => \C1|Add8~3_combout\);

-- Location: LCCOMB_X23_Y17_N4
\C1|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~6_combout\ = (\C1|Add7~0_combout\ & ((!\C1|Add8~3_combout\) # (!\C1|Add7~2_combout\))) # (!\C1|Add7~0_combout\ & ((\C1|Add7~2_combout\) # (\C1|Add8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datac => \C1|Add7~2_combout\,
	datad => \C1|Add8~3_combout\,
	combout => \C1|Mux6~6_combout\);

-- Location: LCCOMB_X23_Y17_N10
\C1|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~7_combout\ = (!\C1|Add6~2_combout\ & ((\C1|Add6~4_combout\) # (\C1|Mux6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add6~4_combout\,
	datac => \C1|Mux6~6_combout\,
	datad => \C1|Add6~2_combout\,
	combout => \C1|Mux6~7_combout\);

-- Location: LCCOMB_X23_Y17_N2
\C1|Mod1|auto_generated|divider|remainder[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\) # ((\C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\)))) # (!\C1|Add0~16_combout\ & 
-- (((\C1|Mod1|auto_generated|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[135]~236_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~6_combout\,
	combout => \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\);

-- Location: LCCOMB_X23_Y15_N10
\C1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux4~0_combout\ = (\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\) # (\C1|Add8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Add0~16_combout\,
	datac => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\,
	datad => \C1|Add8~0_combout\,
	combout => \C1|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y17_N20
\C1|Add8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Add8~4_combout\ = (!\C1|Add0~16_combout\ & ((\C1|Mod1|auto_generated|divider|op_2~2_combout\) # ((\C1|Mod1|auto_generated|divider|op_2~4_combout\) # (\C1|Mod1|auto_generated|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Mod1|auto_generated|divider|op_2~2_combout\,
	datac => \C1|Mod1|auto_generated|divider|op_2~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|op_2~0_combout\,
	combout => \C1|Add8~4_combout\);

-- Location: LCCOMB_X23_Y17_N24
\C1|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux2~0_combout\ = (\C1|Add7~16_combout\ & ((\C1|Mux4~0_combout\) # (\C1|Add8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mux4~0_combout\,
	datab => \C1|Add8~4_combout\,
	datad => \C1|Add7~16_combout\,
	combout => \C1|Mux2~0_combout\);

-- Location: LCCOMB_X23_Y17_N30
\C1|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux2~1_combout\ = (\C1|Add7~2_combout\ & (\C1|Add7~4_combout\ $ (((\C1|Add7~0_combout\ & \C1|Add8~3_combout\))))) # (!\C1|Add7~2_combout\ & ((\C1|Add7~4_combout\) # (\C1|Add7~0_combout\ $ (\C1|Add8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datab => \C1|Add7~2_combout\,
	datac => \C1|Add7~4_combout\,
	datad => \C1|Add8~3_combout\,
	combout => \C1|Mux2~1_combout\);

-- Location: LCCOMB_X23_Y17_N28
\C1|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux2~2_combout\ = (\C1|Add7~0_combout\ & ((\C1|Add8~3_combout\ & (!\C1|Add7~2_combout\)) # (!\C1|Add8~3_combout\ & ((\C1|Add7~4_combout\))))) # (!\C1|Add7~0_combout\ & ((\C1|Add8~3_combout\ & ((\C1|Add7~4_combout\))) # (!\C1|Add8~3_combout\ & 
-- (\C1|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datab => \C1|Add7~2_combout\,
	datac => \C1|Add7~4_combout\,
	datad => \C1|Add8~3_combout\,
	combout => \C1|Mux2~2_combout\);

-- Location: LCCOMB_X23_Y17_N18
\C1|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux2~3_combout\ = \C1|Mux2~1_combout\ $ (((\C1|Mux2~2_combout\) # (\C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ $ (\C1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\,
	datab => \C1|Mux2~0_combout\,
	datac => \C1|Mux2~1_combout\,
	datad => \C1|Mux2~2_combout\,
	combout => \C1|Mux2~3_combout\);

-- Location: LCCOMB_X22_Y17_N8
\C1|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~0_combout\ = (\C1|Add8~4_combout\) # ((\C1|Add0~16_combout\ & ((\C1|Add8~0_combout\) # (\C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add0~16_combout\,
	datab => \C1|Add8~0_combout\,
	datac => \C1|Add8~4_combout\,
	datad => \C1|Mod1|auto_generated|divider|divider|StageOut[134]~253_combout\,
	combout => \C1|Mux6~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\C1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux3~0_combout\ = \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ $ (\C1|Add7~4_combout\ $ (((\C1|Mux6~0_combout\ & \C1|Add7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\,
	datab => \C1|Add7~4_combout\,
	datac => \C1|Mux6~0_combout\,
	datad => \C1|Add7~16_combout\,
	combout => \C1|Mux3~0_combout\);

-- Location: LCCOMB_X23_Y17_N8
\C1|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux3~1_combout\ = (\C1|Add7~0_combout\ & (!\C1|Mux3~0_combout\ & (\C1|Add7~2_combout\ & \C1|Add8~3_combout\))) # (!\C1|Add7~0_combout\ & (\C1|Mux3~0_combout\ & (!\C1|Add7~2_combout\ & !\C1|Add8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datab => \C1|Mux3~0_combout\,
	datac => \C1|Add7~2_combout\,
	datad => \C1|Add8~3_combout\,
	combout => \C1|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y17_N22
\C1|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~8_combout\ = (\C1|Add6~4_combout\ & (((!\C1|Mux3~1_combout\)))) # (!\C1|Add6~4_combout\ & (\C1|Add6~2_combout\ & (\C1|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add6~2_combout\,
	datab => \C1|Mux2~3_combout\,
	datac => \C1|Mux3~1_combout\,
	datad => \C1|Add6~4_combout\,
	combout => \C1|Mux6~8_combout\);

-- Location: LCCOMB_X22_Y20_N24
\C1|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~9_combout\ = (\C1|Add6~6_combout\ & (!\C1|Add6~8_combout\ & ((\C1|Mux6~7_combout\) # (\C1|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add6~6_combout\,
	datab => \C1|Add6~8_combout\,
	datac => \C1|Mux6~7_combout\,
	datad => \C1|Mux6~8_combout\,
	combout => \C1|Mux6~9_combout\);

-- Location: LCCOMB_X22_Y17_N0
\C1|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~3_combout\ = \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ $ (\C1|Add7~2_combout\ $ (((\C1|Mux6~0_combout\ & \C1|Add7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\,
	datab => \C1|Mux6~0_combout\,
	datac => \C1|Add7~2_combout\,
	datad => \C1|Add7~16_combout\,
	combout => \C1|Mux6~3_combout\);

-- Location: LCCOMB_X22_Y17_N2
\C1|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~4_combout\ = (\C1|Add6~2_combout\ & ((\C1|Add7~0_combout\ $ (!\C1|Add8~3_combout\)) # (!\C1|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datab => \C1|Add8~3_combout\,
	datac => \C1|Add6~2_combout\,
	datad => \C1|Mux6~3_combout\,
	combout => \C1|Mux6~4_combout\);

-- Location: LCCOMB_X23_Y17_N6
\C1|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux4~1_combout\ = \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ $ (((\C1|Add7~16_combout\ & ((\C1|Mux4~0_combout\) # (\C1|Add8~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mux4~0_combout\,
	datab => \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\,
	datac => \C1|Add8~4_combout\,
	datad => \C1|Add7~16_combout\,
	combout => \C1|Mux4~1_combout\);

-- Location: LCCOMB_X23_Y17_N0
\C1|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux4~2_combout\ = (\C1|Add7~0_combout\ & ((\C1|Add8~3_combout\) # (\C1|Mux4~1_combout\))) # (!\C1|Add7~0_combout\ & (\C1|Add8~3_combout\ & \C1|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datac => \C1|Add8~3_combout\,
	datad => \C1|Mux4~1_combout\,
	combout => \C1|Mux4~2_combout\);

-- Location: LCCOMB_X23_Y17_N14
\C1|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux4~3_combout\ = (\C1|Add7~2_combout\ & ((\C1|Mux4~1_combout\ $ (!\C1|Add7~4_combout\)) # (!\C1|Mux4~2_combout\))) # (!\C1|Add7~2_combout\ & ((\C1|Mux4~2_combout\) # (\C1|Mux4~1_combout\ $ (\C1|Add7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mux4~1_combout\,
	datab => \C1|Add7~2_combout\,
	datac => \C1|Add7~4_combout\,
	datad => \C1|Mux4~2_combout\,
	combout => \C1|Mux4~3_combout\);

-- Location: LCCOMB_X24_Y17_N10
\C1|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~2_combout\ = (!\C1|Add6~4_combout\ & (\C1|Add6~8_combout\ & ((\C1|Add6~2_combout\) # (!\C1|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mux4~3_combout\,
	datab => \C1|Add6~4_combout\,
	datac => \C1|Add6~8_combout\,
	datad => \C1|Add6~2_combout\,
	combout => \C1|Mux6~2_combout\);

-- Location: LCCOMB_X22_Y17_N30
\C1|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~10_combout\ = (\C1|Add6~4_combout\ & (\C1|Add7~0_combout\ $ (\C1|Add8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~0_combout\,
	datac => \C1|Add8~3_combout\,
	datad => \C1|Add6~4_combout\,
	combout => \C1|Mux6~10_combout\);

-- Location: LCCOMB_X22_Y17_N6
\C1|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~1_combout\ = \C1|Add7~2_combout\ $ (\C1|Add6~2_combout\ $ (((\C1|Mux6~0_combout\ & \C1|Add7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Add7~2_combout\,
	datab => \C1|Mux6~0_combout\,
	datac => \C1|Add6~2_combout\,
	datad => \C1|Add7~16_combout\,
	combout => \C1|Mux6~1_combout\);

-- Location: LCCOMB_X22_Y17_N10
\C1|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~11_combout\ = (!\C1|Add6~8_combout\ & (\C1|Mux6~10_combout\ & (\C1|Mod1|auto_generated|divider|remainder[3]~8_combout\ $ (!\C1|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mod1|auto_generated|divider|remainder[3]~8_combout\,
	datab => \C1|Add6~8_combout\,
	datac => \C1|Mux6~10_combout\,
	datad => \C1|Mux6~1_combout\,
	combout => \C1|Mux6~11_combout\);

-- Location: LCCOMB_X22_Y20_N18
\C1|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|Mux6~5_combout\ = (!\C1|Add6~6_combout\ & ((\C1|Mux6~11_combout\) # ((!\C1|Mux6~4_combout\ & \C1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Mux6~4_combout\,
	datab => \C1|Add6~6_combout\,
	datac => \C1|Mux6~2_combout\,
	datad => \C1|Mux6~11_combout\,
	combout => \C1|Mux6~5_combout\);

-- Location: LCCOMB_X22_Y20_N6
\C1|drawProcess~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|drawProcess~27_combout\ = (\C1|drawProcess~23_combout\ & (\C1|Equal7~3_combout\ & ((\C1|Mux6~9_combout\) # (\C1|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~23_combout\,
	datab => \C1|Mux6~9_combout\,
	datac => \C1|Equal7~3_combout\,
	datad => \C1|Mux6~5_combout\,
	combout => \C1|drawProcess~27_combout\);

-- Location: LCCOMB_X22_Y20_N16
\C1|R[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|R[0]~1_combout\ = (\C1|Equal0~4_combout\) # ((\C1|R~0_combout\ & !\C1|drawProcess~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|Equal0~4_combout\,
	datac => \C1|R~0_combout\,
	datad => \C1|drawProcess~27_combout\,
	combout => \C1|R[0]~1_combout\);

-- Location: LCCOMB_X22_Y20_N20
\C1|R[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|R[0]~3_combout\ = (\C1|G[0]~0_combout\ & ((\C1|R[0]~1_combout\) # ((\C1|drawProcess~3_combout\ & \C1|R[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~3_combout\,
	datab => \C1|G[0]~0_combout\,
	datac => \C1|R[0]~2_combout\,
	datad => \C1|R[0]~1_combout\,
	combout => \C1|R[0]~3_combout\);

-- Location: LCCOMB_X21_Y20_N26
\C1|B[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|B[0]~1_combout\ = (\RESET~input_o\ & ((!\C1|B[0]~0_combout\) # (!\C1|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|LessThan6~0_combout\,
	datac => \RESET~input_o\,
	datad => \C1|B[0]~0_combout\,
	combout => \C1|B[0]~1_combout\);

-- Location: FF_X22_Y20_N21
\C1|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \C1|R[0]~3_combout\,
	ena => \C1|B[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|R\(0));

-- Location: LCCOMB_X22_Y20_N8
\C1|B[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|B[0]~2_combout\ = (\C1|Equal7~5_combout\ & (!\C1|Equal8~4_combout\ & ((\C1|Equal10~2_combout\) # (\C1|drawProcess~29_combout\)))) # (!\C1|Equal7~5_combout\ & (((\C1|drawProcess~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|Equal8~4_combout\,
	datab => \C1|Equal7~5_combout\,
	datac => \C1|Equal10~2_combout\,
	datad => \C1|drawProcess~29_combout\,
	combout => \C1|B[0]~2_combout\);

-- Location: LCCOMB_X22_Y20_N10
\C1|B[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|B[0]~3_combout\ = (\C1|drawProcess~3_combout\ & ((\C1|B[0]~2_combout\) # ((\C1|R~0_combout\ & !\C1|drawProcess~27_combout\)))) # (!\C1|drawProcess~3_combout\ & (\C1|R~0_combout\ & ((!\C1|drawProcess~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~3_combout\,
	datab => \C1|R~0_combout\,
	datac => \C1|B[0]~2_combout\,
	datad => \C1|drawProcess~27_combout\,
	combout => \C1|B[0]~3_combout\);

-- Location: LCCOMB_X22_Y20_N30
\C1|B[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|B[0]~4_combout\ = (\C1|B[0]~0_combout\ & (!\C1|Equal0~4_combout\ & (!\C1|LessThan6~0_combout\ & \C1|B[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|B[0]~0_combout\,
	datab => \C1|Equal0~4_combout\,
	datac => \C1|LessThan6~0_combout\,
	datad => \C1|B[0]~3_combout\,
	combout => \C1|B[0]~4_combout\);

-- Location: FF_X22_Y20_N31
\C1|B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \C1|B[0]~4_combout\,
	ena => \C1|B[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|B\(0));

-- Location: LCCOMB_X22_Y20_N28
\C1|G~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|G~1_combout\ = (\C1|drawProcess~3_combout\ & (\C1|Equal7~5_combout\ & ((\C1|Equal8~4_combout\) # (\C1|Equal10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~3_combout\,
	datab => \C1|Equal7~5_combout\,
	datac => \C1|Equal8~4_combout\,
	datad => \C1|Equal10~2_combout\,
	combout => \C1|G~1_combout\);

-- Location: LCCOMB_X22_Y20_N2
\C1|G~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|G~2_combout\ = (\C1|Equal0~4_combout\) # ((\C1|G~1_combout\) # ((\C1|drawProcess~17_combout\ & \C1|drawProcess~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~17_combout\,
	datab => \C1|Equal0~4_combout\,
	datac => \C1|drawProcess~20_combout\,
	datad => \C1|G~1_combout\,
	combout => \C1|G~2_combout\);

-- Location: LCCOMB_X22_Y20_N12
\C1|G[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \C1|G[0]~3_combout\ = (\C1|G[0]~0_combout\ & ((\C1|G~2_combout\) # ((\C1|drawProcess~27_combout\ & !\C1|drawProcess~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|drawProcess~27_combout\,
	datab => \C1|G[0]~0_combout\,
	datac => \C1|drawProcess~3_combout\,
	datad => \C1|G~2_combout\,
	combout => \C1|G[0]~3_combout\);

-- Location: FF_X22_Y20_N13
\C1|G[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \C1|G[0]~3_combout\,
	ena => \C1|B[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \C1|G\(0));

-- Location: IOIBUF_X39_Y29_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X9_Y0_N8
\KEY[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X0_Y23_N1
\KEY[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X0_Y9_N8
\KEY[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);
END structure;


