catch {sh mkdir synopsys}
catch {sh mkdir synopsys/grlib} 
define_design_lib grlib -path synopsys/grlib 
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/version.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/config_types.vhd
analyze -f VHDL -library grlib grlib_config.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/stdlib.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/sparc.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/modgen/multlib.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/amba.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/devices.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/defmst.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/apbctrl.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/ahbctrl.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb_pkg.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb.vhd
analyze -f VHDL -library grlib /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/ahbmst.vhd
catch {sh mkdir synopsys/secureip} 
define_design_lib secureip -path synopsys/secureip 
catch {sh mkdir synopsys/unisim} 
define_design_lib unisim -path synopsys/unisim 
catch {sh mkdir synopsys/synplify} 
define_design_lib synplify -path synopsys/synplify 
catch {sh mkdir synopsys/techmap} 
define_design_lib techmap -path synopsys/techmap 
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/gencomp/gencomp.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/gencomp/netcomp.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/memory_inferred.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddr_inferred.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/mul_inferred.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddr_phy_inferred.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddrphy_datapath.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allclkgen.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allddr.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allmem.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allmul.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allpads.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/alltap.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkgen.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkmux.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkinv.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkand.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddr_ireg.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddr_oreg.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddrphy.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram64.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_2p.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_dp.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncfifo_2p.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/regfile_3p.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/tap.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/techbuf.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/nandtree.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkpad_ds.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad_ds.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iodpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad_ds.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/lvds_combo.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/odpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad_ds.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/toutpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/skew_outpad.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grlfpw_net.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grfpw_net.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/leon4_net.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/mul_61x61.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/cpu_disas_net.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ringosc.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/system_monitor.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grgates.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad_ddr.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad_ddr.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad_ddr.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram128bw.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram256bw.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram128.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram156bw.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/techmult.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/spictrl_net.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/scanreg.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncrambw.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_2pbw.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/sdram_phy.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncreg.vhd
analyze -f VHDL -library techmap /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkinv.vhd
catch {sh mkdir synopsys/eth} 
define_design_lib eth -path synopsys/eth 
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/comp/ethcomp.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_pkg.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_rstgen.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_edcl_ahb_mst.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_ahb_mst.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_tx.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_rx.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/grethc.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/wrapper/greth_gen.vhd
analyze -f VHDL -library eth /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/wrapper/greth_gbit_gen.vhd
catch {sh mkdir synopsys/opencores} 
define_design_lib opencores -path synopsys/opencores 
analyze -f VHDL -library opencores /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2c_master_bit_ctrl.vhd
analyze -f VHDL -library opencores /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2c_master_byte_ctrl.vhd
analyze -f VHDL -library opencores /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2coc.vhd
catch {sh mkdir synopsys/gaisler} 
define_design_lib gaisler -path synopsys/gaisler 
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/arith.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/mul32.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/div32.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/memctrl.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdctrl.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdctrl64.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdmctrl.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/srctrl.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmuconfig.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmuiface.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/libmmu.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutlbcam.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmulrue.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmulru.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutlb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutw.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmu.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/leon3/leon3.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/leon3/grfpushwx.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/irqmp/irqmp.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/l2cache/v2-pkg/l2cache.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/misc.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/rstgen.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/gptimer.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbram.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbdpram.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace_mmb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace_mb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgpio.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbstat.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/logan.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/apbps2.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/charrom_package.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/charrom.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/apbvga.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/svgactrl.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grsysmon.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgpreg.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahb_mst_iface.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgprbank.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/net/net.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pci.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pcipads.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pcitrace/pcitrace.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pcilib.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pciahbmst.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_target.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_mt.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/dmactrl.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_mtf.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pcidma.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/uart.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/libdcom.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/apbuart.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/dcom.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/dcom_uart.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/ahbuart.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtag.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/libjtagcom.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagcom.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/ahbjtag.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/ahbjtag_bsd.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/bscanregs.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/bscanregsbd.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagcom2.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/ethernet_mac.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_mb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_gbit.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_gbit_mb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/grethm.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/rgmii.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrpkg.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrintpkg.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrphy_wrap.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrspa.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spa.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2buf.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax_ahb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax_ddr.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr1spax.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr1spax_ddr.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2mig_series7_pkg.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2mig_series7.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2avl_async.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2avl_async_be.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cmst.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cmst_gen.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cslv.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahbx.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_apb.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_gen.vhd
analyze -f VHDL -library gaisler /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd
catch {sh mkdir synopsys/esa} 
define_design_lib esa -path synopsys/esa 
analyze -f VHDL -library esa /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/memoryctrl/memoryctrl.vhd
analyze -f VHDL -library esa /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/memoryctrl/mctrl.vhd
analyze -f VHDL -library esa /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pcicomp.vhd
analyze -f VHDL -library esa /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pci_arb_pkg.vhd
analyze -f VHDL -library esa /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pci_arb.vhd
analyze -f VHDL -library esa /home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pciarb.vhd
catch {sh mkdir synopsys/fmf} 
define_design_lib fmf -path synopsys/fmf 
catch {sh mkdir synopsys/micron} 
define_design_lib micron -path synopsys/micron 
catch {sh mkdir synopsys/rvex} 
define_design_lib rvex -path synopsys/rvex 
analyze -f VHDL -library rvex rvex-lib/rvex/common/common_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_sync.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_fracDiv.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_crc.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_uart_rxBit.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_uart_rxByte.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_uart_tx.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_uart.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/utils_optiprims.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/simUtils_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/simUtils_mem_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/utils/simUtils_scanner_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_addrConv_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_ramBlock_singlePort.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_ramBlock.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_arbiter.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_demux.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_crossClock.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/bus/bus_stage.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_version_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_pipeline_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_ctrlRegs_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_intIface_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_opcodeDatapath_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_opcodeAlu_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_opcodeBranch_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_opcodeMemory_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_opcodeMultiplier_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_opcode_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_trap_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_asDisas_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_alu.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_brku.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_br.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_cfgCtrl_decode.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_cfgCtrl.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_forward.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_contextPipelaneIFace.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_contextRegLogic.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_ctrlRegs_busSwitch.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_ctrlRegs_contextLaneSwitch.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_ctrlRegs.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_dmemSwitch.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_globalRegLogic.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_gpRegs_mem.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_gpRegs_sim.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_gpRegs_simple.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_gpRegs.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_limmRouting.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_memu.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_mulu.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_pipelane.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_stopBitRouting.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_trapRouting.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_pipelanes.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_instructionBuffer.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core_trace.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/core/core.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_data_blockData.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_data_blockTag.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_data_blockValid.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_data_mainCtrl.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_data_block.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_data.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_instr_blockData.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_instr_blockTag.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_instr_blockValid.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_instr_missCtrl.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_instr_block.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache_instr.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/cache/cache.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/gaisler/bus2ahb.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/gaisler/ahb2bus.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/gaisler/ahb_snoop.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart_packetHandler.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart_packetBuffer.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart_packetControl.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart_fifo.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart_busIface.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart_switch.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_uart.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_irq.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/periph/periph_trace.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_grlib_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_grlib_rctrl.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_grlib.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_standalone_pkg.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_standalone_core.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_standalone_cachedCore.vhd
analyze -f VHDL -library rvex rvex-lib/rvex/system/rvsys_standalone.vhd
catch {sh mkdir synopsys/work} 
define_design_lib work -path synopsys/work 
