/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : a368907
Date     : Feb  8 2024
Type     : Engineering
Log Time   : Thu Feb  8 05:57:32 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[28].outpad[0] (.output at (1,21) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (OPIN:419181 side: (RIGHT,) (40,18,0)0))                                  0.000     0.945
| (CHANY:1299848 L4 length:4 (40,18,0)-> (40,21,0))                         0.119     1.064
| (CHANX:1087051 L4 length:4 (40,21,0)-> (37,21,0))                         0.119     1.183
| (IPIN:480223 side: (TOP,) (39,21,0)0))                                    0.101     1.284
| (intra 'clb' routing)                                                     0.085     1.369
dout[28].in[0] (.names at (39,21))                                          0.000     1.369
| (primitive '.names' combinational delay)                                  0.197     1.566
dout[28].out[0] (.names at (39,21))                                         0.000     1.566
| (intra 'clb' routing)                                                     0.000     1.566
| (OPIN:480179 side: (TOP,) (39,21,0)0))                                    0.000     1.566
| (CHANX:1086993 L4 length:4 (39,21,0)-> (36,21,0))                         0.119     1.684
| (CHANY:1288389 L1 length:1 (36,21,0)-> (36,21,0))                         0.061     1.745
| (CHANX:1082733 L4 length:4 (36,20,0)-> (33,20,0))                         0.119     1.864
| (CHANY:1276673 L1 length:1 (32,20,0)-> (32,20,0))                         0.061     1.925
| (CHANX:1078417 L4 length:4 (32,19,0)-> (29,19,0))                         0.119     2.044
| (CHANY:1264957 L1 length:1 (28,19,0)-> (28,19,0))                         0.061     2.105
| (CHANX:1074101 L4 length:4 (28,18,0)-> (25,18,0))                         0.119     2.224
| (CHANX:1073905 L4 length:4 (25,18,0)-> (22,18,0))                         0.119     2.343
| (CHANY:1244509 L1 length:1 (21,18,0)-> (21,18,0))                         0.061     2.404
| (CHANX:1069589 L4 length:4 (21,17,0)-> (18,17,0))                         0.119     2.523
| (CHANX:1069393 L4 length:4 (18,17,0)-> (15,17,0))                         0.119     2.642
| (CHANY:1224142 L4 length:4 (14,18,0)-> (14,21,0))                         0.119     2.761
| (CHANX:1085393 L4 length:4 (14,21,0)-> (11,21,0))                         0.119     2.879
| (CHANY:1212669 L1 length:1 (10,21,0)-> (10,21,0))                         0.061     2.940
| (CHANX:1081077 L4 length:4 (10,20,0)-> (7,20,0))                          0.119     3.059
| (CHANX:1080881 L4 length:4 (7,20,0)-> (4,20,0))                           0.119     3.178
| (CHANY:1195204 L1 length:1 (4,21,0)-> (4,21,0))                           0.061     3.239
| (CHANX:1084935 L1 length:1 (4,21,0)-> (4,21,0))                           0.061     3.300
| (CHANY:1192295 L1 length:1 (3,21,0)-> (3,21,0))                           0.061     3.361
| (CHANX:1080597 L4 length:3 (3,20,0)-> (1,20,0))                           0.119     3.480
| (CHANY:1186448 L1 length:1 (1,21,0)-> (1,21,0))                           0.061     3.541
| (IPIN:474048 side: (RIGHT,) (1,21,0)0))                                   0.101     3.642
| (intra 'io' routing)                                                      0.733     4.374
out:dout[28].outpad[0] (.output at (1,21))                                 -0.000     4.374
data arrival time                                                                     4.374

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.374
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.374


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (OPIN:419038 side: (RIGHT,) (40,17,0)0))                                  0.000     1.187
| (CHANY:1299759 L1 length:1 (40,17,0)-> (40,17,0))                         0.061     1.248
| (CHANX:1066755 L4 length:4 (40,16,0)-> (37,16,0))                         0.119     1.367
| (CHANY:1291034 L1 length:1 (37,17,0)-> (37,17,0))                         0.061     1.428
| (CHANX:1070781 L1 length:1 (37,17,0)-> (37,17,0))                         0.061     1.489
| (IPIN:418291 side: (TOP,) (37,17,0)0))                                    0.101     1.590
| (intra 'clb' routing)                                                     0.085     1.675
dout[15].in[0] (.names at (37,17))                                         -0.000     1.675
| (primitive '.names' combinational delay)                                  0.099     1.774
dout[15].out[0] (.names at (37,17))                                         0.000     1.774
| (intra 'clb' routing)                                                     0.000     1.774
| (OPIN:418257 side: (TOP,) (37,17,0)0))                                    0.000     1.774
| (CHANX:1070798 L4 length:4 (37,17,0)-> (40,17,0))                         0.119     1.893
| (CHANY:1299842 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     1.954
| (CHANX:1075114 L4 length:4 (41,18,0)-> (44,18,0))                         0.119     2.073
| (CHANX:1075282 L1 length:1 (44,18,0)-> (44,18,0))                         0.061     2.134
| (CHANY:1311582 L4 length:4 (44,19,0)-> (44,22,0))                         0.119     2.252
| (CHANX:1091598 L1 length:1 (45,22,0)-> (45,22,0))                         0.061     2.313
| (CHANY:1314754 L4 length:4 (45,23,0)-> (45,26,0))                         0.119     2.432
| (CHANX:1103866 L1 length:1 (46,25,0)-> (46,25,0))                         0.061     2.493
| (CHANY:1317846 L4 length:4 (46,26,0)-> (46,29,0))                         0.119     2.612
| (CHANY:1318038 L4 length:4 (46,29,0)-> (46,32,0))                         0.119     2.731
| (CHANY:1318230 L4 length:4 (46,32,0)-> (46,35,0))                         0.119     2.850
| (CHANY:1318422 L4 length:4 (46,35,0)-> (46,38,0))                         0.119     2.969
| (CHANX:1152726 L4 length:4 (47,37,0)-> (50,37,0))                         0.119     3.088
| (CHANY:1324436 L4 length:4 (48,38,0)-> (48,41,0))                         0.119     3.207
| (CHANY:1324624 L4 length:4 (48,41,0)-> (48,44,0))                         0.119     3.326
| (CHANX:1177220 L1 length:1 (49,43,0)-> (49,43,0))                         0.061     3.387
| (CHANY:1327724 L4 length:1 (49,44,0)-> (49,44,0))                         0.119     3.505
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                                  0.101     3.606
| (intra 'io' routing)                                                      0.733     4.339
out:dout[15].outpad[0] (.output at (49,44))                                 0.000     4.339
data arrival time                                                                     4.339

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.339
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.339


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[30].outpad[0] (.output at (1,22) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (OPIN:419183 side: (RIGHT,) (40,18,0)0))                                  0.000     0.945
| (CHANY:1299852 L4 length:4 (40,18,0)-> (40,21,0))                         0.119     1.064
| (CHANX:1087055 L4 length:4 (40,21,0)-> (37,21,0))                         0.119     1.183
| (CHANY:1297115 L1 length:1 (39,21,0)-> (39,21,0))                         0.061     1.244
| (IPIN:480239 side: (RIGHT,) (39,21,0)0))                                  0.101     1.344
| (intra 'clb' routing)                                                     0.085     1.430
dout[30].in[0] (.names at (39,21))                                          0.000     1.430
| (primitive '.names' combinational delay)                                  0.148     1.577
dout[30].out[0] (.names at (39,21))                                         0.000     1.577
| (intra 'clb' routing)                                                     0.000     1.577
| (OPIN:480175 side: (TOP,) (39,21,0)0))                                    0.000     1.577
| (CHANX:1086985 L4 length:4 (39,21,0)-> (36,21,0))                         0.119     1.696
| (CHANY:1285477 L1 length:1 (35,21,0)-> (35,21,0))                         0.061     1.757
| (CHANX:1082669 L4 length:4 (35,20,0)-> (32,20,0))                         0.119     1.876
| (CHANY:1273761 L1 length:1 (31,20,0)-> (31,20,0))                         0.061     1.937
| (CHANX:1078353 L4 length:4 (31,19,0)-> (28,19,0))                         0.119     2.056
| (CHANY:1262045 L1 length:1 (27,19,0)-> (27,19,0))                         0.061     2.117
| (CHANX:1074037 L4 length:4 (27,18,0)-> (24,18,0))                         0.119     2.236
| (CHANY:1250418 L4 length:4 (23,19,0)-> (23,22,0))                         0.119     2.355
| (CHANX:1081897 L4 length:4 (23,20,0)-> (20,20,0))                         0.119     2.474
| (CHANY:1238886 L1 length:1 (19,21,0)-> (19,21,0))                         0.061     2.535
| (CHANX:1085705 L4 length:4 (19,21,0)-> (16,21,0))                         0.119     2.654
| (CHANY:1227302 L1 length:1 (15,22,0)-> (15,22,0))                         0.061     2.715
| (CHANX:1089513 L4 length:4 (15,22,0)-> (12,22,0))                         0.119     2.833
| (CHANY:1215718 L1 length:1 (11,23,0)-> (11,23,0))                         0.061     2.894
| (CHANX:1093321 L4 length:4 (11,23,0)-> (8,23,0))                          0.119     3.013
| (CHANY:1206957 L1 length:1 (8,23,0)-> (8,23,0))                           0.061     3.074
| (CHANX:1089093 L4 length:4 (8,22,0)-> (5,22,0))                           0.119     3.193
| (CHANY:1198177 L1 length:1 (5,22,0)-> (5,22,0))                           0.061     3.254
| (CHANX:1084817 L4 length:4 (5,21,0)-> (2,21,0))                           0.119     3.373
| (CHANY:1186542 L4 length:4 (1,22,0)-> (1,25,0))                           0.119     3.492
| (IPIN:487660 side: (RIGHT,) (1,22,0)0))                                   0.101     3.593
| (intra 'io' routing)                                                      0.733     4.325
out:dout[30].outpad[0] (.output at (1,22))                                 -0.000     4.325
data arrival time                                                                     4.325

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.325
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.325


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[31].outpad[0] (.output at (1,23) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (OPIN:419184 side: (RIGHT,) (40,18,0)0))                                  0.000     0.945
| (CHANY:1299823 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     1.006
| (CHANX:1070819 L4 length:4 (40,17,0)-> (37,17,0))                         0.119     1.125
| (CHANY:1291035 L1 length:1 (37,17,0)-> (37,17,0))                         0.061     1.186
| (IPIN:418318 side: (RIGHT,) (37,17,0)0))                                  0.101     1.287
| (intra 'clb' routing)                                                     0.085     1.372
dout[31].in[0] (.names at (37,17))                                         -0.000     1.372
| (primitive '.names' combinational delay)                                  0.197     1.569
dout[31].out[0] (.names at (37,17))                                         0.000     1.569
| (intra 'clb' routing)                                                     0.000     1.569
| (OPIN:418270 side: (RIGHT,) (37,17,0)0))                                  0.000     1.569
| (CHANY:1291072 L4 length:4 (37,17,0)-> (37,20,0))                         0.119     1.687
| (CHANX:1082819 L4 length:4 (37,20,0)-> (34,20,0))                         0.119     1.806
| (CHANY:1282491 L1 length:1 (34,20,0)-> (34,20,0))                         0.061     1.867
| (CHANX:1078551 L4 length:4 (34,19,0)-> (31,19,0))                         0.119     1.986
| (CHANX:1078359 L4 length:4 (31,19,0)-> (28,19,0))                         0.119     2.105
| (CHANX:1078167 L4 length:4 (28,19,0)-> (25,19,0))                         0.119     2.224
| (CHANX:1077975 L4 length:4 (25,19,0)-> (22,19,0))                         0.119     2.343
| (CHANX:1077783 L4 length:4 (22,19,0)-> (19,19,0))                         0.119     2.462
| (CHANX:1077591 L4 length:4 (19,19,0)-> (16,19,0))                         0.119     2.581
| (CHANX:1077399 L4 length:4 (16,19,0)-> (13,19,0))                         0.119     2.700
| (CHANY:1218452 L4 length:4 (12,20,0)-> (12,23,0))                         0.119     2.819
| (CHANX:1089329 L4 length:4 (12,22,0)-> (9,22,0))                          0.119     2.937
| (CHANY:1206909 L1 length:1 (8,22,0)-> (8,22,0))                           0.061     2.998
| (CHANX:1085013 L4 length:4 (8,21,0)-> (5,21,0))                           0.119     3.117
| (CHANY:1195282 L4 length:4 (4,22,0)-> (4,25,0))                           0.119     3.236
| (CHANX:1092783 L4 length:4 (4,23,0)-> (1,23,0))                           0.119     3.355
| (CHANY:1186573 L1 length:1 (1,23,0)-> (1,23,0))                           0.061     3.416
| (IPIN:501286 side: (RIGHT,) (1,23,0)0))                                   0.101     3.517
| (intra 'io' routing)                                                      0.733     4.250
out:dout[31].outpad[0] (.output at (1,23))                                 -0.000     4.250
data arrival time                                                                     4.250

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.250
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.250


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[29].outpad[0] (.output at (1,22) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (OPIN:419182 side: (RIGHT,) (40,18,0)0))                                  0.000     0.945
| (CHANY:1299850 L4 length:4 (40,18,0)-> (40,21,0))                         0.119     1.064
| (CHANX:1087053 L4 length:4 (40,21,0)-> (37,21,0))                         0.119     1.183
| (IPIN:480211 side: (TOP,) (39,21,0)0))                                    0.101     1.284
| (intra 'clb' routing)                                                     0.085     1.369
dout[29].in[0] (.names at (39,21))                                          0.000     1.369
| (primitive '.names' combinational delay)                                  0.099     1.468
dout[29].out[0] (.names at (39,21))                                         0.000     1.468
| (intra 'clb' routing)                                                     0.000     1.468
| (OPIN:480178 side: (TOP,) (39,21,0)0))                                    0.000     1.468
| (CHANX:1086991 L4 length:4 (39,21,0)-> (36,21,0))                         0.119     1.587
| (CHANY:1285471 L1 length:1 (35,21,0)-> (35,21,0))                         0.061     1.648
| (CHANX:1082675 L4 length:4 (35,20,0)-> (32,20,0))                         0.119     1.767
| (CHANX:1082475 L4 length:4 (32,20,0)-> (29,20,0))                         0.119     1.885
| (CHANY:1265027 L1 length:1 (28,20,0)-> (28,20,0))                         0.061     1.946
| (CHANX:1078159 L4 length:4 (28,19,0)-> (25,19,0))                         0.119     2.065
| (CHANY:1256223 L1 length:1 (25,19,0)-> (25,19,0))                         0.061     2.126
| (CHANX:1073907 L4 length:4 (25,18,0)-> (22,18,0))                         0.119     2.245
| (CHANX:1073707 L4 length:4 (22,18,0)-> (19,18,0))                         0.119     2.364
| (CHANY:1235779 L1 length:1 (18,18,0)-> (18,18,0))                         0.061     2.425
| (CHANX:1069391 L4 length:4 (18,17,0)-> (15,17,0))                         0.119     2.544
| (CHANY:1224140 L4 length:4 (14,18,0)-> (14,21,0))                         0.119     2.663
| (CHANX:1085391 L4 length:4 (14,21,0)-> (11,21,0))                         0.119     2.782
| (CHANY:1212671 L1 length:1 (10,21,0)-> (10,21,0))                         0.061     2.843
| (CHANX:1081075 L4 length:4 (10,20,0)-> (7,20,0))                          0.119     2.962
| (CHANX:1080937 L4 length:4 (8,20,0)-> (5,20,0))                           0.119     3.081
| (CHANY:1195206 L1 length:1 (4,21,0)-> (4,21,0))                           0.061     3.141
| (CHANX:1084655 L4 length:4 (4,21,0)-> (1,21,0))                           0.119     3.260
| (CHANY:1186508 L1 length:1 (1,22,0)-> (1,22,0))                           0.061     3.321
| (IPIN:487674 side: (RIGHT,) (1,22,0)0))                                   0.101     3.422
| (intra 'io' routing)                                                      0.733     4.155
out:dout[29].outpad[0] (.output at (1,22))                                 -0.000     4.155
data arrival time                                                                     4.155

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.155
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.155


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (OPIN:419037 side: (RIGHT,) (40,17,0)0))                                  0.000     1.187
| (CHANY:1299804 L4 length:4 (40,17,0)-> (40,20,0))                         0.119     1.306
| (CHANX:1083007 L4 length:4 (40,20,0)-> (37,20,0))                         0.119     1.425
| (CHANY:1297098 L1 length:1 (39,21,0)-> (39,21,0))                         0.061     1.486
| (CHANX:1087149 L1 length:1 (39,21,0)-> (39,21,0))                         0.061     1.547
| (IPIN:480204 side: (TOP,) (39,21,0)0))                                    0.101     1.647
| (intra 'clb' routing)                                                     0.085     1.733
dout[14].in[0] (.names at (39,21))                                          0.000     1.733
| (primitive '.names' combinational delay)                                  0.099     1.832
dout[14].out[0] (.names at (39,21))                                         0.000     1.832
| (intra 'clb' routing)                                                     0.000     1.832
| (OPIN:480176 side: (TOP,) (39,21,0)0))                                    0.000     1.832
| (CHANX:1087194 L4 length:4 (39,21,0)-> (42,21,0))                         0.119     1.951
| (CHANY:1303042 L4 length:4 (41,22,0)-> (41,25,0))                         0.119     2.070
| (CHANX:1099546 L1 length:1 (42,24,0)-> (42,24,0))                         0.061     2.131
| (CHANY:1306134 L4 length:4 (42,25,0)-> (42,28,0))                         0.119     2.249
| (CHANX:1115862 L1 length:1 (43,28,0)-> (43,28,0))                         0.061     2.310
| (CHANY:1309306 L4 length:4 (43,29,0)-> (43,32,0))                         0.119     2.429
| (CHANY:1309506 L4 length:4 (43,32,0)-> (43,35,0))                         0.119     2.548
| (CHANX:1144362 L1 length:1 (44,35,0)-> (44,35,0))                         0.061     2.609
| (CHANY:1312678 L4 length:4 (44,36,0)-> (44,39,0))                         0.119     2.728
| (CHANX:1160742 L4 length:4 (45,39,0)-> (48,39,0))                         0.119     2.847
| (CHANX:1160902 L1 length:1 (48,39,0)-> (48,39,0))                         0.061     2.908
| (CHANY:1324554 L4 length:4 (48,40,0)-> (48,43,0))                         0.119     3.027
| (CHANX:1165006 L1 length:1 (49,40,0)-> (49,40,0))                         0.061     3.088
| (CHANY:1327554 L4 length:4 (49,41,0)-> (49,44,0))                         0.119     3.207
| (CHANY:1327706 L1 length:1 (49,44,0)-> (49,44,0))                         0.061     3.268
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                                  0.101     3.368
| (intra 'io' routing)                                                      0.733     4.101
out:dout[14].outpad[0] (.output at (49,44))                                -0.000     4.101
data arrival time                                                                     4.101

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.101
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.101


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (OPIN:419035 side: (RIGHT,) (40,17,0)0))                                  0.000     1.187
| (CHANY:1299784 L4 length:4 (40,17,0)-> (40,20,0))                         0.119     1.306
| (CHANX:1079148 L1 length:1 (41,19,0)-> (41,19,0))                         0.061     1.367
| (CHANY:1302916 L4 length:4 (41,20,0)-> (41,23,0))                         0.119     1.486
| (CHANX:1087295 L1 length:1 (41,21,0)-> (41,21,0))                         0.061     1.547
| (IPIN:480364 side: (TOP,) (41,21,0)0))                                    0.101     1.647
| (intra 'clb' routing)                                                     0.085     1.733
dout[12].in[0] (.names at (41,21))                                          0.000     1.733
| (primitive '.names' combinational delay)                                  0.218     1.951
dout[12].out[0] (.names at (41,21))                                         0.000     1.951
| (intra 'clb' routing)                                                     0.000     1.951
| (OPIN:480327 side: (TOP,) (41,21,0)0))                                    0.000     1.951
| (CHANX:1087322 L4 length:4 (41,21,0)-> (44,21,0))                         0.119     2.070
| (CHANY:1308866 L4 length:4 (43,22,0)-> (43,25,0))                         0.119     2.188
| (CHANX:1103722 L1 length:1 (44,25,0)-> (44,25,0))                         0.061     2.249
| (CHANY:1312038 L4 length:4 (44,26,0)-> (44,29,0))                         0.119     2.368
| (CHANX:1120102 L4 length:4 (45,29,0)-> (48,29,0))                         0.119     2.487
| (CHANX:1120130 L1 length:1 (46,29,0)-> (46,29,0))                         0.061     2.548
| (CHANY:1318094 L4 length:4 (46,30,0)-> (46,33,0))                         0.119     2.667
| (CHANX:1136446 L1 length:1 (47,33,0)-> (47,33,0))                         0.061     2.728
| (CHANY:1321266 L4 length:4 (47,34,0)-> (47,37,0))                         0.119     2.847
| (CHANY:1321450 L4 length:4 (47,37,0)-> (47,40,0))                         0.119     2.966
| (CHANY:1321618 L1 length:1 (47,40,0)-> (47,40,0))                         0.061     3.027
| (CHANX:1164986 L4 length:4 (48,40,0)-> (51,40,0))                         0.119     3.146
| (CHANY:1327552 L4 length:4 (49,41,0)-> (49,44,0))                         0.119     3.265
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                                  0.101     3.365
| (intra 'io' routing)                                                      0.733     4.098
out:dout[12].outpad[0] (.output at (49,44))                                 0.000     4.098
data arrival time                                                                     4.098

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.098
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.098


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (OPIN:419033 side: (TOP,) (40,17,0)0))                                    0.000     1.187
| (CHANX:1071004 L4 length:4 (40,17,0)-> (43,17,0))                         0.119     1.306
| (CHANY:1302790 L4 length:4 (41,18,0)-> (41,21,0))                         0.119     1.425
| (CHANX:1087273 L1 length:1 (41,21,0)-> (41,21,0))                         0.061     1.486
| (IPIN:480369 side: (TOP,) (41,21,0)0))                                    0.101     1.586
| (intra 'clb' routing)                                                     0.085     1.672
dout[10].in[0] (.names at (41,21))                                          0.000     1.672
| (primitive '.names' combinational delay)                                  0.197     1.869
dout[10].out[0] (.names at (41,21))                                         0.000     1.869
| (intra 'clb' routing)                                                     0.000     1.869
| (OPIN:480330 side: (TOP,) (41,21,0)0))                                    0.000     1.869
| (CHANX:1087312 L4 length:4 (41,21,0)-> (44,21,0))                         0.119     1.987
| (CHANX:1087492 L1 length:1 (44,21,0)-> (44,21,0))                         0.061     2.048
| (CHANY:1311756 L4 length:4 (44,22,0)-> (44,25,0))                         0.119     2.167
| (CHANX:1103808 L1 length:1 (45,25,0)-> (45,25,0))                         0.061     2.228
| (CHANY:1314928 L4 length:4 (45,26,0)-> (45,29,0))                         0.119     2.347
| (CHANX:1116068 L1 length:1 (46,28,0)-> (46,28,0))                         0.061     2.408
| (CHANY:1318028 L4 length:4 (46,29,0)-> (46,32,0))                         0.119     2.527
| (CHANX:1132384 L1 length:1 (47,32,0)-> (47,32,0))                         0.061     2.588
| (CHANY:1321200 L4 length:4 (47,33,0)-> (47,36,0))                         0.119     2.707
| (CHANX:1148700 L1 length:1 (48,36,0)-> (48,36,0))                         0.061     2.768
| (CHANY:1324372 L4 length:4 (48,37,0)-> (48,40,0))                         0.119     2.887
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                         0.061     2.948
| (CHANY:1327544 L4 length:4 (49,41,0)-> (49,44,0))                         0.119     3.067
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                         0.119     3.185
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                                  0.101     3.286
| (intra 'io' routing)                                                      0.733     4.019
out:dout[10].outpad[0] (.output at (49,44))                                -0.000     4.019
data arrival time                                                                     4.019

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.019
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.019


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (OPIN:419034 side: (TOP,) (40,17,0)0))                                    0.000     1.187
| (CHANX:1070974 L1 length:1 (40,17,0)-> (40,17,0))                         0.061     1.248
| (CHANY:1299858 L4 length:4 (40,18,0)-> (40,21,0))                         0.119     1.367
| (CHANY:1300042 L4 length:4 (40,21,0)-> (40,24,0))                         0.119     1.486
| (CHANX:1087278 L1 length:1 (41,21,0)-> (41,21,0))                         0.061     1.547
| (IPIN:480372 side: (TOP,) (41,21,0)0))                                    0.101     1.647
| (intra 'clb' routing)                                                     0.085     1.733
dout[11].in[0] (.names at (41,21))                                          0.000     1.733
| (primitive '.names' combinational delay)                                  0.136     1.868
dout[11].out[0] (.names at (41,21))                                         0.000     1.868
| (intra 'clb' routing)                                                     0.000     1.868
| (OPIN:480329 side: (TOP,) (41,21,0)0))                                    0.000     1.868
| (CHANX:1087310 L4 length:4 (41,21,0)-> (44,21,0))                         0.119     1.987
| (CHANX:1087486 L1 length:1 (44,21,0)-> (44,21,0))                         0.061     2.048
| (CHANY:1311762 L4 length:4 (44,22,0)-> (44,25,0))                         0.119     2.167
| (CHANX:1103802 L1 length:1 (45,25,0)-> (45,25,0))                         0.061     2.228
| (CHANY:1314934 L4 length:4 (45,26,0)-> (45,29,0))                         0.119     2.347
| (CHANY:1315126 L4 length:4 (45,29,0)-> (45,32,0))                         0.119     2.466
| (CHANX:1132310 L1 length:1 (46,32,0)-> (46,32,0))                         0.061     2.527
| (CHANY:1318298 L4 length:4 (46,33,0)-> (46,36,0))                         0.119     2.645
| (CHANX:1148626 L1 length:1 (47,36,0)-> (47,36,0))                         0.061     2.706
| (CHANY:1321470 L4 length:4 (47,37,0)-> (47,40,0))                         0.119     2.825
| (CHANX:1164942 L1 length:1 (48,40,0)-> (48,40,0))                         0.061     2.886
| (CHANY:1324642 L4 length:4 (48,41,0)-> (48,44,0))                         0.119     3.005
| (CHANX:1177210 L1 length:1 (49,43,0)-> (49,43,0))                         0.061     3.066
| (CHANY:1327734 L4 length:1 (49,44,0)-> (49,44,0))                         0.119     3.185
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                                  0.101     3.286
| (intra 'io' routing)                                                      0.733     4.019
out:dout[11].outpad[0] (.output at (49,44))                                 0.000     4.019
data arrival time                                                                     4.019

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.019
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.019


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[27].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (OPIN:419180 side: (TOP,) (40,18,0)0))                                    0.000     0.945
| (CHANX:1075038 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     1.006
| (CHANY:1299922 L4 length:4 (40,19,0)-> (40,22,0))                         0.119     1.125
| (CHANX:1082985 L4 length:4 (40,20,0)-> (37,20,0))                         0.119     1.244
| (CHANY:1297096 L1 length:1 (39,21,0)-> (39,21,0))                         0.061     1.305
| (CHANX:1087147 L1 length:1 (39,21,0)-> (39,21,0))                         0.061     1.366
| (IPIN:480219 side: (TOP,) (39,21,0)0))                                    0.101     1.466
| (intra 'clb' routing)                                                     0.085     1.552
dout[27].in[0] (.names at (39,21))                                          0.000     1.552
| (primitive '.names' combinational delay)                                  0.136     1.687
dout[27].out[0] (.names at (39,21))                                         0.000     1.687
| (intra 'clb' routing)                                                     0.000     1.687
| (OPIN:480181 side: (TOP,) (39,21,0)0))                                    0.000     1.687
| (CHANX:1087188 L4 length:4 (39,21,0)-> (42,21,0))                         0.119     1.806
| (CHANY:1303024 L4 length:4 (41,22,0)-> (41,25,0))                         0.119     1.925
| (CHANX:1103612 L1 length:1 (42,25,0)-> (42,25,0))                         0.061     1.986
| (CHANY:1306196 L4 length:4 (42,26,0)-> (42,29,0))                         0.119     2.105
| (CHANX:1119928 L1 length:1 (43,29,0)-> (43,29,0))                         0.061     2.166
| (CHANY:1309368 L4 length:4 (43,30,0)-> (43,33,0))                         0.119     2.285
| (CHANX:1132220 L4 length:4 (44,32,0)-> (47,32,0))                         0.119     2.403
| (CHANX:1132358 L4 length:4 (46,32,0)-> (49,32,0))                         0.119     2.522
| (CHANX:1132518 L1 length:1 (49,32,0)-> (49,32,0))                         0.061     2.583
| (CHANY:1327018 L4 length:4 (49,33,0)-> (49,36,0))                         0.119     2.702
| (CHANX:1148834 L1 length:1 (50,36,0)-> (50,36,0))                         0.061     2.763
| (CHANY:1330190 L4 length:4 (50,37,0)-> (50,40,0))                         0.119     2.882
| (CHANX:1165150 L1 length:1 (51,40,0)-> (51,40,0))                         0.061     2.943
| (CHANY:1333362 L4 length:4 (51,41,0)-> (51,44,0))                         0.119     3.062
| (CHANY:1333546 L4 length:1 (51,44,0)-> (51,44,0))                         0.119     3.181
| (IPIN:966356 side: (RIGHT,) (51,44,0)0))                                  0.101     3.282
| (intra 'io' routing)                                                      0.733     4.014
out:dout[27].outpad[0] (.output at (51,44))                                 0.000     4.014
data arrival time                                                                     4.014

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.014
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.014


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419026 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070958 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     1.248
| (CHANY:1299874 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     1.367
| (CHANX:1087274 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.428
| (CHANY:1302921 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.489
| (IPIN:480381 side: (RIGHT,) (41,21,0)0))                                 0.101     1.590
| (intra 'clb' routing)                                                    0.085     1.675
dout[3].in[0] (.names at (41,21))                                         -0.000     1.675
| (primitive '.names' combinational delay)                                 0.148     1.822
dout[3].out[0] (.names at (41,21))                                         0.000     1.822
| (intra 'clb' routing)                                                    0.000     1.822
| (OPIN:480344 side: (RIGHT,) (41,21,0)0))                                 0.000     1.822
| (CHANY:1302964 L4 length:4 (41,21,0)-> (41,24,0))                        0.119     1.941
| (CHANX:1099544 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     2.002
| (CHANY:1306136 L4 length:4 (42,25,0)-> (42,28,0))                        0.119     2.121
| (CHANY:1306266 L4 length:4 (42,27,0)-> (42,30,0))                        0.119     2.240
| (CHANY:1306466 L4 length:4 (42,30,0)-> (42,33,0))                        0.119     2.359
| (CHANX:1132122 L1 length:1 (43,32,0)-> (43,32,0))                        0.061     2.420
| (CHANY:1309558 L4 length:4 (43,33,0)-> (43,36,0))                        0.119     2.539
| (CHANX:1148438 L1 length:1 (44,36,0)-> (44,36,0))                        0.061     2.600
| (CHANY:1312730 L4 length:4 (44,37,0)-> (44,40,0))                        0.119     2.719
| (CHANX:1164754 L1 length:1 (45,40,0)-> (45,40,0))                        0.061     2.780
| (CHANY:1315902 L4 length:4 (45,41,0)-> (45,44,0))                        0.119     2.899
| (CHANY:1315980 L1 length:1 (45,43,0)-> (45,43,0))                        0.061     2.960
| (CHANX:1177056 L4 length:4 (46,43,0)-> (49,43,0))                        0.119     3.078
| (CHANY:1327696 L1 length:1 (49,44,0)-> (49,44,0))                        0.061     3.139
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                                 0.101     3.240
| (intra 'io' routing)                                                     0.733     3.973
out:dout[3].outpad[0] (.output at (49,44))                                -0.000     3.973
data arrival time                                                                    3.973

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.973
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.973


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[23].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419176 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074871 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1294100 L4 length:4 (38,19,0)-> (38,22,0))                        0.119     1.183
| (CHANX:1087184 L4 length:4 (39,21,0)-> (42,21,0))                        0.119     1.302
| (IPIN:480202 side: (TOP,) (39,21,0)0))                                   0.101     1.402
| (intra 'clb' routing)                                                    0.085     1.488
dout[23].in[0] (.names at (39,21))                                         0.000     1.488
| (primitive '.names' combinational delay)                                 0.148     1.635
dout[23].out[0] (.names at (39,21))                                        0.000     1.635
| (intra 'clb' routing)                                                    0.000     1.635
| (OPIN:480196 side: (RIGHT,) (39,21,0)0))                                 0.000     1.635
| (CHANY:1297130 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.754
| (CHANX:1099426 L1 length:1 (40,24,0)-> (40,24,0))                        0.061     1.815
| (CHANY:1300302 L4 length:4 (40,25,0)-> (40,28,0))                        0.119     1.934
| (CHANX:1115742 L1 length:1 (41,28,0)-> (41,28,0))                        0.061     1.995
| (CHANY:1303474 L4 length:4 (41,29,0)-> (41,32,0))                        0.119     2.114
| (CHANX:1128010 L4 length:4 (42,31,0)-> (45,31,0))                        0.119     2.233
| (CHANY:1315302 L1 length:1 (45,32,0)-> (45,32,0))                        0.061     2.294
| (CHANX:1132326 L1 length:1 (46,32,0)-> (46,32,0))                        0.061     2.355
| (CHANY:1318282 L4 length:4 (46,33,0)-> (46,36,0))                        0.119     2.474
| (CHANX:1148642 L1 length:1 (47,36,0)-> (47,36,0))                        0.061     2.535
| (CHANY:1321454 L4 length:4 (47,37,0)-> (47,40,0))                        0.119     2.654
| (CHANX:1164958 L1 length:1 (48,40,0)-> (48,40,0))                        0.061     2.715
| (CHANY:1324626 L4 length:4 (48,41,0)-> (48,44,0))                        0.119     2.833
| (CHANX:1177226 L4 length:4 (49,43,0)-> (52,43,0))                        0.119     2.952
| (CHANX:1177328 L1 length:1 (51,43,0)-> (51,43,0))                        0.061     3.013
| (CHANY:1333568 L4 length:1 (51,44,0)-> (51,44,0))                        0.119     3.132
| (IPIN:966360 side: (RIGHT,) (51,44,0)0))                                 0.101     3.233
| (intra 'io' routing)                                                     0.733     3.966
out:dout[23].outpad[0] (.output at (51,44))                               -0.000     3.966
data arrival time                                                                    3.966

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.966
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.966


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419030 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070966 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     1.248
| (CHANY:1299866 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     1.367
| (CHANX:1087282 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.428
| (IPIN:480374 side: (TOP,) (41,21,0)0))                                   0.101     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[7].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.136     1.749
dout[7].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                    0.000     1.749
| (OPIN:480335 side: (TOP,) (41,21,0)0))                                   0.000     1.749
| (CHANX:1087306 L4 length:4 (41,21,0)-> (44,21,0))                        0.119     1.868
| (CHANX:1087474 L1 length:1 (44,21,0)-> (44,21,0))                        0.061     1.929
| (CHANY:1311774 L4 length:4 (44,22,0)-> (44,25,0))                        0.119     2.048
| (CHANX:1103790 L1 length:1 (45,25,0)-> (45,25,0))                        0.061     2.109
| (CHANY:1314946 L4 length:4 (45,26,0)-> (45,29,0))                        0.119     2.228
| (CHANX:1120106 L1 length:1 (46,29,0)-> (46,29,0))                        0.061     2.289
| (CHANY:1318118 L4 length:4 (46,30,0)-> (46,33,0))                        0.119     2.408
| (CHANX:1132390 L1 length:1 (47,32,0)-> (47,32,0))                        0.061     2.469
| (CHANY:1321194 L4 length:4 (47,33,0)-> (47,36,0))                        0.119     2.588
| (CHANX:1148706 L1 length:1 (48,36,0)-> (48,36,0))                        0.061     2.648
| (CHANY:1324366 L4 length:4 (48,37,0)-> (48,40,0))                        0.119     2.767
| (CHANX:1165022 L1 length:1 (49,40,0)-> (49,40,0))                        0.061     2.828
| (CHANY:1327538 L4 length:4 (49,41,0)-> (49,44,0))                        0.119     2.947
| (CHANY:1327656 L4 length:2 (49,43,0)-> (49,44,0))                        0.119     3.066
| (CHANY:1327688 L1 length:1 (49,44,0)-> (49,44,0))                        0.061     3.127
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                                 0.101     3.228
| (intra 'io' routing)                                                     0.733     3.961
out:dout[7].outpad[0] (.output at (49,44))                                -0.000     3.961
data arrival time                                                                    3.961

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.961
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.961


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419172 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1075022 L1 length:1 (40,18,0)-> (40,18,0))                        0.061     1.006
| (CHANY:1299938 L4 length:4 (40,19,0)-> (40,22,0))                        0.119     1.125
| (CHANX:1087227 L1 length:1 (40,21,0)-> (40,21,0))                        0.061     1.186
| (CHANY:1296947 L4 length:4 (39,21,0)-> (39,18,0))                        0.119     1.305
| (IPIN:480242 side: (RIGHT,) (39,21,0)0))                                 0.101     1.405
| (intra 'clb' routing)                                                    0.085     1.491
dout[19].in[0] (.names at (39,21))                                        -0.000     1.491
| (primitive '.names' combinational delay)                                 0.136     1.626
dout[19].out[0] (.names at (39,21))                                        0.000     1.626
| (intra 'clb' routing)                                                    0.000     1.626
| (OPIN:480187 side: (RIGHT,) (39,21,0)0))                                 0.000     1.626
| (CHANY:1297128 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.745
| (CHANX:1099428 L1 length:1 (40,24,0)-> (40,24,0))                        0.061     1.806
| (CHANY:1300300 L4 length:4 (40,25,0)-> (40,28,0))                        0.119     1.925
| (CHANX:1115744 L1 length:1 (41,28,0)-> (41,28,0))                        0.061     1.986
| (CHANY:1303472 L4 length:4 (41,29,0)-> (41,32,0))                        0.119     2.105
| (CHANX:1132060 L1 length:1 (42,32,0)-> (42,32,0))                        0.061     2.166
| (CHANY:1306644 L4 length:4 (42,33,0)-> (42,36,0))                        0.119     2.285
| (CHANX:1148376 L1 length:1 (43,36,0)-> (43,36,0))                        0.061     2.346
| (CHANY:1309816 L4 length:4 (43,37,0)-> (43,40,0))                        0.119     2.464
| (CHANY:1310012 L4 length:4 (43,40,0)-> (43,43,0))                        0.119     2.583
| (CHANX:1172808 L1 length:1 (44,42,0)-> (44,42,0))                        0.061     2.644
| (CHANY:1313064 L1 length:1 (44,43,0)-> (44,43,0))                        0.061     2.705
| (CHANX:1176996 L4 length:4 (45,43,0)-> (48,43,0))                        0.119     2.824
| (CHANY:1324780 L1 length:1 (48,44,0)-> (48,44,0))                        0.061     2.885
| (CHANX:1181312 L4 length:4 (49,44,0)-> (52,44,0))                        0.119     3.004
| (CHANX:1181394 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     3.065
| (CHANY:1333521 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     3.126
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                                 0.101     3.227
| (intra 'io' routing)                                                     0.733     3.959
out:dout[19].outpad[0] (.output at (51,44))                               -0.000     3.959
data arrival time                                                                    3.959

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.959
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.959


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419025 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070813 L4 length:4 (40,17,0)-> (37,17,0))                        0.119     1.306
| (CHANY:1296964 L4 length:4 (39,18,0)-> (39,21,0))                        0.119     1.425
| (CHANY:1297120 L1 length:1 (39,21,0)-> (39,21,0))                        0.061     1.486
| (CHANX:1087244 L4 length:4 (40,21,0)-> (43,21,0))                        0.119     1.605
| (IPIN:480354 side: (TOP,) (41,21,0)0))                                   0.101     1.705
| (intra 'clb' routing)                                                    0.085     1.791
dout[2].in[0] (.names at (41,21))                                          0.000     1.791
| (primitive '.names' combinational delay)                                 0.099     1.890
dout[2].out[0] (.names at (41,21))                                         0.000     1.890
| (intra 'clb' routing)                                                    0.000     1.890
| (OPIN:480345 side: (RIGHT,) (41,21,0)0))                                 0.000     1.890
| (CHANY:1302966 L4 length:4 (41,21,0)-> (41,24,0))                        0.119     2.009
| (CHANX:1099542 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     2.070
| (CHANY:1306138 L4 length:4 (42,25,0)-> (42,28,0))                        0.119     2.188
| (CHANX:1115858 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     2.249
| (CHANY:1309310 L4 length:4 (43,29,0)-> (43,32,0))                        0.119     2.368
| (CHANX:1132174 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.429
| (CHANY:1312482 L4 length:4 (44,33,0)-> (44,36,0))                        0.119     2.548
| (CHANX:1148490 L1 length:1 (45,36,0)-> (45,36,0))                        0.061     2.609
| (CHANY:1315654 L4 length:4 (45,37,0)-> (45,40,0))                        0.119     2.728
| (CHANX:1164870 L4 length:4 (46,40,0)-> (49,40,0))                        0.119     2.847
| (CHANX:1165030 L1 length:1 (49,40,0)-> (49,40,0))                        0.061     2.908
| (CHANY:1327530 L4 length:4 (49,41,0)-> (49,44,0))                        0.119     3.027
| (CHANY:1327698 L1 length:1 (49,44,0)-> (49,44,0))                        0.061     3.088
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                                 0.101     3.188
| (intra 'io' routing)                                                     0.733     3.921
out:dout[2].outpad[0] (.output at (49,44))                                -0.000     3.921
data arrival time                                                                    3.921

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.921
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.921


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[21].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419174 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074867 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1294088 L4 length:4 (38,19,0)-> (38,22,0))                        0.119     1.183
| (CHANX:1087148 L1 length:1 (39,21,0)-> (39,21,0))                        0.061     1.244
| (CHANY:1297099 L1 length:1 (39,21,0)-> (39,21,0))                        0.061     1.305
| (IPIN:480231 side: (RIGHT,) (39,21,0)0))                                 0.101     1.405
| (intra 'clb' routing)                                                    0.085     1.491
dout[21].in[0] (.names at (39,21))                                         0.000     1.491
| (primitive '.names' combinational delay)                                 0.148     1.638
dout[21].out[0] (.names at (39,21))                                        0.000     1.638
| (intra 'clb' routing)                                                    0.000     1.638
| (OPIN:480193 side: (RIGHT,) (39,21,0)0))                                 0.000     1.638
| (CHANY:1297140 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.757
| (CHANY:1297328 L4 length:4 (39,24,0)-> (39,27,0))                        0.119     1.876
| (CHANX:1111612 L1 length:1 (40,27,0)-> (40,27,0))                        0.061     1.937
| (CHANY:1300500 L4 length:4 (40,28,0)-> (40,31,0))                        0.119     2.056
| (CHANX:1127928 L1 length:1 (41,31,0)-> (41,31,0))                        0.061     2.117
| (CHANY:1303672 L4 length:4 (41,32,0)-> (41,35,0))                        0.119     2.236
| (CHANX:1144244 L1 length:1 (42,35,0)-> (42,35,0))                        0.061     2.297
| (CHANY:1306844 L4 length:4 (42,36,0)-> (42,39,0))                        0.119     2.416
| (CHANY:1306984 L1 length:1 (42,39,0)-> (42,39,0))                        0.061     2.477
| (CHANX:1160612 L4 length:4 (43,39,0)-> (46,39,0))                        0.119     2.596
| (CHANY:1318700 L1 length:1 (46,40,0)-> (46,40,0))                        0.061     2.657
| (CHANX:1164928 L4 length:4 (47,40,0)-> (50,40,0))                        0.119     2.775
| (CHANX:1165076 L1 length:1 (50,40,0)-> (50,40,0))                        0.061     2.836
| (CHANY:1330460 L4 length:4 (50,41,0)-> (50,44,0))                        0.119     2.955
| (CHANX:1181390 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     3.016
| (CHANY:1333517 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     3.077
| (IPIN:966362 side: (RIGHT,) (51,44,0)0))                                 0.101     3.178
| (intra 'io' routing)                                                     0.733     3.911
out:dout[21].outpad[0] (.output at (51,44))                               -0.000     3.911
data arrival time                                                                    3.911

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.911
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.911


#Path 17
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419032 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070970 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     1.248
| (CHANY:1299862 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     1.367
| (CHANX:1087286 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.428
| (IPIN:480376 side: (TOP,) (41,21,0)0))                                   0.101     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[9].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.136     1.749
dout[9].out[0] (.names at (41,21))                                         0.000     1.749
| (intra 'clb' routing)                                                    0.000     1.749
| (OPIN:480332 side: (TOP,) (41,21,0)0))                                   0.000     1.749
| (CHANX:1087316 L4 length:4 (41,21,0)-> (44,21,0))                        0.119     1.868
| (CHANY:1305934 L4 length:4 (42,22,0)-> (42,25,0))                        0.119     1.987
| (CHANX:1103678 L1 length:1 (43,25,0)-> (43,25,0))                        0.061     2.048
| (CHANY:1309106 L4 length:4 (43,26,0)-> (43,29,0))                        0.119     2.167
| (CHANY:1309290 L4 length:4 (43,29,0)-> (43,32,0))                        0.119     2.286
| (CHANX:1132194 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.347
| (CHANY:1312462 L4 length:4 (44,33,0)-> (44,36,0))                        0.119     2.466
| (CHANX:1148510 L1 length:1 (45,36,0)-> (45,36,0))                        0.061     2.527
| (CHANY:1315634 L4 length:4 (45,37,0)-> (45,40,0))                        0.119     2.645
| (CHANX:1164826 L1 length:1 (46,40,0)-> (46,40,0))                        0.061     2.706
| (CHANY:1318806 L4 length:4 (46,41,0)-> (46,44,0))                        0.119     2.825
| (CHANX:1168978 L4 length:4 (47,41,0)-> (50,41,0))                        0.119     2.944
| (CHANY:1327594 L4 length:3 (49,42,0)-> (49,44,0))                        0.119     3.063
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                                 0.101     3.164
| (intra 'io' routing)                                                     0.733     3.897
out:dout[9].outpad[0] (.output at (49,44))                                -0.000     3.897
data arrival time                                                                    3.897

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.897
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.897


#Path 18
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419171 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074877 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1297028 L4 length:4 (39,19,0)-> (39,22,0))                        0.119     1.183
| (IPIN:480232 side: (RIGHT,) (39,21,0)0))                                 0.101     1.284
| (intra 'clb' routing)                                                    0.085     1.369
dout[18].in[0] (.names at (39,21))                                         0.000     1.369
| (primitive '.names' combinational delay)                                 0.197     1.566
dout[18].out[0] (.names at (39,21))                                        0.000     1.566
| (intra 'clb' routing)                                                    0.000     1.566
| (OPIN:480188 side: (RIGHT,) (39,21,0)0))                                 0.000     1.566
| (CHANY:1297146 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.684
| (CHANY:1297346 L4 length:4 (39,24,0)-> (39,27,0))                        0.119     1.803
| (CHANX:1111594 L1 length:1 (40,27,0)-> (40,27,0))                        0.061     1.864
| (CHANY:1300518 L4 length:4 (40,28,0)-> (40,31,0))                        0.119     1.983
| (CHANX:1127974 L4 length:4 (41,31,0)-> (44,31,0))                        0.119     2.102
| (CHANY:1312362 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.163
| (CHANX:1132290 L4 length:4 (45,32,0)-> (48,32,0))                        0.119     2.282
| (CHANX:1132442 L1 length:1 (48,32,0)-> (48,32,0))                        0.061     2.343
| (CHANY:1324118 L4 length:4 (48,33,0)-> (48,36,0))                        0.119     2.462
| (CHANX:1148758 L1 length:1 (49,36,0)-> (49,36,0))                        0.061     2.523
| (CHANY:1327290 L4 length:4 (49,37,0)-> (49,40,0))                        0.119     2.642
| (CHANX:1165074 L1 length:1 (50,40,0)-> (50,40,0))                        0.061     2.703
| (CHANY:1330462 L4 length:4 (50,41,0)-> (50,44,0))                        0.119     2.822
| (CHANX:1181446 L4 length:4 (51,44,0)-> (54,44,0))                        0.119     2.940
| (CHANY:1333431 L4 length:3 (51,44,0)-> (51,42,0))                        0.119     3.059
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                                 0.101     3.160
| (intra 'io' routing)                                                     0.733     3.893
out:dout[18].outpad[0] (.output at (51,44))                               -0.000     3.893
data arrival time                                                                    3.893

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.893
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.893


#Path 19
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419027 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070960 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     1.248
| (CHANY:1299872 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     1.367
| (CHANX:1087276 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.428
| (IPIN:480355 side: (TOP,) (41,21,0)0))                                   0.101     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[4].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.218     1.832
dout[4].out[0] (.names at (41,21))                                         0.000     1.832
| (intra 'clb' routing)                                                    0.000     1.832
| (OPIN:480348 side: (RIGHT,) (41,21,0)0))                                 0.000     1.832
| (CHANY:1302956 L4 length:4 (41,21,0)-> (41,24,0))                        0.119     1.951
| (CHANX:1099552 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     2.012
| (CHANY:1306128 L4 length:4 (42,25,0)-> (42,28,0))                        0.119     2.131
| (CHANX:1115868 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     2.191
| (CHANY:1309300 L4 length:4 (43,29,0)-> (43,32,0))                        0.119     2.310
| (CHANX:1132184 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.371
| (CHANY:1312472 L4 length:4 (44,33,0)-> (44,36,0))                        0.119     2.490
| (CHANX:1148500 L1 length:1 (45,36,0)-> (45,36,0))                        0.061     2.551
| (CHANY:1315644 L4 length:4 (45,37,0)-> (45,40,0))                        0.119     2.670
| (CHANY:1315784 L1 length:1 (45,40,0)-> (45,40,0))                        0.061     2.731
| (CHANX:1164868 L4 length:4 (46,40,0)-> (49,40,0))                        0.119     2.850
| (CHANX:1165024 L1 length:1 (49,40,0)-> (49,40,0))                        0.061     2.911
| (CHANY:1327536 L4 length:4 (49,41,0)-> (49,44,0))                        0.119     3.030
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                                 0.101     3.131
| (intra 'io' routing)                                                     0.733     3.863
out:dout[4].outpad[0] (.output at (49,44))                                -0.000     3.863
data arrival time                                                                    3.863

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.863
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.863


#Path 20
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419029 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070964 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     1.248
| (CHANY:1299868 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     1.367
| (CHANX:1087280 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.428
| (IPIN:480357 side: (TOP,) (41,21,0)0))                                   0.101     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[6].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.099     1.713
dout[6].out[0] (.names at (41,21))                                         0.000     1.713
| (intra 'clb' routing)                                                    0.000     1.713
| (OPIN:480336 side: (TOP,) (41,21,0)0))                                   0.000     1.713
| (CHANX:1087308 L4 length:4 (41,21,0)-> (44,21,0))                        0.119     1.832
| (CHANX:1087480 L1 length:1 (44,21,0)-> (44,21,0))                        0.061     1.893
| (CHANY:1311768 L4 length:4 (44,22,0)-> (44,25,0))                        0.119     2.012
| (CHANY:1311964 L4 length:4 (44,25,0)-> (44,28,0))                        0.119     2.131
| (CHANX:1115984 L1 length:1 (45,28,0)-> (45,28,0))                        0.061     2.191
| (CHANY:1315136 L4 length:4 (45,29,0)-> (45,32,0))                        0.119     2.310
| (CHANX:1132300 L1 length:1 (46,32,0)-> (46,32,0))                        0.061     2.371
| (CHANY:1318308 L4 length:4 (46,33,0)-> (46,36,0))                        0.119     2.490
| (CHANX:1144576 L1 length:1 (47,35,0)-> (47,35,0))                        0.061     2.551
| (CHANY:1321392 L4 length:4 (47,36,0)-> (47,39,0))                        0.119     2.670
| (CHANX:1156836 L1 length:1 (48,38,0)-> (48,38,0))                        0.061     2.731
| (CHANY:1324492 L4 length:4 (48,39,0)-> (48,42,0))                        0.119     2.850
| (CHANX:1173152 L1 length:1 (49,42,0)-> (49,42,0))                        0.061     2.911
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                        0.119     3.030
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                                 0.101     3.131
| (intra 'io' routing)                                                     0.733     3.863
out:dout[6].outpad[0] (.output at (49,44))                                 0.000     3.863
data arrival time                                                                    3.863

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.863
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.863


#Path 21
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419028 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070994 L4 length:4 (40,17,0)-> (43,17,0))                        0.119     1.306
| (CHANY:1302760 L4 length:4 (41,18,0)-> (41,21,0))                        0.119     1.425
| (IPIN:480384 side: (RIGHT,) (41,21,0)0))                                 0.101     1.526
| (intra 'clb' routing)                                                    0.085     1.611
dout[5].in[0] (.names at (41,21))                                          0.000     1.611
| (primitive '.names' combinational delay)                                 0.148     1.758
dout[5].out[0] (.names at (41,21))                                         0.000     1.758
| (intra 'clb' routing)                                                    0.000     1.758
| (OPIN:480347 side: (RIGHT,) (41,21,0)0))                                 0.000     1.758
| (CHANY:1302954 L4 length:4 (41,21,0)-> (41,24,0))                        0.119     1.877
| (CHANX:1099554 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     1.938
| (CHANY:1306126 L4 length:4 (42,25,0)-> (42,28,0))                        0.119     2.057
| (CHANX:1115870 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     2.118
| (CHANY:1309298 L4 length:4 (43,29,0)-> (43,32,0))                        0.119     2.237
| (CHANX:1132186 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.298
| (CHANY:1312470 L4 length:4 (44,33,0)-> (44,36,0))                        0.119     2.417
| (CHANY:1312662 L4 length:4 (44,36,0)-> (44,39,0))                        0.119     2.536
| (CHANY:1312854 L4 length:4 (44,39,0)-> (44,42,0))                        0.119     2.655
| (CHANX:1168854 L4 length:4 (45,41,0)-> (48,41,0))                        0.119     2.774
| (CHANX:1169046 L4 length:4 (48,41,0)-> (51,41,0))                        0.119     2.893
| (CHANY:1327604 L4 length:3 (49,42,0)-> (49,44,0))                        0.119     3.011
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                                 0.101     3.112
| (intra 'io' routing)                                                     0.733     3.845
out:dout[5].outpad[0] (.output at (49,44))                                -0.000     3.845
data arrival time                                                                    3.845

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.845
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.845


#Path 22
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                    0.000     1.187
| (OPIN:419036 side: (RIGHT,) (40,17,0)0))                                  0.000     1.187
| (CHANY:1299786 L4 length:4 (40,17,0)-> (40,20,0))                         0.119     1.306
| (CHANX:1079154 L1 length:1 (41,19,0)-> (41,19,0))                         0.061     1.367
| (CHANY:1302910 L4 length:4 (41,20,0)-> (41,23,0))                         0.119     1.486
| (CHANX:1087277 L1 length:1 (41,21,0)-> (41,21,0))                         0.061     1.547
| (IPIN:480371 side: (TOP,) (41,21,0)0))                                    0.101     1.647
| (intra 'clb' routing)                                                     0.085     1.733
dout[13].in[0] (.names at (41,21))                                          0.000     1.733
| (primitive '.names' combinational delay)                                  0.136     1.868
dout[13].out[0] (.names at (41,21))                                         0.000     1.868
| (intra 'clb' routing)                                                     0.000     1.868
| (OPIN:480326 side: (TOP,) (41,21,0)0))                                    0.000     1.868
| (CHANX:1087304 L4 length:4 (41,21,0)-> (44,21,0))                         0.119     1.987
| (CHANY:1311752 L4 length:4 (44,22,0)-> (44,25,0))                         0.119     2.106
| (CHANX:1103812 L1 length:1 (45,25,0)-> (45,25,0))                         0.061     2.167
| (CHANY:1314924 L4 length:4 (45,26,0)-> (45,29,0))                         0.119     2.286
| (CHANX:1120128 L1 length:1 (46,29,0)-> (46,29,0))                         0.061     2.347
| (CHANY:1318096 L4 length:4 (46,30,0)-> (46,33,0))                         0.119     2.466
| (CHANX:1136444 L1 length:1 (47,33,0)-> (47,33,0))                         0.061     2.527
| (CHANY:1321268 L4 length:4 (47,34,0)-> (47,37,0))                         0.119     2.645
| (CHANX:1152760 L1 length:1 (48,37,0)-> (48,37,0))                         0.061     2.706
| (CHANY:1324440 L4 length:4 (48,38,0)-> (48,41,0))                         0.119     2.825
| (CHANX:1169076 L1 length:1 (49,41,0)-> (49,41,0))                         0.061     2.886
| (CHANY:1327612 L4 length:3 (49,42,0)-> (49,44,0))                         0.119     3.005
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                                  0.101     3.106
| (intra 'io' routing)                                                      0.733     3.839
out:dout[13].outpad[0] (.output at (49,44))                                -0.000     3.839
data arrival time                                                                     3.839

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.839
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.839


#Path 23
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419169 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1075017 L1 length:1 (40,18,0)-> (40,18,0))                        0.061     1.006
| (CHANY:1297030 L4 length:4 (39,19,0)-> (39,22,0))                        0.119     1.125
| (CHANX:1087175 L1 length:1 (39,21,0)-> (39,21,0))                        0.061     1.186
| (IPIN:480217 side: (TOP,) (39,21,0)0))                                   0.101     1.287
| (intra 'clb' routing)                                                    0.085     1.372
dout[16].in[0] (.names at (39,21))                                        -0.000     1.372
| (primitive '.names' combinational delay)                                 0.197     1.569
dout[16].out[0] (.names at (39,21))                                        0.000     1.569
| (intra 'clb' routing)                                                    0.000     1.569
| (OPIN:480191 side: (RIGHT,) (39,21,0)0))                                 0.000     1.569
| (CHANY:1297136 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.687
| (CHANY:1297316 L1 length:1 (39,24,0)-> (39,24,0))                        0.061     1.748
| (CHANX:1099432 L4 length:4 (40,24,0)-> (43,24,0))                        0.119     1.867
| (CHANY:1309032 L4 length:4 (43,25,0)-> (43,28,0))                        0.119     1.986
| (CHANX:1115940 L1 length:1 (44,28,0)-> (44,28,0))                        0.061     2.047
| (CHANY:1312204 L4 length:4 (44,29,0)-> (44,32,0))                        0.119     2.166
| (CHANX:1132256 L1 length:1 (45,32,0)-> (45,32,0))                        0.061     2.227
| (CHANY:1315376 L4 length:4 (45,33,0)-> (45,36,0))                        0.119     2.346
| (CHANX:1148572 L1 length:1 (46,36,0)-> (46,36,0))                        0.061     2.407
| (CHANY:1318548 L4 length:4 (46,37,0)-> (46,40,0))                        0.119     2.526
| (CHANX:1164888 L1 length:1 (47,40,0)-> (47,40,0))                        0.061     2.587
| (CHANY:1321720 L4 length:4 (47,41,0)-> (47,44,0))                        0.119     2.706
| (CHANY:1321784 L4 length:3 (47,42,0)-> (47,44,0))                        0.119     2.825
| (CHANX:1177178 L4 length:4 (48,43,0)-> (51,43,0))                        0.119     2.943
| (CHANY:1333526 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     3.004
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                                 0.101     3.105
| (intra 'io' routing)                                                     0.733     3.838
out:dout[16].outpad[0] (.output at (51,44))                               -0.000     3.838
data arrival time                                                                    3.838

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.838
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.838


#Path 24
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419024 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1071002 L4 length:4 (40,17,0)-> (43,17,0))                        0.119     1.306
| (CHANY:1302784 L4 length:4 (41,18,0)-> (41,21,0))                        0.119     1.425
| (IPIN:480400 side: (RIGHT,) (41,21,0)0))                                 0.101     1.526
| (intra 'clb' routing)                                                    0.085     1.611
dout[1].in[0] (.names at (41,21))                                          0.000     1.611
| (primitive '.names' combinational delay)                                 0.136     1.746
dout[1].out[0] (.names at (41,21))                                         0.000     1.746
| (intra 'clb' routing)                                                    0.000     1.746
| (OPIN:480338 side: (RIGHT,) (41,21,0)0))                                 0.000     1.746
| (CHANY:1302952 L4 length:4 (41,21,0)-> (41,24,0))                        0.119     1.865
| (CHANX:1099556 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     1.926
| (CHANY:1306124 L4 length:4 (42,25,0)-> (42,28,0))                        0.119     2.045
| (CHANX:1115872 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     2.106
| (CHANY:1309296 L4 length:4 (43,29,0)-> (43,32,0))                        0.119     2.225
| (CHANX:1132188 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.286
| (CHANY:1312468 L4 length:4 (44,33,0)-> (44,36,0))                        0.119     2.405
| (CHANY:1312656 L4 length:4 (44,36,0)-> (44,39,0))                        0.119     2.524
| (CHANX:1160700 L1 length:1 (45,39,0)-> (45,39,0))                        0.061     2.584
| (CHANY:1315828 L4 length:4 (45,40,0)-> (45,43,0))                        0.119     2.703
| (CHANX:1168910 L4 length:4 (46,41,0)-> (49,41,0))                        0.119     2.822
| (CHANX:1169086 L1 length:1 (49,41,0)-> (49,41,0))                        0.061     2.883
| (CHANY:1327602 L4 length:3 (49,42,0)-> (49,44,0))                        0.119     3.002
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                                 0.101     3.103
| (intra 'io' routing)                                                     0.733     3.836
out:dout[1].outpad[0] (.output at (49,44))                                -0.000     3.836
data arrival time                                                                    3.836

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.836
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.836


#Path 25
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[20].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419173 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074865 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1288270 L4 length:4 (36,19,0)-> (36,22,0))                        0.119     1.183
| (CHANY:1288380 L1 length:1 (36,21,0)-> (36,21,0))                        0.061     1.244
| (CHANX:1087056 L4 length:4 (37,21,0)-> (40,21,0))                        0.119     1.363
| (IPIN:480220 side: (TOP,) (39,21,0)0))                                   0.101     1.463
| (intra 'clb' routing)                                                    0.085     1.549
dout[20].in[0] (.names at (39,21))                                         0.000     1.549
| (primitive '.names' combinational delay)                                 0.136     1.684
dout[20].out[0] (.names at (39,21))                                        0.000     1.684
| (intra 'clb' routing)                                                    0.000     1.684
| (OPIN:480194 side: (RIGHT,) (39,21,0)0))                                 0.000     1.684
| (CHANY:1297142 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.803
| (CHANY:1297334 L4 length:4 (39,24,0)-> (39,27,0))                        0.119     1.922
| (CHANX:1111606 L1 length:1 (40,27,0)-> (40,27,0))                        0.061     1.983
| (CHANY:1300506 L4 length:4 (40,28,0)-> (40,31,0))                        0.119     2.102
| (CHANX:1127922 L1 length:1 (41,31,0)-> (41,31,0))                        0.061     2.163
| (CHANY:1303678 L4 length:4 (41,32,0)-> (41,35,0))                        0.119     2.282
| (CHANX:1140174 L1 length:1 (42,34,0)-> (42,34,0))                        0.061     2.342
| (CHANY:1306786 L4 length:4 (42,35,0)-> (42,38,0))                        0.119     2.461
| (CHANX:1156490 L1 length:1 (43,38,0)-> (43,38,0))                        0.061     2.522
| (CHANY:1309958 L4 length:4 (43,39,0)-> (43,42,0))                        0.119     2.641
| (CHANX:1172870 L4 length:4 (44,42,0)-> (47,42,0))                        0.119     2.760
| (CHANY:1321802 L1 length:1 (47,43,0)-> (47,43,0))                        0.061     2.821
| (CHANX:1177186 L4 length:4 (48,43,0)-> (51,43,0))                        0.119     2.940
| (CHANY:1333518 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     3.001
| (IPIN:966363 side: (RIGHT,) (51,44,0)0))                                 0.101     3.102
| (intra 'io' routing)                                                     0.733     3.834
out:dout[20].outpad[0] (.output at (51,44))                               -0.000     3.834
data arrival time                                                                    3.834

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.834
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.834


#Path 26
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[8].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419031 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1070968 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     1.248
| (CHANY:1299864 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     1.367
| (CHANX:1087284 L1 length:1 (41,21,0)-> (41,21,0))                        0.061     1.428
| (IPIN:480359 side: (TOP,) (41,21,0)0))                                   0.101     1.529
| (intra 'clb' routing)                                                    0.085     1.614
dout[8].in[0] (.names at (41,21))                                          0.000     1.614
| (primitive '.names' combinational delay)                                 0.099     1.713
dout[8].out[0] (.names at (41,21))                                         0.000     1.713
| (intra 'clb' routing)                                                    0.000     1.713
| (OPIN:480333 side: (TOP,) (41,21,0)0))                                   0.000     1.713
| (CHANX:1087318 L4 length:4 (41,21,0)-> (44,21,0))                        0.119     1.832
| (CHANY:1305940 L4 length:4 (42,22,0)-> (42,25,0))                        0.119     1.951
| (CHANX:1103672 L1 length:1 (43,25,0)-> (43,25,0))                        0.061     2.012
| (CHANY:1309112 L4 length:4 (43,26,0)-> (43,29,0))                        0.119     2.131
| (CHANX:1119988 L1 length:1 (44,29,0)-> (44,29,0))                        0.061     2.191
| (CHANY:1312284 L4 length:4 (44,30,0)-> (44,33,0))                        0.119     2.310
| (CHANX:1136304 L1 length:1 (45,33,0)-> (45,33,0))                        0.061     2.371
| (CHANY:1315456 L4 length:4 (45,34,0)-> (45,37,0))                        0.119     2.490
| (CHANY:1315538 L1 length:1 (45,36,0)-> (45,36,0))                        0.061     2.551
| (CHANX:1148602 L4 length:4 (46,36,0)-> (49,36,0))                        0.119     2.670
| (CHANY:1324386 L4 length:4 (48,37,0)-> (48,40,0))                        0.119     2.789
| (CHANX:1165002 L1 length:1 (49,40,0)-> (49,40,0))                        0.061     2.850
| (CHANY:1327558 L4 length:4 (49,41,0)-> (49,44,0))                        0.119     2.969
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                                 0.101     3.070
| (intra 'io' routing)                                                     0.733     3.802
out:dout[8].outpad[0] (.output at (49,44))                                -0.000     3.802
data arrival time                                                                    3.802

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.802
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.802


#Path 27
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419170 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074875 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1297022 L4 length:4 (39,19,0)-> (39,22,0))                        0.119     1.183
| (CHANX:1087151 L1 length:1 (39,21,0)-> (39,21,0))                        0.061     1.244
| (IPIN:480205 side: (TOP,) (39,21,0)0))                                   0.101     1.344
| (intra 'clb' routing)                                                    0.085     1.430
dout[17].in[0] (.names at (39,21))                                         0.000     1.430
| (primitive '.names' combinational delay)                                 0.099     1.529
dout[17].out[0] (.names at (39,21))                                        0.000     1.529
| (intra 'clb' routing)                                                    0.000     1.529
| (OPIN:480190 side: (RIGHT,) (39,21,0)0))                                 0.000     1.529
| (CHANY:1297134 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.648
| (CHANX:1099422 L1 length:1 (40,24,0)-> (40,24,0))                        0.061     1.709
| (CHANY:1300306 L4 length:4 (40,25,0)-> (40,28,0))                        0.119     1.828
| (CHANX:1111690 L4 length:4 (41,27,0)-> (44,27,0))                        0.119     1.946
| (CHANY:1312134 L1 length:1 (44,28,0)-> (44,28,0))                        0.061     2.007
| (CHANX:1116006 L1 length:1 (45,28,0)-> (45,28,0))                        0.061     2.068
| (CHANY:1315114 L4 length:4 (45,29,0)-> (45,32,0))                        0.119     2.187
| (CHANX:1132322 L1 length:1 (46,32,0)-> (46,32,0))                        0.061     2.248
| (CHANY:1318286 L4 length:4 (46,33,0)-> (46,36,0))                        0.119     2.367
| (CHANX:1148638 L1 length:1 (47,36,0)-> (47,36,0))                        0.061     2.428
| (CHANY:1321458 L4 length:4 (47,37,0)-> (47,40,0))                        0.119     2.547
| (CHANX:1164954 L1 length:1 (48,40,0)-> (48,40,0))                        0.061     2.608
| (CHANY:1324630 L4 length:4 (48,41,0)-> (48,44,0))                        0.119     2.727
| (CHANX:1169106 L4 length:4 (49,41,0)-> (52,41,0))                        0.119     2.846
| (CHANY:1333418 L4 length:3 (51,42,0)-> (51,44,0))                        0.119     2.965
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                                 0.101     3.065
| (intra 'io' routing)                                                     0.733     3.798
out:dout[17].outpad[0] (.output at (51,44))                               -0.000     3.798
data arrival time                                                                    3.798

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.798
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.798


#Path 28
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[22].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419175 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074869 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1297004 L4 length:4 (39,19,0)-> (39,22,0))                        0.119     1.183
| (CHANX:1087161 L1 length:1 (39,21,0)-> (39,21,0))                        0.061     1.244
| (IPIN:480210 side: (TOP,) (39,21,0)0))                                   0.101     1.344
| (intra 'clb' routing)                                                    0.085     1.430
dout[22].in[0] (.names at (39,21))                                         0.000     1.430
| (primitive '.names' combinational delay)                                 0.099     1.529
dout[22].out[0] (.names at (39,21))                                        0.000     1.529
| (intra 'clb' routing)                                                    0.000     1.529
| (OPIN:480197 side: (RIGHT,) (39,21,0)0))                                 0.000     1.529
| (CHANY:1297132 L4 length:4 (39,21,0)-> (39,24,0))                        0.119     1.648
| (CHANX:1099424 L1 length:1 (40,24,0)-> (40,24,0))                        0.061     1.709
| (CHANY:1300304 L4 length:4 (40,25,0)-> (40,28,0))                        0.119     1.828
| (CHANX:1115740 L1 length:1 (41,28,0)-> (41,28,0))                        0.061     1.889
| (CHANY:1303476 L4 length:4 (41,29,0)-> (41,32,0))                        0.119     2.007
| (CHANX:1132056 L1 length:1 (42,32,0)-> (42,32,0))                        0.061     2.068
| (CHANY:1306648 L4 length:4 (42,33,0)-> (42,36,0))                        0.119     2.187
| (CHANX:1148372 L1 length:1 (43,36,0)-> (43,36,0))                        0.061     2.248
| (CHANY:1309820 L4 length:4 (43,37,0)-> (43,40,0))                        0.119     2.367
| (CHANX:1164688 L1 length:1 (44,40,0)-> (44,40,0))                        0.061     2.428
| (CHANY:1312992 L4 length:4 (44,41,0)-> (44,44,0))                        0.119     2.547
| (CHANY:1313140 L1 length:1 (44,44,0)-> (44,44,0))                        0.061     2.608
| (CHANX:1181048 L4 length:4 (45,44,0)-> (48,44,0))                        0.119     2.727
| (CHANX:1181244 L4 length:4 (48,44,0)-> (51,44,0))                        0.119     2.846
| (CHANY:1333421 L4 length:3 (51,44,0)-> (51,42,0))                        0.119     2.965
| (IPIN:966361 side: (RIGHT,) (51,44,0)0))                                 0.101     3.065
| (intra 'io' routing)                                                     0.733     3.798
out:dout[22].outpad[0] (.output at (51,44))                                0.000     3.798
data arrival time                                                                    3.798

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.798
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.798


#Path 29
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[26].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                           0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                    0.000     0.945
| (OPIN:419179 side: (TOP,) (40,18,0)0))                                    0.000     0.945
| (CHANX:1075036 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     1.006
| (CHANY:1299924 L4 length:4 (40,19,0)-> (40,22,0))                         0.119     1.125
| (CHANX:1087057 L4 length:4 (40,21,0)-> (37,21,0))                         0.119     1.244
| (IPIN:480203 side: (TOP,) (39,21,0)0))                                    0.101     1.344
| (intra 'clb' routing)                                                     0.085     1.430
dout[26].in[0] (.names at (39,21))                                          0.000     1.430
| (primitive '.names' combinational delay)                                  0.099     1.529
dout[26].out[0] (.names at (39,21))                                         0.000     1.529
| (intra 'clb' routing)                                                     0.000     1.529
| (OPIN:480182 side: (TOP,) (39,21,0)0))                                    0.000     1.529
| (CHANX:1087190 L4 length:4 (39,21,0)-> (42,21,0))                         0.119     1.648
| (CHANY:1303030 L4 length:4 (41,22,0)-> (41,25,0))                         0.119     1.767
| (CHANX:1099574 L4 length:4 (42,24,0)-> (45,24,0))                         0.119     1.885
| (CHANY:1311958 L4 length:4 (44,25,0)-> (44,28,0))                         0.119     2.004
| (CHANX:1115990 L1 length:1 (45,28,0)-> (45,28,0))                         0.061     2.065
| (CHANY:1315130 L4 length:4 (45,29,0)-> (45,32,0))                         0.119     2.184
| (CHANX:1132306 L1 length:1 (46,32,0)-> (46,32,0))                         0.061     2.245
| (CHANY:1318302 L4 length:4 (46,33,0)-> (46,36,0))                         0.119     2.364
| (CHANX:1148622 L1 length:1 (47,36,0)-> (47,36,0))                         0.061     2.425
| (CHANY:1321474 L4 length:4 (47,37,0)-> (47,40,0))                         0.119     2.544
| (CHANX:1160890 L1 length:1 (48,39,0)-> (48,39,0))                         0.061     2.605
| (CHANY:1324566 L4 length:4 (48,40,0)-> (48,43,0))                         0.119     2.724
| (CHANX:1173174 L4 length:4 (49,42,0)-> (52,42,0))                         0.119     2.843
| (CHANY:1333494 L4 length:2 (51,43,0)-> (51,44,0))                         0.119     2.962
| (IPIN:966357 side: (RIGHT,) (51,44,0)0))                                  0.101     3.062
| (intra 'io' routing)                                                      0.733     3.795
out:dout[26].outpad[0] (.output at (51,44))                                -0.000     3.795
data arrival time                                                                     3.795

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.795
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.795


#Path 30
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[25].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419178 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1075034 L1 length:1 (40,18,0)-> (40,18,0))                        0.061     1.006
| (CHANY:1299926 L4 length:4 (40,19,0)-> (40,22,0))                        0.119     1.125
| (CHANX:1087063 L4 length:4 (40,21,0)-> (37,21,0))                        0.119     1.244
| (IPIN:480207 side: (TOP,) (39,21,0)0))                                   0.101     1.344
| (intra 'clb' routing)                                                    0.085     1.430
dout[25].in[0] (.names at (39,21))                                         0.000     1.430
| (primitive '.names' combinational delay)                                 0.148     1.577
dout[25].out[0] (.names at (39,21))                                        0.000     1.577
| (intra 'clb' routing)                                                    0.000     1.577
| (OPIN:480184 side: (TOP,) (39,21,0)0))                                   0.000     1.577
| (CHANX:1087178 L4 length:4 (39,21,0)-> (42,21,0))                        0.119     1.696
| (CHANY:1305926 L1 length:1 (42,22,0)-> (42,22,0))                        0.061     1.757
| (CHANX:1091494 L1 length:1 (43,22,0)-> (43,22,0))                        0.061     1.818
| (CHANY:1308906 L4 length:4 (43,23,0)-> (43,26,0))                        0.119     1.937
| (CHANX:1107810 L1 length:1 (44,26,0)-> (44,26,0))                        0.061     1.998
| (CHANY:1312078 L4 length:4 (44,27,0)-> (44,30,0))                        0.119     2.117
| (CHANX:1124126 L1 length:1 (45,30,0)-> (45,30,0))                        0.061     2.178
| (CHANY:1315250 L4 length:4 (45,31,0)-> (45,34,0))                        0.119     2.297
| (CHANX:1132328 L4 length:4 (46,32,0)-> (49,32,0))                        0.119     2.416
| (CHANY:1327016 L4 length:4 (49,33,0)-> (49,36,0))                        0.119     2.535
| (CHANX:1148836 L1 length:1 (50,36,0)-> (50,36,0))                        0.061     2.596
| (CHANY:1330188 L4 length:4 (50,37,0)-> (50,40,0))                        0.119     2.715
| (CHANX:1165152 L1 length:1 (51,40,0)-> (51,40,0))                        0.061     2.775
| (CHANY:1333360 L4 length:4 (51,41,0)-> (51,44,0))                        0.119     2.894
| (CHANY:1333540 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     2.955
| (IPIN:966358 side: (RIGHT,) (51,44,0)0))                                 0.101     3.056
| (intra 'io' routing)                                                     0.733     3.789
out:dout[25].outpad[0] (.output at (51,44))                               -0.000     3.789
data arrival time                                                                    3.789

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.789
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.789


#Path 31
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                   0.000     1.187
| (OPIN:419023 side: (TOP,) (40,17,0)0))                                   0.000     1.187
| (CHANX:1071000 L4 length:4 (40,17,0)-> (43,17,0))                        0.119     1.306
| (CHANY:1302778 L4 length:4 (41,18,0)-> (41,21,0))                        0.119     1.425
| (IPIN:480388 side: (RIGHT,) (41,21,0)0))                                 0.101     1.526
| (intra 'clb' routing)                                                    0.085     1.611
dout[0].in[0] (.names at (41,21))                                          0.000     1.611
| (primitive '.names' combinational delay)                                 0.197     1.808
dout[0].out[0] (.names at (41,21))                                         0.000     1.808
| (intra 'clb' routing)                                                    0.000     1.808
| (OPIN:480339 side: (RIGHT,) (41,21,0)0))                                 0.000     1.808
| (CHANY:1302970 L4 length:4 (41,21,0)-> (41,24,0))                        0.119     1.926
| (CHANX:1099538 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     1.987
| (CHANY:1306142 L4 length:4 (42,25,0)-> (42,28,0))                        0.119     2.106
| (CHANX:1115854 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     2.167
| (CHANY:1309314 L4 length:4 (43,29,0)-> (43,32,0))                        0.119     2.286
| (CHANX:1132170 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     2.347
| (CHANY:1312486 L4 length:4 (44,33,0)-> (44,36,0))                        0.119     2.466
| (CHANX:1148550 L4 length:4 (45,36,0)-> (48,36,0))                        0.119     2.585
| (CHANX:1148710 L1 length:1 (48,36,0)-> (48,36,0))                        0.061     2.646
| (CHANY:1324362 L4 length:4 (48,37,0)-> (48,40,0))                        0.119     2.765
| (CHANX:1165026 L1 length:1 (49,40,0)-> (49,40,0))                        0.061     2.826
| (CHANY:1327534 L4 length:4 (49,41,0)-> (49,44,0))                        0.119     2.945
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                                 0.101     3.045
| (intra 'io' routing)                                                     0.733     3.778
out:dout[0].outpad[0] (.output at (49,44))                                 0.000     3.778
data arrival time                                                                    3.778

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.778
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.778


#Path 32
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (40,17) clocked by read_clock)
Endpoint  : out:dout[24].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                          0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (40,17)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                   0.000     0.945
| (OPIN:419177 side: (TOP,) (40,18,0)0))                                   0.000     0.945
| (CHANX:1074873 L4 length:4 (40,18,0)-> (37,18,0))                        0.119     1.064
| (CHANY:1294106 L4 length:4 (38,19,0)-> (38,22,0))                        0.119     1.183
| (CHANX:1087202 L4 length:4 (39,21,0)-> (42,21,0))                        0.119     1.302
| (IPIN:480206 side: (TOP,) (39,21,0)0))                                   0.101     1.402
| (intra 'clb' routing)                                                    0.085     1.488
dout[24].in[0] (.names at (39,21))                                         0.000     1.488
| (primitive '.names' combinational delay)                                 0.099     1.587
dout[24].out[0] (.names at (39,21))                                        0.000     1.587
| (intra 'clb' routing)                                                    0.000     1.587
| (OPIN:480185 side: (TOP,) (39,21,0)0))                                   0.000     1.587
| (CHANX:1087180 L4 length:4 (39,21,0)-> (42,21,0))                        0.119     1.706
| (CHANY:1305924 L1 length:1 (42,22,0)-> (42,22,0))                        0.061     1.767
| (CHANX:1091496 L4 length:4 (43,22,0)-> (46,22,0))                        0.119     1.885
| (CHANY:1317640 L4 length:4 (46,23,0)-> (46,26,0))                        0.119     2.004
| (CHANX:1108004 L1 length:1 (47,26,0)-> (47,26,0))                        0.061     2.065
| (CHANY:1320812 L4 length:4 (47,27,0)-> (47,30,0))                        0.119     2.184
| (CHANX:1116182 L1 length:1 (48,28,0)-> (48,28,0))                        0.061     2.245
| (CHANY:1323866 L4 length:4 (48,29,0)-> (48,32,0))                        0.119     2.364
| (CHANX:1132498 L1 length:1 (49,32,0)-> (49,32,0))                        0.061     2.425
| (CHANY:1327038 L4 length:4 (49,33,0)-> (49,36,0))                        0.119     2.544
| (CHANX:1148814 L1 length:1 (50,36,0)-> (50,36,0))                        0.061     2.605
| (CHANY:1330210 L4 length:4 (50,37,0)-> (50,40,0))                        0.119     2.724
| (CHANX:1165130 L1 length:1 (51,40,0)-> (51,40,0))                        0.061     2.785
| (CHANY:1333382 L4 length:4 (51,41,0)-> (51,44,0))                        0.119     2.904
| (IPIN:966359 side: (RIGHT,) (51,44,0)0))                                 0.101     3.004
| (intra 'io' routing)                                                     0.733     3.737
out:dout[24].outpad[0] (.output at (51,44))                               -0.000     3.737
data arrival time                                                                    3.737

clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -3.737
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.737


#Path 33
Startpoint: din[20].inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[4] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[20].inpad[0] (.input at (1,4))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:212316 side: (RIGHT,) (1,4,0)0))                                   0.000     0.894
| (CHANY:1185384 L4 length:4 (1,4,0)-> (1,7,0))                            0.119     1.013
| (CHANX:1027908 L1 length:1 (2,7,0)-> (2,7,0))                            0.061     1.074
| (CHANY:1188556 L4 length:4 (2,8,0)-> (2,11,0))                           0.119     1.193
| (CHANX:1040152 L1 length:1 (3,10,0)-> (3,10,0))                          0.061     1.254
| (CHANY:1191672 L4 length:4 (3,11,0)-> (3,14,0))                          0.119     1.373
| (CHANX:1052444 L4 length:4 (4,13,0)-> (7,13,0))                          0.119     1.492
| (CHANY:1203476 L1 length:1 (7,14,0)-> (7,14,0))                          0.061     1.553
| (CHANX:1056760 L4 length:4 (8,14,0)-> (11,14,0))                         0.119     1.672
| (CHANY:1215192 L1 length:1 (11,15,0)-> (11,15,0))                        0.061     1.733
| (CHANX:1061076 L4 length:4 (12,15,0)-> (15,15,0))                        0.119     1.852
| (CHANX:1061264 L4 length:4 (15,15,0)-> (18,15,0))                        0.119     1.970
| (CHANY:1235648 L1 length:1 (18,16,0)-> (18,16,0))                        0.061     2.031
| (CHANX:1065580 L4 length:4 (19,16,0)-> (22,16,0))                        0.119     2.150
| (CHANY:1247364 L1 length:1 (22,17,0)-> (22,17,0))                        0.061     2.211
| (CHANX:1069896 L4 length:4 (23,17,0)-> (26,17,0))                        0.119     2.330
| (CHANY:1259015 L1 length:1 (26,17,0)-> (26,17,0))                        0.061     2.391
| (CHANX:1066088 L4 length:4 (27,16,0)-> (30,16,0))                        0.119     2.510
| (CHANY:1270599 L1 length:1 (30,16,0)-> (30,16,0))                        0.061     2.571
| (CHANX:1062280 L4 length:4 (31,15,0)-> (34,15,0))                        0.119     2.690
| (CHANY:1279308 L1 length:1 (33,16,0)-> (33,16,0))                        0.061     2.751
| (CHANX:1066560 L4 length:4 (34,16,0)-> (37,16,0))                        0.119     2.870
| (CHANY:1291024 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.931
| (CHANX:1070771 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.992
| (IPIN:418286 side: (TOP,) (37,17,0)0))                                   0.101     3.092
| (intra 'clb' routing)                                                    0.085     3.178
WDATA_B2[4]_1.in[0] (.names at (37,17))                                   -0.000     3.178
| (primitive '.names' combinational delay)                                 0.148     3.325
WDATA_B2[4]_1.out[0] (.names at (37,17))                                   0.000     3.325
| (intra 'clb' routing)                                                    0.000     3.325
| (OPIN:418272 side: (RIGHT,) (37,17,0)0))                                 0.000     3.325
| (CHANY:1290869 L4 length:4 (37,17,0)-> (37,14,0))                        0.119     3.444
| (CHANX:1066796 L4 length:4 (38,16,0)-> (41,16,0))                        0.119     3.563
| (CHANX:1066902 L1 length:1 (40,16,0)-> (40,16,0))                        0.061     3.624
| (CHANY:1299802 L4 length:4 (40,17,0)-> (40,20,0))                        0.119     3.743
| (IPIN:419367 side: (RIGHT,) (40,18,0)0))                                 0.101     3.844
| (intra 'bram' routing)                                                   0.000     3.844
DATA_OUT_B2[10]_1.WDATA_B2[4] (RS_TDP36K at (40,17))                       0.000     3.844
data arrival time                                                                    3.844

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.844
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.117


#Path 34
Startpoint: din[21].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[21].inpad[0] (.input at (1,5))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5,0)0))                                   0.000     0.894
| (CHANY:1185438 L1 length:1 (1,5,0)-> (1,5,0))                            0.061     0.955
| (CHANX:1019790 L4 length:4 (2,5,0)-> (5,5,0))                            0.119     1.074
| (CHANY:1197154 L1 length:1 (5,6,0)-> (5,6,0))                            0.061     1.135
| (CHANX:1024106 L4 length:4 (6,6,0)-> (9,6,0))                            0.119     1.254
| (CHANY:1208870 L1 length:1 (9,7,0)-> (9,7,0))                            0.061     1.315
| (CHANX:1028422 L1 length:1 (10,7,0)-> (10,7,0))                          0.061     1.376
| (CHANY:1211850 L4 length:4 (10,8,0)-> (10,11,0))                         0.119     1.495
| (CHANY:1212018 L1 length:1 (10,11,0)-> (10,11,0))                        0.061     1.556
| (CHANX:1044762 L4 length:4 (11,11,0)-> (14,11,0))                        0.119     1.675
| (CHANY:1223734 L1 length:1 (14,12,0)-> (14,12,0))                        0.061     1.736
| (CHANX:1049078 L4 length:4 (15,12,0)-> (18,12,0))                        0.119     1.855
| (CHANY:1235450 L1 length:1 (18,13,0)-> (18,13,0))                        0.061     1.916
| (CHANX:1053394 L4 length:4 (19,13,0)-> (22,13,0))                        0.119     2.034
| (CHANY:1247166 L1 length:1 (22,14,0)-> (22,14,0))                        0.061     2.095
| (CHANX:1057710 L4 length:4 (23,14,0)-> (26,14,0))                        0.119     2.214
| (CHANY:1258882 L1 length:1 (26,15,0)-> (26,15,0))                        0.061     2.275
| (CHANX:1062026 L4 length:4 (27,15,0)-> (30,15,0))                        0.119     2.394
| (CHANY:1267666 L1 length:1 (29,16,0)-> (29,16,0))                        0.061     2.455
| (CHANX:1066298 L4 length:4 (30,16,0)-> (33,16,0))                        0.119     2.574
| (CHANX:1066498 L4 length:4 (33,16,0)-> (36,16,0))                        0.119     2.693
| (CHANY:1288110 L1 length:1 (36,17,0)-> (36,17,0))                        0.061     2.754
| (CHANX:1070814 L4 length:4 (37,17,0)-> (40,17,0))                        0.119     2.873
| (CHANY:1291019 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.934
| (IPIN:418326 side: (RIGHT,) (37,17,0)0))                                 0.101     3.034
| (intra 'clb' routing)                                                    0.085     3.120
WDATA_B2[5]_1.in[0] (.names at (37,17))                                   -0.000     3.120
| (primitive '.names' combinational delay)                                 0.099     3.219
WDATA_B2[5]_1.out[0] (.names at (37,17))                                   0.000     3.219
| (intra 'clb' routing)                                                    0.000     3.219
| (OPIN:418276 side: (RIGHT,) (37,17,0)0))                                 0.000     3.219
| (CHANY:1290877 L4 length:4 (37,17,0)-> (37,14,0))                        0.119     3.338
| (CHANX:1062758 L4 length:4 (38,15,0)-> (41,15,0))                        0.119     3.457
| (CHANX:1062852 L1 length:1 (40,15,0)-> (40,15,0))                        0.061     3.518
| (CHANY:1299724 L4 length:4 (40,16,0)-> (40,19,0))                        0.119     3.636
| (IPIN:419372 side: (RIGHT,) (40,18,0)0))                                 0.101     3.737
| (intra 'bram' routing)                                                   0.000     3.737
DATA_OUT_B2[10]_1.WDATA_B2[5] (RS_TDP36K at (40,17))                       0.000     3.737
data arrival time                                                                    3.737

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.737
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -3.011


#Path 35
Startpoint: din[16].inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[16].inpad[0] (.input at (1,2))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:180065 side: (RIGHT,) (1,2,0)0))                                   0.000     0.894
| (CHANY:1185234 L1 length:1 (1,2,0)-> (1,2,0))                            0.061     0.955
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                            0.119     1.074
| (CHANY:1196950 L1 length:1 (5,3,0)-> (5,3,0))                            0.061     1.135
| (CHANX:1011926 L4 length:4 (6,3,0)-> (9,3,0))                            0.119     1.254
| (CHANY:1208666 L1 length:1 (9,4,0)-> (9,4,0))                            0.061     1.315
| (CHANX:1016242 L4 length:4 (10,4,0)-> (13,4,0))                          0.119     1.434
| (CHANY:1220382 L1 length:1 (13,5,0)-> (13,5,0))                          0.061     1.495
| (CHANX:1020558 L4 length:4 (14,5,0)-> (17,5,0))                          0.119     1.614
| (CHANY:1232098 L1 length:1 (17,6,0)-> (17,6,0))                          0.061     1.675
| (CHANX:1024874 L4 length:4 (18,6,0)-> (21,6,0))                          0.119     1.794
| (CHANY:1240882 L1 length:1 (20,7,0)-> (20,7,0))                          0.061     1.855
| (CHANX:1029146 L4 length:4 (21,7,0)-> (24,7,0))                          0.119     1.974
| (CHANY:1252598 L1 length:1 (24,8,0)-> (24,8,0))                          0.061     2.034
| (CHANX:1033462 L4 length:4 (25,8,0)-> (28,8,0))                          0.119     2.153
| (CHANY:1264314 L1 length:1 (28,9,0)-> (28,9,0))                          0.061     2.214
| (CHANX:1037778 L4 length:4 (29,9,0)-> (32,9,0))                          0.119     2.333
| (CHANX:1037962 L4 length:4 (32,9,0)-> (35,9,0))                          0.119     2.452
| (CHANX:1038130 L1 length:1 (35,9,0)-> (35,9,0))                          0.061     2.513
| (CHANY:1284798 L4 length:4 (35,10,0)-> (35,13,0))                        0.119     2.632
| (CHANX:1054446 L1 length:1 (36,13,0)-> (36,13,0))                        0.061     2.693
| (CHANY:1287970 L4 length:4 (36,14,0)-> (36,17,0))                        0.119     2.812
| (CHANX:1070762 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.873
| (IPIN:418282 side: (TOP,) (37,17,0)0))                                   0.101     2.974
| (intra 'clb' routing)                                                    0.085     3.059
WDATA_B2[0]_1.in[0] (.names at (37,17))                                   -0.000     3.059
| (primitive '.names' combinational delay)                                 0.218     3.277
WDATA_B2[0]_1.out[0] (.names at (37,17))                                   0.000     3.277
| (intra 'clb' routing)                                                    0.000     3.277
| (OPIN:418269 side: (RIGHT,) (37,17,0)0))                                 0.000     3.277
| (CHANY:1291022 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     3.338
| (CHANX:1070878 L4 length:4 (38,17,0)-> (41,17,0))                        0.119     3.457
| (CHANX:1070956 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     3.518
| (CHANY:1299755 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     3.579
| (IPIN:419245 side: (RIGHT,) (40,17,0)0))                                 0.101     3.679
| (intra 'bram' routing)                                                   0.000     3.679
DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K at (40,17))                       0.000     3.679
data arrival time                                                                    3.679

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.679
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.953


#Path 36
Startpoint: din[23].inpad[0] (.input at (1,6) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[23].inpad[0] (.input at (1,6))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:244583 side: (RIGHT,) (1,6,0)0))                                   0.000     0.894
| (CHANY:1185502 L1 length:1 (1,6,0)-> (1,6,0))                            0.061     0.955
| (CHANX:1023854 L4 length:4 (2,6,0)-> (5,6,0))                            0.119     1.074
| (CHANY:1197218 L1 length:1 (5,7,0)-> (5,7,0))                            0.061     1.135
| (CHANX:1028170 L4 length:4 (6,7,0)-> (9,7,0))                            0.119     1.254
| (CHANY:1208934 L1 length:1 (9,8,0)-> (9,8,0))                            0.061     1.315
| (CHANX:1032486 L1 length:1 (10,8,0)-> (10,8,0))                          0.061     1.376
| (CHANY:1211914 L4 length:4 (10,9,0)-> (10,12,0))                         0.119     1.495
| (CHANY:1212016 L1 length:1 (10,11,0)-> (10,11,0))                        0.061     1.556
| (CHANX:1044764 L4 length:4 (11,11,0)-> (14,11,0))                        0.119     1.675
| (CHANY:1223732 L1 length:1 (14,12,0)-> (14,12,0))                        0.061     1.736
| (CHANX:1049080 L4 length:4 (15,12,0)-> (18,12,0))                        0.119     1.855
| (CHANY:1235448 L1 length:1 (18,13,0)-> (18,13,0))                        0.061     1.916
| (CHANX:1053396 L4 length:4 (19,13,0)-> (22,13,0))                        0.119     2.034
| (CHANY:1247164 L1 length:1 (22,14,0)-> (22,14,0))                        0.061     2.095
| (CHANX:1057712 L4 length:4 (23,14,0)-> (26,14,0))                        0.119     2.214
| (CHANY:1258880 L1 length:1 (26,15,0)-> (26,15,0))                        0.061     2.275
| (CHANX:1062028 L4 length:4 (27,15,0)-> (30,15,0))                        0.119     2.394
| (CHANY:1270596 L1 length:1 (30,16,0)-> (30,16,0))                        0.061     2.455
| (CHANX:1066344 L4 length:4 (31,16,0)-> (34,16,0))                        0.119     2.574
| (CHANY:1279372 L1 length:1 (33,17,0)-> (33,17,0))                        0.061     2.635
| (CHANX:1070624 L4 length:4 (34,17,0)-> (37,17,0))                        0.119     2.754
| (CHANX:1070772 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.815
| (CHANY:1291027 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.876
| (IPIN:418314 side: (RIGHT,) (37,17,0)0))                                 0.101     2.977
| (intra 'clb' routing)                                                    0.085     3.062
WDATA_B2[7]_1.in[0] (.names at (37,17))                                   -0.000     3.062
| (primitive '.names' combinational delay)                                 0.148     3.209
WDATA_B2[7]_1.out[0] (.names at (37,17))                                   0.000     3.209
| (intra 'clb' routing)                                                    0.000     3.209
| (OPIN:418264 side: (TOP,) (37,17,0)0))                                   0.000     3.209
| (CHANX:1070796 L4 length:4 (37,17,0)-> (40,17,0))                        0.119     3.328
| (CHANY:1296857 L1 length:1 (39,17,0)-> (39,17,0))                        0.061     3.389
| (CHANX:1066906 L1 length:1 (40,16,0)-> (40,16,0))                        0.061     3.450
| (CHANY:1299798 L4 length:4 (40,17,0)-> (40,20,0))                        0.119     3.569
| (IPIN:419383 side: (RIGHT,) (40,18,0)0))                                 0.101     3.670
| (intra 'bram' routing)                                                   0.000     3.670
DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (40,17))                       0.000     3.670
data arrival time                                                                    3.670

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.670
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.943


#Path 37
Startpoint: din[19].inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[3] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[19].inpad[0] (.input at (1,4))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4,0)0))                                   0.000     0.894
| (CHANY:1185390 L4 length:4 (1,4,0)-> (1,7,0))                            0.119     1.013
| (CHANX:1027902 L1 length:1 (2,7,0)-> (2,7,0))                            0.061     1.074
| (CHANY:1188562 L4 length:4 (2,8,0)-> (2,11,0))                           0.119     1.193
| (CHANX:1044218 L1 length:1 (3,11,0)-> (3,11,0))                          0.061     1.254
| (CHANY:1191734 L4 length:4 (3,12,0)-> (3,15,0))                          0.119     1.373
| (CHANX:1052436 L4 length:4 (4,13,0)-> (7,13,0))                          0.119     1.492
| (CHANX:1052624 L4 length:4 (7,13,0)-> (10,13,0))                         0.119     1.611
| (CHANY:1212224 L1 length:1 (10,14,0)-> (10,14,0))                        0.061     1.672
| (CHANX:1056940 L4 length:4 (11,14,0)-> (14,14,0))                        0.119     1.791
| (CHANY:1223940 L1 length:1 (14,15,0)-> (14,15,0))                        0.061     1.852
| (CHANX:1061256 L4 length:4 (15,15,0)-> (18,15,0))                        0.119     1.970
| (CHANY:1235591 L1 length:1 (18,15,0)-> (18,15,0))                        0.061     2.031
| (CHANX:1057448 L4 length:4 (19,14,0)-> (22,14,0))                        0.119     2.150
| (CHANY:1244300 L1 length:1 (21,15,0)-> (21,15,0))                        0.061     2.211
| (CHANX:1061728 L4 length:4 (22,15,0)-> (25,15,0))                        0.119     2.330
| (CHANY:1256016 L1 length:1 (25,16,0)-> (25,16,0))                        0.061     2.391
| (CHANX:1066044 L4 length:4 (26,16,0)-> (29,16,0))                        0.119     2.510
| (CHANY:1267732 L1 length:1 (29,17,0)-> (29,17,0))                        0.061     2.571
| (CHANX:1070360 L4 length:4 (30,17,0)-> (33,17,0))                        0.119     2.690
| (CHANX:1070556 L4 length:4 (33,17,0)-> (36,17,0))                        0.119     2.809
| (CHANX:1070694 L4 length:4 (35,17,0)-> (38,17,0))                        0.119     2.928
| (IPIN:418287 side: (TOP,) (37,17,0)0))                                   0.101     3.028
| (intra 'clb' routing)                                                    0.085     3.114
WDATA_B2[3]_1.in[0] (.names at (37,17))                                   -0.000     3.114
| (primitive '.names' combinational delay)                                 0.099     3.213
WDATA_B2[3]_1.out[0] (.names at (37,17))                                   0.000     3.213
| (intra 'clb' routing)                                                    0.000     3.213
| (OPIN:418273 side: (RIGHT,) (37,17,0)0))                                 0.000     3.213
| (CHANY:1291030 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     3.274
| (CHANX:1070870 L4 length:4 (38,17,0)-> (41,17,0))                        0.119     3.393
| (CHANY:1299607 L4 length:4 (40,17,0)-> (40,14,0))                        0.119     3.512
| (IPIN:419264 side: (RIGHT,) (40,17,0)0))                                 0.101     3.612
| (intra 'bram' routing)                                                   0.000     3.612
DATA_OUT_B2[10]_1.WDATA_B2[3] (RS_TDP36K at (40,17))                       0.000     3.612
data arrival time                                                                    3.612

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.612
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.886


#Path 38
Startpoint: din[17].inpad[0] (.input at (1,3) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[17].inpad[0] (.input at (1,3))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:198715 side: (RIGHT,) (1,3,0)0))                                   0.000     0.894
| (CHANY:1185310 L1 length:1 (1,3,0)-> (1,3,0))                            0.061     0.955
| (CHANX:1011662 L4 length:4 (2,3,0)-> (5,3,0))                            0.119     1.074
| (CHANY:1197026 L1 length:1 (5,4,0)-> (5,4,0))                            0.061     1.135
| (CHANX:1015978 L4 length:4 (6,4,0)-> (9,4,0))                            0.119     1.254
| (CHANY:1208742 L1 length:1 (9,5,0)-> (9,5,0))                            0.061     1.315
| (CHANX:1020294 L1 length:1 (10,5,0)-> (10,5,0))                          0.061     1.376
| (CHANY:1211722 L4 length:4 (10,6,0)-> (10,9,0))                          0.119     1.495
| (CHANY:1211890 L1 length:1 (10,9,0)-> (10,9,0))                          0.061     1.556
| (CHANX:1036634 L4 length:4 (11,9,0)-> (14,9,0))                          0.119     1.675
| (CHANY:1223606 L1 length:1 (14,10,0)-> (14,10,0))                        0.061     1.736
| (CHANX:1040950 L4 length:4 (15,10,0)-> (18,10,0))                        0.119     1.855
| (CHANY:1235322 L1 length:1 (18,11,0)-> (18,11,0))                        0.061     1.916
| (CHANX:1045266 L4 length:4 (19,11,0)-> (22,11,0))                        0.119     2.034
| (CHANY:1247038 L1 length:1 (22,12,0)-> (22,12,0))                        0.061     2.095
| (CHANX:1049582 L4 length:4 (23,12,0)-> (26,12,0))                        0.119     2.214
| (CHANY:1258754 L1 length:1 (26,13,0)-> (26,13,0))                        0.061     2.275
| (CHANX:1053898 L4 length:4 (27,13,0)-> (30,13,0))                        0.119     2.394
| (CHANX:1054066 L1 length:1 (30,13,0)-> (30,13,0))                        0.061     2.455
| (CHANY:1270494 L4 length:4 (30,14,0)-> (30,17,0))                        0.119     2.574
| (CHANY:1270572 L1 length:1 (30,16,0)-> (30,16,0))                        0.061     2.635
| (CHANX:1066368 L4 length:4 (31,16,0)-> (34,16,0))                        0.119     2.754
| (CHANY:1279380 L1 length:1 (33,17,0)-> (33,17,0))                        0.061     2.815
| (CHANX:1070616 L4 length:4 (34,17,0)-> (37,17,0))                        0.119     2.934
| (IPIN:418284 side: (TOP,) (37,17,0)0))                                   0.101     3.034
| (intra 'clb' routing)                                                    0.085     3.120
WDATA_B2[1]_1.in[0] (.names at (37,17))                                   -0.000     3.120
| (primitive '.names' combinational delay)                                 0.148     3.267
WDATA_B2[1]_1.out[0] (.names at (37,17))                                   0.000     3.267
| (intra 'clb' routing)                                                    0.000     3.267
| (OPIN:418267 side: (RIGHT,) (37,17,0)0))                                 0.000     3.267
| (CHANY:1291018 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     3.328
| (CHANX:1070882 L4 length:4 (38,17,0)-> (41,17,0))                        0.119     3.447
| (CHANY:1299771 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     3.508
| (IPIN:419253 side: (RIGHT,) (40,17,0)0))                                 0.101     3.609
| (intra 'bram' routing)                                                   0.000     3.609
DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K at (40,17))                       0.000     3.609
data arrival time                                                                    3.609

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.609
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.882


#Path 39
Startpoint: din[24].inpad[0] (.input at (1,6) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[24].inpad[0] (.input at (1,6))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:244572 side: (RIGHT,) (1,6,0)0))                                   0.000     0.894
| (CHANY:1185480 L1 length:1 (1,6,0)-> (1,6,0))                            0.061     0.955
| (CHANX:1023876 L4 length:4 (2,6,0)-> (5,6,0))                            0.119     1.074
| (CHANY:1197196 L1 length:1 (5,7,0)-> (5,7,0))                            0.061     1.135
| (CHANX:1028192 L4 length:4 (6,7,0)-> (9,7,0))                            0.119     1.254
| (CHANY:1208912 L1 length:1 (9,8,0)-> (9,8,0))                            0.061     1.315
| (CHANX:1032508 L4 length:4 (10,8,0)-> (13,8,0))                          0.119     1.434
| (CHANY:1220628 L1 length:1 (13,9,0)-> (13,9,0))                          0.061     1.495
| (CHANX:1036824 L4 length:4 (14,9,0)-> (17,9,0))                          0.119     1.614
| (CHANY:1232344 L1 length:1 (17,10,0)-> (17,10,0))                        0.061     1.675
| (CHANX:1041140 L4 length:4 (18,10,0)-> (21,10,0))                        0.119     1.794
| (CHANX:1041328 L4 length:4 (21,10,0)-> (24,10,0))                        0.119     1.913
| (CHANY:1252800 L1 length:1 (24,11,0)-> (24,11,0))                        0.061     1.974
| (CHANX:1045644 L4 length:4 (25,11,0)-> (28,11,0))                        0.119     2.092
| (CHANY:1264516 L1 length:1 (28,12,0)-> (28,12,0))                        0.061     2.153
| (CHANX:1049960 L4 length:4 (29,12,0)-> (32,12,0))                        0.119     2.272
| (CHANX:1050124 L1 length:1 (32,12,0)-> (32,12,0))                        0.061     2.333
| (CHANY:1276260 L4 length:4 (32,13,0)-> (32,16,0))                        0.119     2.452
| (CHANX:1066440 L1 length:1 (33,16,0)-> (33,16,0))                        0.061     2.513
| (CHANY:1279368 L1 length:1 (33,17,0)-> (33,17,0))                        0.061     2.574
| (CHANX:1070628 L4 length:4 (34,17,0)-> (37,17,0))                        0.119     2.693
| (CHANX:1070784 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.754
| (CHANY:1291039 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     2.815
| (IPIN:418320 side: (RIGHT,) (37,17,0)0))                                 0.101     2.916
| (intra 'clb' routing)                                                    0.085     3.001
WDATA_B2[8]_1.in[0] (.names at (37,17))                                   -0.000     3.001
| (primitive '.names' combinational delay)                                 0.197     3.198
WDATA_B2[8]_1.out[0] (.names at (37,17))                                   0.000     3.198
| (intra 'clb' routing)                                                    0.000     3.198
| (OPIN:418263 side: (TOP,) (37,17,0)0))                                   0.000     3.198
| (CHANX:1070810 L4 length:4 (37,17,0)-> (40,17,0))                        0.119     3.317
| (CHANY:1296962 L4 length:4 (39,18,0)-> (39,21,0))                        0.119     3.435
| (CHANX:1079096 L1 length:1 (40,19,0)-> (40,19,0))                        0.061     3.496
| (IPIN:419417 side: (TOP,) (40,19,0)0))                                   0.101     3.597
| (intra 'bram' routing)                                                   0.000     3.597
DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (40,17))                       0.000     3.597
data arrival time                                                                    3.597

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.597
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.871


#Path 40
Startpoint: din[27].inpad[0] (.input at (1,8) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[11] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[27].inpad[0] (.input at (1,8))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:271807 side: (RIGHT,) (1,8,0)0))                                    0.000     0.894
| (CHANY:1185662 L4 length:4 (1,8,0)-> (1,11,0))                            0.119     1.013
| (CHANY:1185806 L1 length:1 (1,11,0)-> (1,11,0))                           0.061     1.074
| (CHANX:1044190 L4 length:4 (2,11,0)-> (5,11,0))                           0.119     1.193
| (CHANY:1197522 L1 length:1 (5,12,0)-> (5,12,0))                           0.061     1.254
| (CHANX:1048506 L4 length:4 (6,12,0)-> (9,12,0))                           0.119     1.373
| (CHANX:1048706 L4 length:4 (9,12,0)-> (12,12,0))                          0.119     1.492
| (CHANY:1217966 L1 length:1 (12,13,0)-> (12,13,0))                         0.061     1.553
| (CHANX:1053022 L4 length:4 (13,13,0)-> (16,13,0))                         0.119     1.672
| (CHANY:1229682 L1 length:1 (16,14,0)-> (16,14,0))                         0.061     1.733
| (CHANX:1057338 L4 length:4 (17,14,0)-> (20,14,0))                         0.119     1.852
| (CHANX:1057538 L4 length:4 (20,14,0)-> (23,14,0))                         0.119     1.970
| (CHANY:1250126 L1 length:1 (23,15,0)-> (23,15,0))                         0.061     2.031
| (CHANX:1061854 L4 length:4 (24,15,0)-> (27,15,0))                         0.119     2.150
| (CHANY:1261842 L1 length:1 (27,16,0)-> (27,16,0))                         0.061     2.211
| (CHANX:1066170 L4 length:4 (28,16,0)-> (31,16,0))                         0.119     2.330
| (CHANX:1066370 L4 length:4 (31,16,0)-> (34,16,0))                         0.119     2.449
| (CHANY:1279386 L1 length:1 (33,17,0)-> (33,17,0))                         0.061     2.510
| (CHANX:1070610 L4 length:4 (34,17,0)-> (37,17,0))                         0.119     2.629
| (IPIN:418288 side: (TOP,) (37,17,0)0))                                    0.101     2.730
| (intra 'clb' routing)                                                     0.085     2.815
WDATA_B2[11]_1.in[0] (.names at (37,17))                                    0.000     2.815
| (primitive '.names' combinational delay)                                  0.218     3.033
WDATA_B2[11]_1.out[0] (.names at (37,17))                                   0.000     3.033
| (intra 'clb' routing)                                                     0.000     3.033
| (OPIN:418261 side: (TOP,) (37,17,0)0))                                    0.000     3.033
| (CHANX:1070822 L4 length:4 (37,17,0)-> (40,17,0))                         0.119     3.152
| (CHANX:1070916 L1 length:1 (39,17,0)-> (39,17,0))                         0.061     3.213
| (CHANY:1296867 L1 length:1 (39,17,0)-> (39,17,0))                         0.061     3.274
| (CHANX:1066916 L1 length:1 (40,16,0)-> (40,16,0))                         0.061     3.335
| (CHANY:1299788 L4 length:4 (40,17,0)-> (40,20,0))                         0.119     3.454
| (IPIN:419528 side: (RIGHT,) (40,19,0)0))                                  0.101     3.554
| (intra 'bram' routing)                                                    0.000     3.554
DATA_OUT_B2[10]_1.WDATA_B2[11] (RS_TDP36K at (40,17))                       0.000     3.554
data arrival time                                                                     3.554

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.554
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.828


#Path 41
Startpoint: din[31].inpad[0] (.input at (1,10) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[31].inpad[0] (.input at (1,10))                                         0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                                   0.000     0.894
| (CHANY:1185758 L1 length:1 (1,10,0)-> (1,10,0))                           0.061     0.955
| (CHANX:1040110 L4 length:4 (2,10,0)-> (5,10,0))                           0.119     1.074
| (CHANY:1197474 L1 length:1 (5,11,0)-> (5,11,0))                           0.061     1.135
| (CHANX:1044426 L4 length:4 (6,11,0)-> (9,11,0))                           0.119     1.254
| (CHANY:1206258 L1 length:1 (8,12,0)-> (8,12,0))                           0.061     1.315
| (CHANX:1048698 L4 length:4 (9,12,0)-> (12,12,0))                          0.119     1.434
| (CHANX:1048832 L4 length:4 (11,12,0)-> (14,12,0))                         0.119     1.553
| (CHANY:1220884 L1 length:1 (13,13,0)-> (13,13,0))                         0.061     1.614
| (CHANX:1053080 L4 length:4 (14,13,0)-> (17,13,0))                         0.119     1.733
| (CHANX:1053276 L4 length:4 (17,13,0)-> (20,13,0))                         0.119     1.852
| (CHANY:1241332 L1 length:1 (20,14,0)-> (20,14,0))                         0.061     1.913
| (CHANX:1057592 L4 length:4 (21,14,0)-> (24,14,0))                         0.119     2.031
| (CHANX:1057788 L4 length:4 (24,14,0)-> (27,14,0))                         0.119     2.150
| (CHANY:1261780 L1 length:1 (27,15,0)-> (27,15,0))                         0.061     2.211
| (CHANX:1062104 L4 length:4 (28,15,0)-> (31,15,0))                         0.119     2.330
| (CHANY:1273496 L1 length:1 (31,16,0)-> (31,16,0))                         0.061     2.391
| (CHANX:1066420 L4 length:4 (32,16,0)-> (35,16,0))                         0.119     2.510
| (CHANX:1066608 L4 length:4 (35,16,0)-> (38,16,0))                         0.119     2.629
| (CHANY:1291044 L1 length:1 (37,17,0)-> (37,17,0))                         0.061     2.690
| (CHANX:1070856 L4 length:4 (38,17,0)-> (41,17,0))                         0.119     2.809
| (IPIN:419626 side: (TOP,) (41,17,0)0))                                    0.101     2.910
| (intra 'clb' routing)                                                     0.085     2.995
WDATA_B2[15]_1.in[0] (.names at (41,17))                                   -0.000     2.995
| (primitive '.names' combinational delay)                                  0.099     3.094
WDATA_B2[15]_1.out[0] (.names at (41,17))                                   0.000     3.094
| (intra 'clb' routing)                                                     0.000     3.094
| (OPIN:419603 side: (RIGHT,) (41,17,0)0))                                  0.000     3.094
| (CHANY:1302718 L4 length:4 (41,17,0)-> (41,20,0))                         0.119     3.213
| (CHANX:1083278 L1 length:1 (42,20,0)-> (42,20,0))                         0.061     3.274
| (CHANY:1305773 L1 length:1 (42,20,0)-> (42,20,0))                         0.061     3.335
| (CHANX:1079077 L4 length:4 (42,19,0)-> (39,19,0))                         0.119     3.454
| (IPIN:419427 side: (TOP,) (40,19,0)0))                                    0.101     3.554
| (intra 'bram' routing)                                                    0.000     3.554
DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K at (40,17))                       0.000     3.554
data arrival time                                                                     3.554

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.554
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.828


#Path 42
Startpoint: din[26].inpad[0] (.input at (1,7) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[26].inpad[0] (.input at (1,7))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:258184 side: (RIGHT,) (1,7,0)0))                                    0.000     0.894
| (CHANY:1185544 L1 length:1 (1,7,0)-> (1,7,0))                             0.061     0.955
| (CHANX:1027940 L4 length:4 (2,7,0)-> (5,7,0))                             0.119     1.074
| (CHANY:1197260 L1 length:1 (5,8,0)-> (5,8,0))                             0.061     1.135
| (CHANX:1032256 L4 length:4 (6,8,0)-> (9,8,0))                             0.119     1.254
| (CHANY:1208976 L1 length:1 (9,9,0)-> (9,9,0))                             0.061     1.315
| (CHANX:1036572 L4 length:4 (10,9,0)-> (13,9,0))                           0.119     1.434
| (CHANY:1220692 L1 length:1 (13,10,0)-> (13,10,0))                         0.061     1.495
| (CHANX:1040888 L4 length:4 (14,10,0)-> (17,10,0))                         0.119     1.614
| (CHANY:1232408 L1 length:1 (17,11,0)-> (17,11,0))                         0.061     1.675
| (CHANX:1045204 L4 length:4 (18,11,0)-> (21,11,0))                         0.119     1.794
| (CHANY:1244124 L1 length:1 (21,12,0)-> (21,12,0))                         0.061     1.855
| (CHANX:1049520 L4 length:4 (22,12,0)-> (25,12,0))                         0.119     1.974
| (CHANY:1255840 L1 length:1 (25,13,0)-> (25,13,0))                         0.061     2.034
| (CHANX:1053836 L4 length:4 (26,13,0)-> (29,13,0))                         0.119     2.153
| (CHANY:1267556 L1 length:1 (29,14,0)-> (29,14,0))                         0.061     2.214
| (CHANX:1058152 L4 length:4 (30,14,0)-> (33,14,0))                         0.119     2.333
| (CHANY:1279272 L4 length:4 (33,15,0)-> (33,18,0))                         0.119     2.452
| (CHANY:1279304 L1 length:1 (33,16,0)-> (33,16,0))                         0.061     2.513
| (CHANX:1066564 L4 length:4 (34,16,0)-> (37,16,0))                         0.119     2.632
| (CHANY:1291020 L1 length:1 (37,17,0)-> (37,17,0))                         0.061     2.693
| (IPIN:418311 side: (RIGHT,) (37,17,0)0))                                  0.101     2.794
| (intra 'clb' routing)                                                     0.085     2.879
WDATA_B2[10]_1.in[0] (.names at (37,17))                                   -0.000     2.879
| (primitive '.names' combinational delay)                                  0.197     3.076
WDATA_B2[10]_1.out[0] (.names at (37,17))                                   0.000     3.076
| (intra 'clb' routing)                                                     0.000     3.076
| (OPIN:418255 side: (TOP,) (37,17,0)0))                                    0.000     3.076
| (CHANX:1070794 L4 length:4 (37,17,0)-> (40,17,0))                         0.119     3.195
| (CHANX:1070962 L1 length:1 (40,17,0)-> (40,17,0))                         0.061     3.256
| (CHANY:1299870 L4 length:4 (40,18,0)-> (40,21,0))                         0.119     3.374
| (CHANX:1079085 L1 length:1 (40,19,0)-> (40,19,0))                         0.061     3.435
| (IPIN:419411 side: (TOP,) (40,19,0)0))                                    0.101     3.536
| (intra 'bram' routing)                                                    0.000     3.536
DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K at (40,17))                       0.000     3.536
data arrival time                                                                     3.536

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.536
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.810


#Path 43
Startpoint: din[18].inpad[0] (.input at (1,3) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[18].inpad[0] (.input at (1,3))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:198704 side: (RIGHT,) (1,3,0)0))                                   0.000     0.894
| (CHANY:1185336 L4 length:4 (1,3,0)-> (1,6,0))                            0.119     1.013
| (CHANX:1019804 L4 length:4 (2,5,0)-> (5,5,0))                            0.119     1.132
| (CHANY:1197140 L1 length:1 (5,6,0)-> (5,6,0))                            0.061     1.193
| (CHANX:1024120 L4 length:4 (6,6,0)-> (9,6,0))                            0.119     1.312
| (CHANY:1208856 L1 length:1 (9,7,0)-> (9,7,0))                            0.061     1.373
| (CHANX:1028436 L4 length:4 (10,7,0)-> (13,7,0))                          0.119     1.492
| (CHANY:1220572 L1 length:1 (13,8,0)-> (13,8,0))                          0.061     1.553
| (CHANX:1032752 L4 length:4 (14,8,0)-> (17,8,0))                          0.119     1.672
| (CHANY:1232288 L1 length:1 (17,9,0)-> (17,9,0))                          0.061     1.733
| (CHANX:1037068 L4 length:4 (18,9,0)-> (21,9,0))                          0.119     1.852
| (CHANY:1244004 L1 length:1 (21,10,0)-> (21,10,0))                        0.061     1.913
| (CHANX:1041384 L4 length:4 (22,10,0)-> (25,10,0))                        0.119     2.031
| (CHANY:1255720 L4 length:4 (25,11,0)-> (25,14,0))                        0.119     2.150
| (CHANY:1255884 L1 length:1 (25,14,0)-> (25,14,0))                        0.061     2.211
| (CHANX:1057920 L4 length:4 (26,14,0)-> (29,14,0))                        0.119     2.330
| (CHANY:1267600 L1 length:1 (29,15,0)-> (29,15,0))                        0.061     2.391
| (CHANX:1062236 L4 length:4 (30,15,0)-> (33,15,0))                        0.119     2.510
| (CHANY:1276392 L1 length:1 (32,16,0)-> (32,16,0))                        0.061     2.571
| (CHANX:1066500 L4 length:4 (33,16,0)-> (36,16,0))                        0.119     2.690
| (CHANY:1288108 L1 length:1 (36,17,0)-> (36,17,0))                        0.061     2.751
| (CHANX:1070816 L4 length:4 (37,17,0)-> (40,17,0))                        0.119     2.870
| (IPIN:418297 side: (TOP,) (37,17,0)0))                                   0.101     2.970
| (intra 'clb' routing)                                                    0.085     3.056
WDATA_B2[2]_1.in[0] (.names at (37,17))                                   -0.000     3.056
| (primitive '.names' combinational delay)                                 0.136     3.191
WDATA_B2[2]_1.out[0] (.names at (37,17))                                   0.000     3.191
| (intra 'clb' routing)                                                    0.000     3.191
| (OPIN:418266 side: (RIGHT,) (37,17,0)0))                                 0.000     3.191
| (CHANY:1291016 L1 length:1 (37,17,0)-> (37,17,0))                        0.061     3.252
| (CHANX:1070884 L4 length:4 (38,17,0)-> (41,17,0))                        0.119     3.371
| (CHANY:1299777 L1 length:1 (40,17,0)-> (40,17,0))                        0.061     3.432
| (IPIN:419256 side: (RIGHT,) (40,17,0)0))                                 0.101     3.533
| (intra 'bram' routing)                                                   0.000     3.533
DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K at (40,17))                       0.000     3.533
data arrival time                                                                    3.533

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.533
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.806


#Path 44
Startpoint: din[25].inpad[0] (.input at (1,7) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[25].inpad[0] (.input at (1,7))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:258195 side: (RIGHT,) (1,7,0)0))                                   0.000     0.894
| (CHANY:1185566 L1 length:1 (1,7,0)-> (1,7,0))                            0.061     0.955
| (CHANX:1027918 L4 length:4 (2,7,0)-> (5,7,0))                            0.119     1.074
| (CHANY:1197282 L1 length:1 (5,8,0)-> (5,8,0))                            0.061     1.135
| (CHANX:1032234 L4 length:4 (6,8,0)-> (9,8,0))                            0.119     1.254
| (CHANY:1203152 L1 length:1 (7,9,0)-> (7,9,0))                            0.061     1.315
| (CHANX:1036444 L4 length:4 (8,9,0)-> (11,9,0))                           0.119     1.434
| (CHANY:1214868 L1 length:1 (11,10,0)-> (11,10,0))                        0.061     1.495
| (CHANX:1040760 L4 length:4 (12,10,0)-> (15,10,0))                        0.119     1.614
| (CHANX:1040956 L4 length:4 (15,10,0)-> (18,10,0))                        0.119     1.733
| (CHANY:1235316 L1 length:1 (18,11,0)-> (18,11,0))                        0.061     1.794
| (CHANX:1045272 L4 length:4 (19,11,0)-> (22,11,0))                        0.119     1.913
| (CHANY:1247032 L1 length:1 (22,12,0)-> (22,12,0))                        0.061     1.974
| (CHANX:1049588 L4 length:4 (23,12,0)-> (26,12,0))                        0.119     2.092
| (CHANY:1258748 L1 length:1 (26,13,0)-> (26,13,0))                        0.061     2.153
| (CHANX:1053904 L4 length:4 (27,13,0)-> (30,13,0))                        0.119     2.272
| (CHANY:1270464 L1 length:1 (30,14,0)-> (30,14,0))                        0.061     2.333
| (CHANX:1058220 L4 length:4 (31,14,0)-> (34,14,0))                        0.119     2.452
| (CHANX:1058326 L1 length:1 (33,14,0)-> (33,14,0))                        0.061     2.513
| (CHANY:1279290 L4 length:4 (33,15,0)-> (33,18,0))                        0.119     2.632
| (CHANX:1070626 L4 length:4 (34,17,0)-> (37,17,0))                        0.119     2.751
| (IPIN:418296 side: (TOP,) (37,17,0)0))                                   0.101     2.852
| (intra 'clb' routing)                                                    0.085     2.937
WDATA_B2[9]_1.in[0] (.names at (37,17))                                   -0.000     2.937
| (primitive '.names' combinational delay)                                 0.136     3.072
WDATA_B2[9]_1.out[0] (.names at (37,17))                                   0.000     3.072
| (intra 'clb' routing)                                                    0.000     3.072
| (OPIN:418254 side: (TOP,) (37,17,0)0))                                   0.000     3.072
| (CHANX:1070808 L4 length:4 (37,17,0)-> (40,17,0))                        0.119     3.191
| (CHANY:1296956 L4 length:4 (39,18,0)-> (39,21,0))                        0.119     3.310
| (CHANX:1079142 L4 length:4 (40,19,0)-> (43,19,0))                        0.119     3.429
| (IPIN:419421 side: (TOP,) (40,19,0)0))                                   0.101     3.530
| (intra 'bram' routing)                                                   0.000     3.530
DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K at (40,17))                       0.000     3.530
data arrival time                                                                    3.530

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.530
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.803


#Path 45
Startpoint: din[30].inpad[0] (.input at (1,9) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[30].inpad[0] (.input at (1,9))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:290440 side: (RIGHT,) (1,9,0)0))                                    0.000     0.894
| (CHANY:1185720 L4 length:4 (1,9,0)-> (1,12,0))                            0.119     1.013
| (CHANX:1040122 L4 length:4 (2,10,0)-> (5,10,0))                           0.119     1.132
| (CHANX:1040322 L4 length:4 (5,10,0)-> (8,10,0))                           0.119     1.251
| (CHANY:1206190 L1 length:1 (8,11,0)-> (8,11,0))                           0.061     1.312
| (CHANX:1044638 L4 length:4 (9,11,0)-> (12,11,0))                          0.119     1.431
| (CHANY:1217906 L1 length:1 (12,12,0)-> (12,12,0))                         0.061     1.492
| (CHANX:1048954 L4 length:4 (13,12,0)-> (16,12,0))                         0.119     1.611
| (CHANX:1049154 L4 length:4 (16,12,0)-> (19,12,0))                         0.119     1.730
| (CHANY:1238350 L1 length:1 (19,13,0)-> (19,13,0))                         0.061     1.791
| (CHANX:1053470 L4 length:4 (20,13,0)-> (23,13,0))                         0.119     1.910
| (CHANY:1250066 L1 length:1 (23,14,0)-> (23,14,0))                         0.061     1.970
| (CHANX:1057786 L4 length:4 (24,14,0)-> (27,14,0))                         0.119     2.089
| (CHANX:1057986 L4 length:4 (27,14,0)-> (30,14,0))                         0.119     2.208
| (CHANY:1270510 L1 length:1 (30,15,0)-> (30,15,0))                         0.061     2.269
| (CHANX:1062302 L4 length:4 (31,15,0)-> (34,15,0))                         0.119     2.388
| (CHANY:1282226 L1 length:1 (34,16,0)-> (34,16,0))                         0.061     2.449
| (CHANX:1066618 L4 length:4 (35,16,0)-> (38,16,0))                         0.119     2.568
| (CHANY:1293942 L1 length:1 (38,17,0)-> (38,17,0))                         0.061     2.629
| (CHANX:1070934 L4 length:4 (39,17,0)-> (42,17,0))                         0.119     2.748
| (IPIN:419621 side: (TOP,) (41,17,0)0))                                    0.101     2.849
| (intra 'clb' routing)                                                     0.085     2.934
WDATA_B2[14]_1.in[0] (.names at (41,17))                                   -0.000     2.934
| (primitive '.names' combinational delay)                                  0.148     3.082
WDATA_B2[14]_1.out[0] (.names at (41,17))                                   0.000     3.082
| (intra 'clb' routing)                                                     0.000     3.082
| (OPIN:419604 side: (RIGHT,) (41,17,0)0))                                  0.000     3.082
| (CHANY:1302720 L4 length:4 (41,17,0)-> (41,20,0))                         0.119     3.200
| (CHANX:1075091 L1 length:1 (41,18,0)-> (41,18,0))                         0.061     3.261
| (CHANY:1299888 L1 length:1 (40,19,0)-> (40,19,0))                         0.061     3.322
| (CHANX:1079091 L1 length:1 (40,19,0)-> (40,19,0))                         0.061     3.383
| (IPIN:419414 side: (TOP,) (40,19,0)0))                                    0.101     3.484
| (intra 'bram' routing)                                                    0.000     3.484
DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K at (40,17))                       0.000     3.484
data arrival time                                                                     3.484

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.484
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.757


#Path 46
Startpoint: din[22].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[22].inpad[0] (.input at (1,5))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:225928 side: (RIGHT,) (1,5,0)0))                                   0.000     0.894
| (CHANY:1185416 L1 length:1 (1,5,0)-> (1,5,0))                            0.061     0.955
| (CHANX:1019812 L4 length:4 (2,5,0)-> (5,5,0))                            0.119     1.074
| (CHANY:1197132 L1 length:1 (5,6,0)-> (5,6,0))                            0.061     1.135
| (CHANX:1024128 L4 length:4 (6,6,0)-> (9,6,0))                            0.119     1.254
| (CHANY:1208848 L1 length:1 (9,7,0)-> (9,7,0))                            0.061     1.315
| (CHANX:1028444 L4 length:4 (10,7,0)-> (13,7,0))                          0.119     1.434
| (CHANY:1220564 L1 length:1 (13,8,0)-> (13,8,0))                          0.061     1.495
| (CHANX:1032760 L4 length:4 (14,8,0)-> (17,8,0))                          0.119     1.614
| (CHANY:1232280 L1 length:1 (17,9,0)-> (17,9,0))                          0.061     1.675
| (CHANX:1037076 L4 length:4 (18,9,0)-> (21,9,0))                          0.119     1.794
| (CHANY:1243996 L1 length:1 (21,10,0)-> (21,10,0))                        0.061     1.855
| (CHANX:1041392 L4 length:4 (22,10,0)-> (25,10,0))                        0.119     1.974
| (CHANY:1255712 L1 length:1 (25,11,0)-> (25,11,0))                        0.061     2.034
| (CHANX:1045708 L4 length:4 (26,11,0)-> (29,11,0))                        0.119     2.153
| (CHANY:1267428 L1 length:1 (29,12,0)-> (29,12,0))                        0.061     2.214
| (CHANX:1050024 L4 length:4 (30,12,0)-> (33,12,0))                        0.119     2.333
| (CHANX:1050188 L1 length:1 (33,12,0)-> (33,12,0))                        0.061     2.394
| (CHANY:1279172 L4 length:4 (33,13,0)-> (33,16,0))                        0.119     2.513
| (CHANX:1066504 L1 length:1 (34,16,0)-> (34,16,0))                        0.061     2.574
| (CHANY:1282280 L1 length:1 (34,17,0)-> (34,17,0))                        0.061     2.635
| (CHANX:1070692 L4 length:4 (35,17,0)-> (38,17,0))                        0.119     2.754
| (IPIN:418299 side: (TOP,) (37,17,0)0))                                   0.101     2.855
| (intra 'clb' routing)                                                    0.085     2.940
WDATA_B2[6]_1.in[0] (.names at (37,17))                                   -0.000     2.940
| (primitive '.names' combinational delay)                                 0.197     3.137
WDATA_B2[6]_1.out[0] (.names at (37,17))                                   0.000     3.137
| (intra 'clb' routing)                                                    0.000     3.137
| (OPIN:418275 side: (RIGHT,) (37,17,0)0))                                 0.000     3.137
| (CHANY:1291066 L4 length:4 (37,17,0)-> (37,20,0))                        0.119     3.256
| (CHANX:1074944 L4 length:4 (38,18,0)-> (41,18,0))                        0.119     3.374
| (IPIN:419337 side: (TOP,) (40,18,0)0))                                   0.101     3.475
| (intra 'bram' routing)                                                   0.000     3.475
DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K at (40,17))                       0.000     3.475
data arrival time                                                                    3.475

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -3.475
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.749


#Path 47
Startpoint: din[28].inpad[0] (.input at (1,8) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[28].inpad[0] (.input at (1,8))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:271796 side: (RIGHT,) (1,8,0)0))                                    0.000     0.894
| (CHANY:1185640 L4 length:4 (1,8,0)-> (1,11,0))                            0.119     1.013
| (CHANY:1185804 L1 length:1 (1,11,0)-> (1,11,0))                           0.061     1.074
| (CHANX:1044192 L4 length:4 (2,11,0)-> (5,11,0))                           0.119     1.193
| (CHANY:1197520 L1 length:1 (5,12,0)-> (5,12,0))                           0.061     1.254
| (CHANX:1048508 L4 length:4 (6,12,0)-> (9,12,0))                           0.119     1.373
| (CHANY:1209236 L1 length:1 (9,13,0)-> (9,13,0))                           0.061     1.434
| (CHANX:1052824 L4 length:4 (10,13,0)-> (13,13,0))                         0.119     1.553
| (CHANX:1053020 L4 length:4 (13,13,0)-> (16,13,0))                         0.119     1.672
| (CHANY:1229684 L1 length:1 (16,14,0)-> (16,14,0))                         0.061     1.733
| (CHANX:1057336 L4 length:4 (17,14,0)-> (20,14,0))                         0.119     1.852
| (CHANX:1057532 L4 length:4 (20,14,0)-> (23,14,0))                         0.119     1.970
| (CHANY:1250132 L1 length:1 (23,15,0)-> (23,15,0))                         0.061     2.031
| (CHANX:1061848 L4 length:4 (24,15,0)-> (27,15,0))                         0.119     2.150
| (CHANY:1261848 L1 length:1 (27,16,0)-> (27,16,0))                         0.061     2.211
| (CHANX:1066164 L4 length:4 (28,16,0)-> (31,16,0))                         0.119     2.330
| (CHANX:1066352 L4 length:4 (31,16,0)-> (34,16,0))                         0.119     2.449
| (CHANY:1279396 L1 length:1 (33,17,0)-> (33,17,0))                         0.061     2.510
| (CHANX:1070600 L4 length:4 (34,17,0)-> (37,17,0))                         0.119     2.629
| (IPIN:418300 side: (TOP,) (37,17,0)0))                                    0.101     2.730
| (intra 'clb' routing)                                                     0.085     2.815
WDATA_B2[12]_1.in[0] (.names at (37,17))                                    0.000     2.815
| (primitive '.names' combinational delay)                                  0.136     2.950
WDATA_B2[12]_1.out[0] (.names at (37,17))                                   0.000     2.950
| (intra 'clb' routing)                                                     0.000     2.950
| (OPIN:418260 side: (TOP,) (37,17,0)0))                                    0.000     2.950
| (CHANX:1070820 L4 length:4 (37,17,0)-> (40,17,0))                         0.119     3.069
| (CHANY:1296865 L1 length:1 (39,17,0)-> (39,17,0))                         0.061     3.130
| (CHANX:1066914 L1 length:1 (40,16,0)-> (40,16,0))                         0.061     3.191
| (CHANY:1299790 L4 length:4 (40,17,0)-> (40,20,0))                         0.119     3.310
| (IPIN:419375 side: (RIGHT,) (40,18,0)0))                                  0.101     3.411
| (intra 'bram' routing)                                                    0.000     3.411
DATA_OUT_B2[10]_1.WDATA_B2[12] (RS_TDP36K at (40,17))                       0.000     3.411
data arrival time                                                                     3.411

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.411
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.684


#Path 48
Startpoint: din[11].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[11].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                                  0.000     0.894
| (CHANY:1324631 L4 length:4 (48,44,0)-> (48,41,0))                         0.119     1.013
| (CHANY:1324439 L4 length:4 (48,41,0)-> (48,38,0))                         0.119     1.132
| (CHANY:1324247 L4 length:4 (48,38,0)-> (48,35,0))                         0.119     1.251
| (CHANY:1324055 L4 length:4 (48,35,0)-> (48,32,0))                         0.119     1.370
| (CHANX:1128379 L1 length:1 (48,31,0)-> (48,31,0))                         0.061     1.431
| (CHANY:1320883 L4 length:4 (47,31,0)-> (47,28,0))                         0.119     1.550
| (CHANX:1112063 L1 length:1 (47,27,0)-> (47,27,0))                         0.061     1.611
| (CHANY:1317711 L4 length:4 (46,27,0)-> (46,24,0))                         0.119     1.730
| (CHANX:1099807 L1 length:1 (46,24,0)-> (46,24,0))                         0.061     1.791
| (CHANY:1314607 L4 length:4 (45,24,0)-> (45,21,0))                         0.119     1.910
| (CHANX:1087551 L1 length:1 (45,21,0)-> (45,21,0))                         0.061     1.970
| (CHANY:1311503 L4 length:4 (44,21,0)-> (44,18,0))                         0.119     2.089
| (CHANY:1311487 L1 length:1 (44,18,0)-> (44,18,0))                         0.061     2.150
| (CHANX:1071059 L4 length:4 (44,17,0)-> (41,17,0))                         0.119     2.269
| (IPIN:419622 side: (TOP,) (41,17,0)0))                                    0.101     2.370
| (intra 'clb' routing)                                                     0.085     2.455
WDATA_B1[11]_1.in[0] (.names at (41,17))                                   -0.000     2.455
| (primitive '.names' combinational delay)                                  0.218     2.673
WDATA_B1[11]_1.out[0] (.names at (41,17))                                   0.000     2.673
| (intra 'clb' routing)                                                     0.000     2.673
| (OPIN:419592 side: (TOP,) (41,17,0)0))                                    0.000     2.673
| (CHANX:1070865 L4 length:4 (41,17,0)-> (38,17,0))                         0.119     2.792
| (CHANX:1070977 L1 length:1 (40,17,0)-> (40,17,0))                         0.061     2.853
| (CHANY:1296685 L4 length:4 (39,17,0)-> (39,14,0))                         0.119     2.972
| (CHANX:1062838 L1 length:1 (40,15,0)-> (40,15,0))                         0.061     3.033
| (CHANY:1299738 L4 length:4 (40,16,0)-> (40,19,0))                         0.119     3.152
| (IPIN:419525 side: (RIGHT,) (40,19,0)0))                                  0.101     3.253
| (intra 'bram' routing)                                                    0.000     3.253
DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (40,17))                       0.000     3.253
data arrival time                                                                     3.253

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -3.253
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.599


#Path 49
Startpoint: din[29].inpad[0] (.input at (1,9) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[29].inpad[0] (.input at (1,9))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:290451 side: (RIGHT,) (1,9,0)0))                                    0.000     0.894
| (CHANY:1185694 L1 length:1 (1,9,0)-> (1,9,0))                             0.061     0.955
| (CHANX:1036046 L4 length:4 (2,9,0)-> (5,9,0))                             0.119     1.074
| (CHANY:1197410 L1 length:1 (5,10,0)-> (5,10,0))                           0.061     1.135
| (CHANX:1040362 L4 length:4 (6,10,0)-> (9,10,0))                           0.119     1.254
| (CHANY:1203280 L1 length:1 (7,11,0)-> (7,11,0))                           0.061     1.315
| (CHANX:1044572 L4 length:4 (8,11,0)-> (11,11,0))                          0.119     1.434
| (CHANY:1214996 L1 length:1 (11,12,0)-> (11,12,0))                         0.061     1.495
| (CHANX:1048888 L4 length:4 (12,12,0)-> (15,12,0))                         0.119     1.614
| (CHANX:1049084 L4 length:4 (15,12,0)-> (18,12,0))                         0.119     1.733
| (CHANY:1235444 L1 length:1 (18,13,0)-> (18,13,0))                         0.061     1.794
| (CHANX:1053400 L4 length:4 (19,13,0)-> (22,13,0))                         0.119     1.913
| (CHANY:1247160 L1 length:1 (22,14,0)-> (22,14,0))                         0.061     1.974
| (CHANX:1057716 L4 length:4 (23,14,0)-> (26,14,0))                         0.119     2.092
| (CHANY:1258876 L1 length:1 (26,15,0)-> (26,15,0))                         0.061     2.153
| (CHANX:1062032 L4 length:4 (27,15,0)-> (30,15,0))                         0.119     2.272
| (CHANY:1270592 L1 length:1 (30,16,0)-> (30,16,0))                         0.061     2.333
| (CHANX:1066348 L4 length:4 (31,16,0)-> (34,16,0))                         0.119     2.452
| (CHANY:1279384 L1 length:1 (33,17,0)-> (33,17,0))                         0.061     2.513
| (CHANX:1070612 L4 length:4 (34,17,0)-> (37,17,0))                         0.119     2.632
| (IPIN:418292 side: (TOP,) (37,17,0)0))                                    0.101     2.733
| (intra 'clb' routing)                                                     0.085     2.818
WDATA_B2[13]_1.in[0] (.names at (37,17))                                   -0.000     2.818
| (primitive '.names' combinational delay)                                  0.218     3.036
WDATA_B2[13]_1.out[0] (.names at (37,17))                                   0.000     3.036
| (intra 'clb' routing)                                                     0.000     3.036
| (OPIN:418258 side: (TOP,) (37,17,0)0))                                    0.000     3.036
| (CHANX:1070800 L4 length:4 (37,17,0)-> (40,17,0))                         0.119     3.155
| (CHANY:1299840 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     3.216
| (IPIN:419374 side: (RIGHT,) (40,18,0)0))                                  0.101     3.316
| (intra 'bram' routing)                                                    0.000     3.316
DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (40,17))                       0.000     3.316
data arrival time                                                                     3.316

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -3.316
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.590


#Path 50
Startpoint: din[2].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[2].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))                        0.119     1.074
| (CHANX:1177045 L4 length:4 (49,43,0)-> (46,43,0))                        0.119     1.193
| (CHANY:1318737 L4 length:4 (46,43,0)-> (46,40,0))                        0.119     1.312
| (CHANX:1160769 L1 length:1 (46,39,0)-> (46,39,0))                        0.061     1.373
| (CHANY:1315565 L4 length:4 (45,39,0)-> (45,36,0))                        0.119     1.492
| (CHANX:1144453 L1 length:1 (45,35,0)-> (45,35,0))                        0.061     1.553
| (CHANY:1312393 L4 length:4 (44,35,0)-> (44,32,0))                        0.119     1.672
| (CHANX:1132173 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     1.733
| (CHANY:1309313 L4 length:4 (43,32,0)-> (43,29,0))                        0.119     1.852
| (CHANX:1115857 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     1.913
| (CHANY:1306141 L4 length:4 (42,28,0)-> (42,25,0))                        0.119     2.031
| (CHANX:1099541 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     2.092
| (CHANY:1302969 L4 length:4 (41,24,0)-> (41,21,0))                        0.119     2.211
| (CHANX:1083225 L1 length:1 (41,20,0)-> (41,20,0))                        0.061     2.272
| (CHANY:1299797 L4 length:4 (40,20,0)-> (40,17,0))                        0.119     2.391
| (CHANX:1071056 L4 length:4 (41,17,0)-> (44,17,0))                        0.119     2.510
| (IPIN:419631 side: (TOP,) (41,17,0)0))                                   0.101     2.611
| (intra 'clb' routing)                                                    0.085     2.696
WDATA_B1[2]_1.in[0] (.names at (41,17))                                    0.000     2.696
| (primitive '.names' combinational delay)                                 0.197     2.893
WDATA_B1[2]_1.out[0] (.names at (41,17))                                   0.000     2.893
| (intra 'clb' routing)                                                    0.000     2.893
| (OPIN:419606 side: (RIGHT,) (41,17,0)0))                                 0.000     2.893
| (CHANY:1302708 L4 length:4 (41,17,0)-> (41,20,0))                        0.119     3.012
| (CHANX:1070861 L4 length:4 (41,17,0)-> (38,17,0))                        0.119     3.131
| (IPIN:419218 side: (TOP,) (40,17,0)0))                                   0.101     3.231
| (intra 'bram' routing)                                                   0.000     3.231
DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (40,17))                       0.000     3.231
data arrival time                                                                    3.231

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.231
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.578


#Path 51
Startpoint: din[9].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[9].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324759 L4 length:2 (48,44,0)-> (48,43,0))                        0.119     1.013
| (CHANX:1173083 L1 length:1 (48,42,0)-> (48,42,0))                        0.061     1.074
| (CHANY:1321587 L4 length:4 (47,42,0)-> (47,39,0))                        0.119     1.193
| (CHANY:1321387 L4 length:4 (47,39,0)-> (47,36,0))                        0.119     1.312
| (CHANX:1148627 L1 length:1 (47,36,0)-> (47,36,0))                        0.061     1.373
| (CHANY:1318299 L4 length:4 (46,36,0)-> (46,33,0))                        0.119     1.492
| (CHANX:1132311 L1 length:1 (46,32,0)-> (46,32,0))                        0.061     1.553
| (CHANY:1315127 L4 length:4 (45,32,0)-> (45,29,0))                        0.119     1.672
| (CHANX:1115995 L1 length:1 (45,28,0)-> (45,28,0))                        0.061     1.733
| (CHANY:1311955 L4 length:4 (44,28,0)-> (44,25,0))                        0.119     1.852
| (CHANX:1099679 L1 length:1 (44,24,0)-> (44,24,0))                        0.061     1.913
| (CHANY:1308783 L4 length:4 (43,24,0)-> (43,21,0))                        0.119     2.031
| (CHANY:1308767 L1 length:1 (43,21,0)-> (43,21,0))                        0.061     2.092
| (CHANX:1083187 L4 length:4 (43,20,0)-> (40,20,0))                        0.119     2.211
| (CHANY:1302697 L4 length:4 (41,20,0)-> (41,17,0))                        0.119     2.330
| (CHANY:1302669 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.391
| (IPIN:419645 side: (RIGHT,) (41,17,0)0))                                 0.101     2.492
| (intra 'clb' routing)                                                    0.085     2.577
WDATA_B1[9]_1.in[0] (.names at (41,17))                                    0.000     2.577
| (primitive '.names' combinational delay)                                 0.197     2.774
WDATA_B1[9]_1.out[0] (.names at (41,17))                                   0.000     2.774
| (intra 'clb' routing)                                                    0.000     2.774
| (OPIN:419589 side: (TOP,) (41,17,0)0))                                   0.000     2.774
| (CHANX:1071018 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.835
| (CHANY:1302665 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.896
| (CHANX:1066953 L1 length:1 (41,16,0)-> (41,16,0))                        0.061     2.957
| (CHANY:1299814 L4 length:4 (40,17,0)-> (40,20,0))                        0.119     3.076
| (IPIN:419516 side: (RIGHT,) (40,19,0)0))                                 0.101     3.176
| (intra 'bram' routing)                                                   0.000     3.176
DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (40,17))                       0.000     3.176
data arrival time                                                                    3.176

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.176
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.523


#Path 52
Startpoint: din[8].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[8].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                        0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                        0.119     1.074
| (CHANY:1315843 L4 length:4 (45,43,0)-> (45,40,0))                        0.119     1.193
| (CHANX:1160687 L1 length:1 (45,39,0)-> (45,39,0))                        0.061     1.254
| (CHANY:1312671 L4 length:4 (44,39,0)-> (44,36,0))                        0.119     1.373
| (CHANX:1144371 L1 length:1 (44,35,0)-> (44,35,0))                        0.061     1.434
| (CHANY:1309499 L4 length:4 (43,35,0)-> (43,32,0))                        0.119     1.553
| (CHANX:1128055 L1 length:1 (43,31,0)-> (43,31,0))                        0.061     1.614
| (CHANY:1306327 L4 length:4 (42,31,0)-> (42,28,0))                        0.119     1.733
| (CHANY:1306135 L4 length:4 (42,28,0)-> (42,25,0))                        0.119     1.852
| (CHANX:1099547 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     1.913
| (CHANY:1302963 L4 length:4 (41,24,0)-> (41,21,0))                        0.119     2.031
| (CHANX:1083231 L1 length:1 (41,20,0)-> (41,20,0))                        0.061     2.092
| (CHANY:1299791 L4 length:4 (40,20,0)-> (40,17,0))                        0.119     2.211
| (CHANX:1066992 L4 length:4 (41,16,0)-> (44,16,0))                        0.119     2.330
| (CHANY:1302688 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.391
| (IPIN:419655 side: (RIGHT,) (41,17,0)0))                                 0.101     2.492
| (intra 'clb' routing)                                                    0.085     2.577
WDATA_B1[8]_1.in[0] (.names at (41,17))                                    0.000     2.577
| (primitive '.names' combinational delay)                                 0.099     2.676
WDATA_B1[8]_1.out[0] (.names at (41,17))                                   0.000     2.676
| (intra 'clb' routing)                                                    0.000     2.676
| (OPIN:419588 side: (TOP,) (41,17,0)0))                                   0.000     2.676
| (CHANX:1070857 L4 length:4 (41,17,0)-> (38,17,0))                        0.119     2.795
| (CHANY:1296843 L1 length:1 (39,17,0)-> (39,17,0))                        0.061     2.856
| (CHANX:1066892 L1 length:1 (40,16,0)-> (40,16,0))                        0.061     2.917
| (CHANY:1299812 L4 length:4 (40,17,0)-> (40,20,0))                        0.119     3.036
| (IPIN:419512 side: (RIGHT,) (40,19,0)0))                                 0.101     3.137
| (intra 'bram' routing)                                                   0.000     3.137
DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (40,17))                       0.000     3.137
data arrival time                                                                    3.137

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.137
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.483


#Path 53
Startpoint: din[14].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[14].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:957573 side: (RIGHT,) (48,44,0)0))                                  0.000     0.894
| (CHANY:1324709 L4 length:3 (48,44,0)-> (48,42,0))                         0.119     1.013
| (CHANX:1169005 L1 length:1 (48,41,0)-> (48,41,0))                         0.061     1.074
| (CHANY:1321537 L4 length:4 (47,41,0)-> (47,38,0))                         0.119     1.193
| (CHANX:1152689 L1 length:1 (47,37,0)-> (47,37,0))                         0.061     1.254
| (CHANY:1318365 L4 length:4 (46,37,0)-> (46,34,0))                         0.119     1.373
| (CHANX:1136373 L1 length:1 (46,33,0)-> (46,33,0))                         0.061     1.434
| (CHANY:1315193 L4 length:4 (45,33,0)-> (45,30,0))                         0.119     1.553
| (CHANX:1120057 L1 length:1 (45,29,0)-> (45,29,0))                         0.061     1.614
| (CHANY:1312021 L4 length:4 (44,29,0)-> (44,26,0))                         0.119     1.733
| (CHANX:1103741 L1 length:1 (44,25,0)-> (44,25,0))                         0.061     1.794
| (CHANY:1308849 L4 length:4 (43,25,0)-> (43,22,0))                         0.119     1.913
| (CHANX:1087425 L1 length:1 (43,21,0)-> (43,21,0))                         0.061     1.974
| (CHANY:1305677 L4 length:4 (42,21,0)-> (42,18,0))                         0.119     2.092
| (CHANY:1305719 L1 length:1 (42,19,0)-> (42,19,0))                         0.061     2.153
| (CHANX:1075003 L4 length:4 (42,18,0)-> (39,18,0))                         0.119     2.272
| (IPIN:434498 side: (TOP,) (41,18,0)0))                                    0.101     2.373
| (intra 'clb' routing)                                                     0.085     2.458
WDATA_B1[14]_1.in[0] (.names at (41,18))                                    0.000     2.458
| (primitive '.names' combinational delay)                                  0.197     2.655
WDATA_B1[14]_1.out[0] (.names at (41,18))                                   0.000     2.655
| (intra 'clb' routing)                                                     0.000     2.655
| (OPIN:434474 side: (RIGHT,) (41,18,0)0))                                  0.000     2.655
| (CHANY:1302737 L1 length:1 (41,18,0)-> (41,18,0))                         0.061     2.716
| (CHANX:1071090 L1 length:1 (42,17,0)-> (42,17,0))                         0.061     2.777
| (CHANY:1305585 L1 length:1 (42,17,0)-> (42,17,0))                         0.061     2.838
| (CHANX:1066881 L4 length:4 (42,16,0)-> (39,16,0))                         0.119     2.957
| (CHANY:1299762 L1 length:1 (40,17,0)-> (40,17,0))                         0.061     3.018
| (IPIN:419265 side: (RIGHT,) (40,17,0)0))                                  0.101     3.118
| (intra 'bram' routing)                                                    0.000     3.118
DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K at (40,17))                       0.000     3.118
data arrival time                                                                     3.118

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -3.118
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.465


#Path 54
Startpoint: din[13].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[13].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                  0.000     0.894
| (CHANY:1324761 L4 length:2 (48,44,0)-> (48,43,0))                         0.119     1.013
| (CHANX:1173081 L1 length:1 (48,42,0)-> (48,42,0))                         0.061     1.074
| (CHANY:1321589 L4 length:4 (47,42,0)-> (47,39,0))                         0.119     1.193
| (CHANY:1321393 L4 length:4 (47,39,0)-> (47,36,0))                         0.119     1.312
| (CHANX:1144577 L1 length:1 (47,35,0)-> (47,35,0))                         0.061     1.373
| (CHANY:1318221 L4 length:4 (46,35,0)-> (46,32,0))                         0.119     1.492
| (CHANX:1128261 L1 length:1 (46,31,0)-> (46,31,0))                         0.061     1.553
| (CHANY:1315049 L4 length:4 (45,31,0)-> (45,28,0))                         0.119     1.672
| (CHANX:1115981 L1 length:1 (45,28,0)-> (45,28,0))                         0.061     1.733
| (CHANY:1311969 L4 length:4 (44,28,0)-> (44,25,0))                         0.119     1.852
| (CHANX:1099665 L1 length:1 (44,24,0)-> (44,24,0))                         0.061     1.913
| (CHANY:1308797 L4 length:4 (43,24,0)-> (43,21,0))                         0.119     2.031
| (CHANX:1083349 L1 length:1 (43,20,0)-> (43,20,0))                         0.061     2.092
| (CHANY:1305625 L4 length:4 (42,20,0)-> (42,17,0))                         0.119     2.211
| (CHANX:1070941 L4 length:4 (42,17,0)-> (39,17,0))                         0.119     2.330
| (IPIN:419624 side: (TOP,) (41,17,0)0))                                    0.101     2.431
| (intra 'clb' routing)                                                     0.085     2.516
WDATA_B1[13]_1.in[0] (.names at (41,17))                                    0.000     2.516
| (primitive '.names' combinational delay)                                  0.218     2.734
WDATA_B1[13]_1.out[0] (.names at (41,17))                                   0.000     2.734
| (intra 'clb' routing)                                                     0.000     2.734
| (OPIN:419595 side: (TOP,) (41,17,0)0))                                    0.000     2.734
| (CHANX:1070871 L4 length:4 (41,17,0)-> (38,17,0))                         0.119     2.853
| (CHANY:1299603 L4 length:4 (40,17,0)-> (40,14,0))                         0.119     2.972
| (IPIN:419248 side: (RIGHT,) (40,17,0)0))                                  0.101     3.073
| (intra 'bram' routing)                                                    0.000     3.073
DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K at (40,17))                       0.000     3.073
data arrival time                                                                     3.073

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -3.073
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.419


#Path 55
Startpoint: din[3].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[3].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333529 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     0.955
| (CHANX:1177177 L4 length:4 (51,43,0)-> (48,43,0))                        0.119     1.074
| (CHANX:1177051 L4 length:4 (49,43,0)-> (46,43,0))                        0.119     1.193
| (CHANY:1318755 L4 length:4 (46,43,0)-> (46,40,0))                        0.119     1.312
| (CHANX:1160751 L1 length:1 (46,39,0)-> (46,39,0))                        0.061     1.373
| (CHANY:1315583 L4 length:4 (45,39,0)-> (45,36,0))                        0.119     1.492
| (CHANX:1144435 L1 length:1 (45,35,0)-> (45,35,0))                        0.061     1.553
| (CHANY:1312411 L4 length:4 (44,35,0)-> (44,32,0))                        0.119     1.672
| (CHANY:1312227 L4 length:4 (44,32,0)-> (44,29,0))                        0.119     1.791
| (CHANX:1115919 L1 length:1 (44,28,0)-> (44,28,0))                        0.061     1.852
| (CHANY:1309055 L4 length:4 (43,28,0)-> (43,25,0))                        0.119     1.970
| (CHANX:1099603 L1 length:1 (43,24,0)-> (43,24,0))                        0.061     2.031
| (CHANY:1305883 L4 length:4 (42,24,0)-> (42,21,0))                        0.119     2.150
| (CHANY:1305699 L4 length:4 (42,21,0)-> (42,18,0))                        0.119     2.269
| (CHANY:1305659 L1 length:1 (42,18,0)-> (42,18,0))                        0.061     2.330
| (CHANX:1070935 L4 length:4 (42,17,0)-> (39,17,0))                        0.119     2.449
| (IPIN:419620 side: (TOP,) (41,17,0)0))                                   0.101     2.550
| (intra 'clb' routing)                                                    0.085     2.635
WDATA_B1[3]_1.in[0] (.names at (41,17))                                    0.000     2.635
| (primitive '.names' combinational delay)                                 0.099     2.734
WDATA_B1[3]_1.out[0] (.names at (41,17))                                   0.000     2.734
| (intra 'clb' routing)                                                    0.000     2.734
| (OPIN:419607 side: (RIGHT,) (41,17,0)0))                                 0.000     2.734
| (CHANY:1302710 L4 length:4 (41,17,0)-> (41,20,0))                        0.119     2.853
| (CHANX:1070867 L4 length:4 (41,17,0)-> (38,17,0))                        0.119     2.972
| (IPIN:419238 side: (TOP,) (40,17,0)0))                                   0.101     3.073
| (intra 'bram' routing)                                                   0.000     3.073
DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (40,17))                       0.000     3.073
data arrival time                                                                    3.073

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.073
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.419


#Path 56
Startpoint: din[7].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[7].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))                        0.119     1.013
| (CHANY:1324445 L4 length:4 (48,41,0)-> (48,38,0))                        0.119     1.132
| (CHANX:1152757 L1 length:1 (48,37,0)-> (48,37,0))                        0.061     1.193
| (CHANY:1321273 L4 length:4 (47,37,0)-> (47,34,0))                        0.119     1.312
| (CHANY:1321085 L4 length:4 (47,34,0)-> (47,31,0))                        0.119     1.431
| (CHANX:1132231 L4 length:4 (47,32,0)-> (44,32,0))                        0.119     1.550
| (CHANY:1309319 L4 length:4 (43,32,0)-> (43,29,0))                        0.119     1.669
| (CHANX:1115851 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     1.730
| (CHANY:1306147 L4 length:4 (42,28,0)-> (42,25,0))                        0.119     1.849
| (CHANX:1099535 L1 length:1 (42,24,0)-> (42,24,0))                        0.061     1.910
| (CHANY:1302975 L4 length:4 (41,24,0)-> (41,21,0))                        0.119     2.028
| (CHANX:1083219 L1 length:1 (41,20,0)-> (41,20,0))                        0.061     2.089
| (CHANY:1299803 L4 length:4 (40,20,0)-> (40,17,0))                        0.119     2.208
| (CHANX:1071074 L4 length:4 (41,17,0)-> (44,17,0))                        0.119     2.327
| (IPIN:419619 side: (TOP,) (41,17,0)0))                                   0.101     2.428
| (intra 'clb' routing)                                                    0.085     2.513
WDATA_B1[7]_1.in[0] (.names at (41,17))                                    0.000     2.513
| (primitive '.names' combinational delay)                                 0.218     2.731
WDATA_B1[7]_1.out[0] (.names at (41,17))                                   0.000     2.731
| (intra 'clb' routing)                                                    0.000     2.731
| (OPIN:419598 side: (TOP,) (41,17,0)0))                                   0.000     2.731
| (CHANX:1070877 L4 length:4 (41,17,0)-> (38,17,0))                        0.119     2.850
| (CHANY:1299876 L4 length:4 (40,18,0)-> (40,21,0))                        0.119     2.969
| (IPIN:419378 side: (RIGHT,) (40,18,0)0))                                 0.101     3.070
| (intra 'bram' routing)                                                   0.000     3.070
DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (40,17))                       0.000     3.070
data arrival time                                                                    3.070

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.070
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.416


#Path 57
Startpoint: din[10].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[10].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                                  0.000     0.894
| (CHANY:1324683 L4 length:3 (48,44,0)-> (48,42,0))                         0.119     1.013
| (CHANX:1173075 L1 length:1 (48,42,0)-> (48,42,0))                         0.061     1.074
| (CHANY:1321595 L4 length:4 (47,42,0)-> (47,39,0))                         0.119     1.193
| (CHANY:1321411 L4 length:4 (47,39,0)-> (47,36,0))                         0.119     1.312
| (CHANX:1144559 L1 length:1 (47,35,0)-> (47,35,0))                         0.061     1.373
| (CHANY:1318239 L4 length:4 (46,35,0)-> (46,32,0))                         0.119     1.492
| (CHANX:1128243 L1 length:1 (46,31,0)-> (46,31,0))                         0.061     1.553
| (CHANY:1315067 L4 length:4 (45,31,0)-> (45,28,0))                         0.119     1.672
| (CHANX:1111927 L1 length:1 (45,27,0)-> (45,27,0))                         0.061     1.733
| (CHANY:1311895 L4 length:4 (44,27,0)-> (44,24,0))                         0.119     1.852
| (CHANX:1099511 L4 length:4 (44,24,0)-> (41,24,0))                         0.119     1.970
| (CHANY:1305877 L4 length:4 (42,24,0)-> (42,21,0))                         0.119     2.089
| (CHANX:1083293 L1 length:1 (42,20,0)-> (42,20,0))                         0.061     2.150
| (CHANY:1302705 L4 length:4 (41,20,0)-> (41,17,0))                         0.119     2.269
| (IPIN:419646 side: (RIGHT,) (41,17,0)0))                                  0.101     2.370
| (intra 'clb' routing)                                                     0.085     2.455
WDATA_B1[10]_1.in[0] (.names at (41,17))                                    0.000     2.455
| (primitive '.names' combinational delay)                                  0.148     2.603
WDATA_B1[10]_1.out[0] (.names at (41,17))                                   0.000     2.603
| (intra 'clb' routing)                                                     0.000     2.603
| (OPIN:419591 side: (TOP,) (41,17,0)0))                                    0.000     2.603
| (CHANX:1071023 L1 length:1 (41,17,0)-> (41,17,0))                         0.061     2.664
| (CHANY:1299820 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     2.725
| (CHANX:1075023 L1 length:1 (40,18,0)-> (40,18,0))                         0.061     2.786
| (CHANY:1296972 L1 length:1 (39,19,0)-> (39,19,0))                         0.061     2.847
| (CHANX:1079136 L4 length:4 (40,19,0)-> (43,19,0))                         0.119     2.966
| (IPIN:419409 side: (TOP,) (40,19,0)0))                                    0.101     3.066
| (intra 'bram' routing)                                                    0.000     3.066
DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K at (40,17))                       0.000     3.066
data arrival time                                                                     3.066

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -3.066
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.413


#Path 58
Startpoint: din[1].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[1].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                        0.119     1.074
| (CHANY:1324561 L4 length:4 (48,43,0)-> (48,40,0))                        0.119     1.193
| (CHANX:1160897 L1 length:1 (48,39,0)-> (48,39,0))                        0.061     1.254
| (CHANY:1321389 L4 length:4 (47,39,0)-> (47,36,0))                        0.119     1.373
| (CHANX:1144581 L1 length:1 (47,35,0)-> (47,35,0))                        0.061     1.434
| (CHANY:1318217 L4 length:4 (46,35,0)-> (46,32,0))                        0.119     1.553
| (CHANX:1132301 L1 length:1 (46,32,0)-> (46,32,0))                        0.061     1.614
| (CHANY:1315137 L4 length:4 (45,32,0)-> (45,29,0))                        0.119     1.733
| (CHANX:1115985 L1 length:1 (45,28,0)-> (45,28,0))                        0.061     1.794
| (CHANY:1311965 L4 length:4 (44,28,0)-> (44,25,0))                        0.119     1.913
| (CHANX:1099669 L1 length:1 (44,24,0)-> (44,24,0))                        0.061     1.974
| (CHANY:1308793 L4 length:4 (43,24,0)-> (43,21,0))                        0.119     2.092
| (CHANX:1083353 L1 length:1 (43,20,0)-> (43,20,0))                        0.061     2.153
| (CHANY:1305621 L4 length:4 (42,20,0)-> (42,17,0))                        0.119     2.272
| (CHANX:1070929 L4 length:4 (42,17,0)-> (39,17,0))                        0.119     2.391
| (IPIN:419616 side: (TOP,) (41,17,0)0))                                   0.101     2.492
| (intra 'clb' routing)                                                    0.085     2.577
WDATA_B1[1]_1.in[0] (.names at (41,17))                                    0.000     2.577
| (primitive '.names' combinational delay)                                 0.148     2.725
WDATA_B1[1]_1.out[0] (.names at (41,17))                                   0.000     2.725
| (intra 'clb' routing)                                                    0.000     2.725
| (OPIN:419600 side: (RIGHT,) (41,17,0)0))                                 0.000     2.725
| (CHANY:1302712 L4 length:4 (41,17,0)-> (41,20,0))                        0.119     2.844
| (CHANX:1070873 L4 length:4 (41,17,0)-> (38,17,0))                        0.119     2.963
| (IPIN:419234 side: (TOP,) (40,17,0)0))                                   0.101     3.063
| (intra 'bram' routing)                                                   0.000     3.063
DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (40,17))                       0.000     3.063
data arrival time                                                                    3.063

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.063
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.410


#Path 59
Startpoint: din[0].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[0].inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     0.955
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                        0.119     1.074
| (CHANY:1327465 L4 length:4 (49,43,0)-> (49,40,0))                        0.119     1.193
| (CHANX:1160777 L4 length:4 (49,39,0)-> (46,39,0))                        0.119     1.312
| (CHANX:1160749 L1 length:1 (46,39,0)-> (46,39,0))                        0.061     1.373
| (CHANY:1315585 L4 length:4 (45,39,0)-> (45,36,0))                        0.119     1.492
| (CHANX:1144433 L1 length:1 (45,35,0)-> (45,35,0))                        0.061     1.553
| (CHANY:1312413 L4 length:4 (44,35,0)-> (44,32,0))                        0.119     1.672
| (CHANX:1128117 L1 length:1 (44,31,0)-> (44,31,0))                        0.061     1.733
| (CHANY:1309241 L4 length:4 (43,31,0)-> (43,28,0))                        0.119     1.852
| (CHANY:1309053 L4 length:4 (43,28,0)-> (43,25,0))                        0.119     1.970
| (CHANX:1099605 L1 length:1 (43,24,0)-> (43,24,0))                        0.061     2.031
| (CHANY:1305881 L4 length:4 (42,24,0)-> (42,21,0))                        0.119     2.150
| (CHANX:1083289 L1 length:1 (42,20,0)-> (42,20,0))                        0.061     2.211
| (CHANY:1302709 L4 length:4 (41,20,0)-> (41,17,0))                        0.119     2.330
| (IPIN:419654 side: (RIGHT,) (41,17,0)0))                                 0.101     2.431
| (intra 'clb' routing)                                                    0.085     2.516
WDATA_B1[0]_1.in[0] (.names at (41,17))                                    0.000     2.516
| (primitive '.names' combinational delay)                                 0.197     2.713
WDATA_B1[0]_1.out[0] (.names at (41,17))                                   0.000     2.713
| (intra 'clb' routing)                                                    0.000     2.713
| (OPIN:419601 side: (RIGHT,) (41,17,0)0))                                 0.000     2.713
| (CHANY:1302666 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.774
| (CHANX:1071021 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.835
| (CHANY:1299617 L4 length:4 (40,17,0)-> (40,14,0))                        0.119     2.954
| (IPIN:419252 side: (RIGHT,) (40,17,0)0))                                 0.101     3.054
| (intra 'bram' routing)                                                   0.000     3.054
DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (40,17))                       0.000     3.054
data arrival time                                                                    3.054

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.054
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.401


#Path 60
Startpoint: din[6].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[6].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                        0.119     1.013
| (CHANX:1168841 L4 length:4 (48,41,0)-> (45,41,0))                        0.119     1.132
| (CHANX:1168813 L1 length:1 (45,41,0)-> (45,41,0))                        0.061     1.193
| (CHANY:1312801 L4 length:4 (44,41,0)-> (44,38,0))                        0.119     1.312
| (CHANX:1152497 L1 length:1 (44,37,0)-> (44,37,0))                        0.061     1.373
| (CHANY:1309629 L4 length:4 (43,37,0)-> (43,34,0))                        0.119     1.492
| (CHANY:1309511 L4 length:4 (43,35,0)-> (43,32,0))                        0.119     1.611
| (CHANX:1128043 L1 length:1 (43,31,0)-> (43,31,0))                        0.061     1.672
| (CHANY:1306339 L4 length:4 (42,31,0)-> (42,28,0))                        0.119     1.791
| (CHANX:1111727 L1 length:1 (42,27,0)-> (42,27,0))                        0.061     1.852
| (CHANY:1303167 L4 length:4 (41,27,0)-> (41,24,0))                        0.119     1.970
| (CHANX:1095411 L1 length:1 (41,23,0)-> (41,23,0))                        0.061     2.031
| (CHANY:1299995 L4 length:4 (40,23,0)-> (40,20,0))                        0.119     2.150
| (CHANY:1299811 L4 length:4 (40,20,0)-> (40,17,0))                        0.119     2.269
| (CHANX:1071034 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.330
| (CHANY:1302681 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.391
| (IPIN:419651 side: (RIGHT,) (41,17,0)0))                                 0.101     2.492
| (intra 'clb' routing)                                                    0.085     2.577
WDATA_B1[6]_1.in[0] (.names at (41,17))                                    0.000     2.577
| (primitive '.names' combinational delay)                                 0.148     2.725
WDATA_B1[6]_1.out[0] (.names at (41,17))                                   0.000     2.725
| (intra 'clb' routing)                                                    0.000     2.725
| (OPIN:419597 side: (TOP,) (41,17,0)0))                                   0.000     2.725
| (CHANX:1071035 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.786
| (CHANY:1299832 L1 length:1 (40,18,0)-> (40,18,0))                        0.061     2.847
| (CHANX:1075035 L1 length:1 (40,18,0)-> (40,18,0))                        0.061     2.908
| (IPIN:419344 side: (TOP,) (40,18,0)0))                                   0.101     3.008
| (intra 'bram' routing)                                                   0.000     3.008
DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K at (40,17))                       0.000     3.008
data arrival time                                                                    3.008

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -3.008
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.355


#Path 61
Startpoint: read_addr[8].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[13] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[8].inpad[0] (.input at (1,15))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:382187 side: (RIGHT,) (1,15,0)0))                                  0.000     0.894
| (CHANY:1186078 L1 length:1 (1,15,0)-> (1,15,0))                          0.061     0.955
| (CHANX:1060430 L4 length:4 (2,15,0)-> (5,15,0))                          0.119     1.074
| (CHANY:1194878 L1 length:1 (4,16,0)-> (4,16,0))                          0.061     1.135
| (CHANX:1064686 L4 length:4 (5,16,0)-> (8,16,0))                          0.119     1.254
| (CHANY:1206594 L1 length:1 (8,17,0)-> (8,17,0))                          0.061     1.315
| (CHANX:1069002 L4 length:4 (9,17,0)-> (12,17,0))                         0.119     1.434
| (CHANY:1215378 L1 length:1 (11,18,0)-> (11,18,0))                        0.061     1.495
| (CHANX:1073274 L4 length:4 (12,18,0)-> (15,18,0))                        0.119     1.614
| (CHANX:1073474 L4 length:4 (15,18,0)-> (18,18,0))                        0.119     1.733
| (CHANY:1235822 L1 length:1 (18,19,0)-> (18,19,0))                        0.061     1.794
| (CHANX:1077790 L4 length:4 (19,19,0)-> (22,19,0))                        0.119     1.913
| (CHANY:1247538 L1 length:1 (22,20,0)-> (22,20,0))                        0.061     1.974
| (CHANX:1082106 L4 length:4 (23,20,0)-> (26,20,0))                        0.119     2.092
| (CHANY:1259033 L4 length:4 (26,20,0)-> (26,17,0))                        0.119     2.211
| (CHANX:1070172 L4 length:4 (27,17,0)-> (30,17,0))                        0.119     2.330
| (CHANY:1270708 L1 length:1 (30,18,0)-> (30,18,0))                        0.061     2.391
| (CHANX:1074488 L4 length:4 (31,18,0)-> (34,18,0))                        0.119     2.510
| (CHANX:1074684 L4 length:4 (34,18,0)-> (37,18,0))                        0.119     2.629
| (CHANY:1291156 L1 length:1 (37,19,0)-> (37,19,0))                        0.061     2.690
| (CHANX:1079000 L4 length:4 (38,19,0)-> (41,19,0))                        0.119     2.809
| (CHANY:1299741 L4 length:4 (40,19,0)-> (40,16,0))                        0.119     2.928
| (IPIN:419379 side: (RIGHT,) (40,18,0)0))                                 0.101     3.028
| (intra 'bram' routing)                                                   0.000     3.028
DATA_OUT_B2[10]_1.ADDR_A1[13] (RS_TDP36K at (40,17))                      -0.000     3.028
data arrival time                                                                    3.028

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -3.028
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.346


#Path 62
Startpoint: din[4].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[4].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44,0)-> (48,44,0))                        0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43,0)-> (45,43,0))                        0.119     1.074
| (CHANY:1318729 L4 length:4 (46,43,0)-> (46,40,0))                        0.119     1.193
| (CHANX:1164813 L1 length:1 (46,40,0)-> (46,40,0))                        0.061     1.254
| (CHANY:1315649 L4 length:4 (45,40,0)-> (45,37,0))                        0.119     1.373
| (CHANX:1148497 L1 length:1 (45,36,0)-> (45,36,0))                        0.061     1.434
| (CHANY:1312477 L4 length:4 (44,36,0)-> (44,33,0))                        0.119     1.553
| (CHANX:1132181 L1 length:1 (44,32,0)-> (44,32,0))                        0.061     1.614
| (CHANY:1309305 L4 length:4 (43,32,0)-> (43,29,0))                        0.119     1.733
| (CHANX:1115865 L1 length:1 (43,28,0)-> (43,28,0))                        0.061     1.794
| (CHANY:1306133 L4 length:4 (42,28,0)-> (42,25,0))                        0.119     1.913
| (CHANY:1305937 L4 length:4 (42,25,0)-> (42,22,0))                        0.119     2.031
| (CHANX:1087361 L1 length:1 (42,21,0)-> (42,21,0))                        0.061     2.092
| (CHANY:1302765 L4 length:4 (41,21,0)-> (41,18,0))                        0.119     2.211
| (CHANX:1071045 L1 length:1 (41,17,0)-> (41,17,0))                        0.061     2.272
| (IPIN:419629 side: (TOP,) (41,17,0)0))                                   0.101     2.373
| (intra 'clb' routing)                                                    0.085     2.458
WDATA_B1[4]_1.in[0] (.names at (41,17))                                    0.000     2.458
| (primitive '.names' combinational delay)                                 0.197     2.655
WDATA_B1[4]_1.out[0] (.names at (41,17))                                   0.000     2.655
| (intra 'clb' routing)                                                    0.000     2.655
| (OPIN:419609 side: (RIGHT,) (41,17,0)0))                                 0.000     2.655
| (CHANY:1302714 L4 length:4 (41,17,0)-> (41,20,0))                        0.119     2.774
| (CHANX:1074945 L4 length:4 (41,18,0)-> (38,18,0))                        0.119     2.893
| (IPIN:419336 side: (TOP,) (40,18,0)0))                                   0.101     2.994
| (intra 'bram' routing)                                                   0.000     2.994
DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (40,17))                       0.000     2.994
data arrival time                                                                    2.994

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.994
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.340


#Path 63
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WEN_B1[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:455279 side: (RIGHT,) (1,20,0)0))                                0.000     0.894
| (CHANY:1186398 L1 length:1 (1,20,0)-> (1,20,0))                        0.061     0.955
| (CHANX:1080750 L4 length:4 (2,20,0)-> (5,20,0))                        0.119     1.074
| (CHANY:1198114 L1 length:1 (5,21,0)-> (5,21,0))                        0.061     1.135
| (CHANX:1085066 L4 length:4 (6,21,0)-> (9,21,0))                        0.119     1.254
| (CHANY:1209577 L4 length:4 (9,21,0)-> (9,18,0))                        0.119     1.373
| (CHANX:1069066 L4 length:4 (10,17,0)-> (13,17,0))                      0.119     1.492
| (CHANY:1218290 L1 length:1 (12,18,0)-> (12,18,0))                      0.061     1.553
| (CHANX:1073338 L4 length:4 (13,18,0)-> (16,18,0))                      0.119     1.672
| (CHANY:1230006 L1 length:1 (16,19,0)-> (16,19,0))                      0.061     1.733
| (CHANX:1077654 L4 length:4 (17,19,0)-> (20,19,0))                      0.119     1.852
| (CHANX:1077846 L4 length:4 (20,19,0)-> (23,19,0))                      0.119     1.970
| (CHANX:1078038 L4 length:4 (23,19,0)-> (26,19,0))                      0.119     2.089
| (CHANX:1078230 L4 length:4 (26,19,0)-> (29,19,0))                      0.119     2.208
| (CHANX:1078422 L4 length:4 (29,19,0)-> (32,19,0))                      0.119     2.327
| (CHANX:1078614 L4 length:4 (32,19,0)-> (35,19,0))                      0.119     2.446
| (CHANX:1078806 L4 length:4 (35,19,0)-> (38,19,0))                      0.119     2.565
| (CHANY:1294138 L1 length:1 (38,20,0)-> (38,20,0))                      0.061     2.626
| (CHANX:1083122 L4 length:4 (39,20,0)-> (42,20,0))                      0.119     2.745
| (CHANY:1299785 L4 length:4 (40,20,0)-> (40,17,0))                      0.119     2.864
| (IPIN:419388 side: (RIGHT,) (40,18,0)0))                               0.101     2.964
| (intra 'bram' routing)                                                 0.000     2.964
DATA_OUT_B2[10]_1.WEN_B1[0] (RS_TDP36K at (40,17))                       0.000     2.964
data arrival time                                                                  2.964

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.231     0.664
data required time                                                                 0.664
----------------------------------------------------------------------------------------
data required time                                                                 0.664
data arrival time                                                                 -2.964
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.301


#Path 64
Startpoint: din[15].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[15].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                  0.000     0.894
| (CHANY:1324629 L4 length:4 (48,44,0)-> (48,41,0))                         0.119     1.013
| (CHANY:1324433 L4 length:4 (48,41,0)-> (48,38,0))                         0.119     1.132
| (CHANX:1152769 L1 length:1 (48,37,0)-> (48,37,0))                         0.061     1.193
| (CHANY:1321261 L4 length:4 (47,37,0)-> (47,34,0))                         0.119     1.312
| (CHANX:1136453 L1 length:1 (47,33,0)-> (47,33,0))                         0.061     1.373
| (CHANY:1318089 L4 length:4 (46,33,0)-> (46,30,0))                         0.119     1.492
| (CHANX:1119945 L4 length:4 (46,29,0)-> (43,29,0))                         0.119     1.611
| (CHANX:1119979 L1 length:1 (44,29,0)-> (44,29,0))                         0.061     1.672
| (CHANY:1309123 L4 length:4 (43,29,0)-> (43,26,0))                         0.119     1.791
| (CHANX:1103663 L1 length:1 (43,25,0)-> (43,25,0))                         0.061     1.852
| (CHANY:1305951 L4 length:4 (42,25,0)-> (42,22,0))                         0.119     1.970
| (CHANX:1087347 L1 length:1 (42,21,0)-> (42,21,0))                         0.061     2.031
| (CHANY:1302779 L4 length:4 (41,21,0)-> (41,18,0))                         0.119     2.150
| (CHANX:1074947 L4 length:4 (41,18,0)-> (38,18,0))                         0.119     2.269
| (IPIN:434489 side: (TOP,) (41,18,0)0))                                    0.101     2.370
| (intra 'clb' routing)                                                     0.085     2.455
WDATA_B1[15]_1.in[0] (.names at (41,18))                                    0.000     2.455
| (primitive '.names' combinational delay)                                  0.099     2.554
WDATA_B1[15]_1.out[0] (.names at (41,18))                                   0.000     2.554
| (intra 'clb' routing)                                                     0.000     2.554
| (OPIN:434480 side: (RIGHT,) (41,18,0)0))                                  0.000     2.554
| (CHANY:1302749 L1 length:1 (41,18,0)-> (41,18,0))                         0.061     2.615
| (CHANX:1070869 L4 length:4 (41,17,0)-> (38,17,0))                         0.119     2.734
| (CHANX:1070797 L4 length:4 (40,17,0)-> (37,17,0))                         0.119     2.853
| (IPIN:419233 side: (TOP,) (40,17,0)0))                                    0.101     2.954
| (intra 'bram' routing)                                                    0.000     2.954
DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (40,17))                       0.000     2.954
data arrival time                                                                     2.954

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.954
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.300


#Path 65
Startpoint: din[5].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
din[5].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324765 L4 length:2 (48,44,0)-> (48,43,0))                        0.119     1.013
| (CHANX:1173077 L1 length:1 (48,42,0)-> (48,42,0))                        0.061     1.074
| (CHANY:1321593 L4 length:4 (47,42,0)-> (47,39,0))                        0.119     1.193
| (CHANY:1321405 L4 length:4 (47,39,0)-> (47,36,0))                        0.119     1.312
| (CHANX:1144565 L1 length:1 (47,35,0)-> (47,35,0))                        0.061     1.373
| (CHANY:1318233 L4 length:4 (46,35,0)-> (46,32,0))                        0.119     1.492
| (CHANY:1318045 L4 length:4 (46,32,0)-> (46,29,0))                        0.119     1.611
| (CHANX:1116053 L1 length:1 (46,28,0)-> (46,28,0))                        0.061     1.672
| (CHANY:1314873 L4 length:4 (45,28,0)-> (45,25,0))                        0.119     1.791
| (CHANX:1099737 L1 length:1 (45,24,0)-> (45,24,0))                        0.061     1.852
| (CHANY:1311701 L4 length:4 (44,24,0)-> (44,21,0))                        0.119     1.970
| (CHANY:1311505 L4 length:4 (44,21,0)-> (44,18,0))                        0.119     2.089
| (CHANY:1311493 L1 length:1 (44,18,0)-> (44,18,0))                        0.061     2.150
| (CHANX:1071053 L4 length:4 (44,17,0)-> (41,17,0))                        0.119     2.269
| (IPIN:419618 side: (TOP,) (41,17,0)0))                                   0.101     2.370
| (intra 'clb' routing)                                                    0.085     2.455
WDATA_B1[5]_1.in[0] (.names at (41,17))                                    0.000     2.455
| (primitive '.names' combinational delay)                                 0.099     2.554
WDATA_B1[5]_1.out[0] (.names at (41,17))                                   0.000     2.554
| (intra 'clb' routing)                                                    0.000     2.554
| (OPIN:419610 side: (RIGHT,) (41,17,0)0))                                 0.000     2.554
| (CHANY:1302716 L4 length:4 (41,17,0)-> (41,20,0))                        0.119     2.673
| (CHANX:1079145 L1 length:1 (41,19,0)-> (41,19,0))                        0.061     2.734
| (CHANY:1299749 L4 length:4 (40,19,0)-> (40,16,0))                        0.119     2.853
| (IPIN:419371 side: (RIGHT,) (40,18,0)0))                                 0.101     2.954
| (intra 'bram' routing)                                                   0.000     2.954
DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K at (40,17))                       0.000     2.954
data arrival time                                                                    2.954

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.954
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.300


#Path 66
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WEN_B2[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:455279 side: (RIGHT,) (1,20,0)0))                                0.000     0.894
| (CHANY:1186398 L1 length:1 (1,20,0)-> (1,20,0))                        0.061     0.955
| (CHANX:1080750 L4 length:4 (2,20,0)-> (5,20,0))                        0.119     1.074
| (CHANY:1198114 L1 length:1 (5,21,0)-> (5,21,0))                        0.061     1.135
| (CHANX:1085066 L4 length:4 (6,21,0)-> (9,21,0))                        0.119     1.254
| (CHANY:1209577 L4 length:4 (9,21,0)-> (9,18,0))                        0.119     1.373
| (CHANX:1069066 L4 length:4 (10,17,0)-> (13,17,0))                      0.119     1.492
| (CHANY:1218290 L1 length:1 (12,18,0)-> (12,18,0))                      0.061     1.553
| (CHANX:1073338 L4 length:4 (13,18,0)-> (16,18,0))                      0.119     1.672
| (CHANY:1230006 L1 length:1 (16,19,0)-> (16,19,0))                      0.061     1.733
| (CHANX:1077654 L4 length:4 (17,19,0)-> (20,19,0))                      0.119     1.852
| (CHANX:1077846 L4 length:4 (20,19,0)-> (23,19,0))                      0.119     1.970
| (CHANX:1078038 L4 length:4 (23,19,0)-> (26,19,0))                      0.119     2.089
| (CHANX:1078230 L4 length:4 (26,19,0)-> (29,19,0))                      0.119     2.208
| (CHANX:1078422 L4 length:4 (29,19,0)-> (32,19,0))                      0.119     2.327
| (CHANX:1078614 L4 length:4 (32,19,0)-> (35,19,0))                      0.119     2.446
| (CHANX:1078806 L4 length:4 (35,19,0)-> (38,19,0))                      0.119     2.565
| (CHANY:1294138 L1 length:1 (38,20,0)-> (38,20,0))                      0.061     2.626
| (CHANX:1083122 L4 length:4 (39,20,0)-> (42,20,0))                      0.119     2.745
| (CHANY:1299785 L4 length:4 (40,20,0)-> (40,17,0))                      0.119     2.864
| (IPIN:419388 side: (RIGHT,) (40,18,0)0))                               0.101     2.964
| (intra 'bram' routing)                                                 0.000     2.964
DATA_OUT_B2[10]_1.WEN_B2[0] (RS_TDP36K at (40,17))                       0.000     2.964
data arrival time                                                                  2.964

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.228     0.667
data required time                                                                 0.667
----------------------------------------------------------------------------------------
data required time                                                                 0.667
data arrival time                                                                 -2.964
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.298


#Path 67
Startpoint: read_addr[3].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[3].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:336319 side: (RIGHT,) (1,12,0)0))                                 0.000     0.894
| (CHANY:1185886 L1 length:1 (1,12,0)-> (1,12,0))                         0.061     0.955
| (CHANX:1048238 L4 length:4 (2,12,0)-> (5,12,0))                         0.119     1.074
| (CHANY:1197602 L1 length:1 (5,13,0)-> (5,13,0))                         0.061     1.135
| (CHANX:1052554 L4 length:4 (6,13,0)-> (9,13,0))                         0.119     1.254
| (CHANY:1206386 L1 length:1 (8,14,0)-> (8,14,0))                         0.061     1.315
| (CHANX:1056826 L4 length:4 (9,14,0)-> (12,14,0))                        0.119     1.434
| (CHANX:1057026 L4 length:4 (12,14,0)-> (15,14,0))                       0.119     1.553
| (CHANY:1226830 L1 length:1 (15,15,0)-> (15,15,0))                       0.061     1.614
| (CHANX:1061342 L4 length:4 (16,15,0)-> (19,15,0))                       0.119     1.733
| (CHANY:1238546 L1 length:1 (19,16,0)-> (19,16,0))                       0.061     1.794
| (CHANX:1065658 L4 length:4 (20,16,0)-> (23,16,0))                       0.119     1.913
| (CHANY:1250262 L1 length:1 (23,17,0)-> (23,17,0))                       0.061     1.974
| (CHANX:1069974 L4 length:4 (24,17,0)-> (27,17,0))                       0.119     2.092
| (CHANX:1070166 L4 length:4 (27,17,0)-> (30,17,0))                       0.119     2.211
| (CHANX:1070358 L4 length:4 (30,17,0)-> (33,17,0))                       0.119     2.330
| (CHANX:1070550 L4 length:4 (33,17,0)-> (36,17,0))                       0.119     2.449
| (CHANY:1287957 L4 length:4 (36,17,0)-> (36,14,0))                       0.119     2.568
| (CHANX:1066732 L4 length:4 (37,16,0)-> (40,16,0))                       0.119     2.687
| (CHANX:1066904 L1 length:1 (40,16,0)-> (40,16,0))                       0.061     2.748
| (CHANY:1299800 L4 length:4 (40,17,0)-> (40,20,0))                       0.119     2.867
| (IPIN:419520 side: (RIGHT,) (40,19,0)0))                                0.101     2.967
| (intra 'bram' routing)                                                  0.000     2.967
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (40,17))                      -0.000     2.967
data arrival time                                                                   2.967

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.967
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.285


#Path 68
Startpoint: read_addr[0].inpad[0] (.input at (1,10) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[0].inpad[0] (.input at (1,10))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                                 0.000     0.894
| (CHANY:1185784 L4 length:4 (1,10,0)-> (1,13,0))                         0.119     1.013
| (CHANX:1044186 L4 length:4 (2,11,0)-> (5,11,0))                         0.119     1.132
| (CHANX:1044386 L4 length:4 (5,11,0)-> (8,11,0))                         0.119     1.251
| (CHANY:1206254 L1 length:1 (8,12,0)-> (8,12,0))                         0.061     1.312
| (CHANX:1048702 L4 length:4 (9,12,0)-> (12,12,0))                        0.119     1.431
| (CHANY:1217970 L1 length:1 (12,13,0)-> (12,13,0))                       0.061     1.492
| (CHANX:1053018 L4 length:4 (13,13,0)-> (16,13,0))                       0.119     1.611
| (CHANX:1053218 L4 length:4 (16,13,0)-> (19,13,0))                       0.119     1.730
| (CHANY:1238414 L1 length:1 (19,14,0)-> (19,14,0))                       0.061     1.791
| (CHANX:1057534 L4 length:4 (20,14,0)-> (23,14,0))                       0.119     1.910
| (CHANY:1250130 L1 length:1 (23,15,0)-> (23,15,0))                       0.061     1.970
| (CHANX:1061850 L4 length:4 (24,15,0)-> (27,15,0))                       0.119     2.089
| (CHANY:1261846 L1 length:1 (27,16,0)-> (27,16,0))                       0.061     2.150
| (CHANX:1066166 L4 length:4 (28,16,0)-> (31,16,0))                       0.119     2.269
| (CHANX:1066358 L4 length:4 (31,16,0)-> (34,16,0))                       0.119     2.388
| (CHANX:1066550 L4 length:4 (34,16,0)-> (37,16,0))                       0.119     2.507
| (CHANY:1288150 L4 length:4 (36,17,0)-> (36,20,0))                       0.119     2.626
| (CHANX:1074868 L4 length:4 (37,18,0)-> (40,18,0))                       0.119     2.745
| (CHANY:1299667 L4 length:4 (40,18,0)-> (40,15,0))                       0.119     2.864
| (IPIN:419366 side: (RIGHT,) (40,18,0)0))                                0.101     2.964
| (intra 'bram' routing)                                                  0.000     2.964
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (40,17))                      -0.000     2.964
data arrival time                                                                   2.964

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.964
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.282


#Path 69
Startpoint: din[12].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
din[12].inpad[0] (.input at (48,44))                                        0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:957575 side: (RIGHT,) (48,44,0)0))                                  0.000     0.894
| (CHANY:1324783 L1 length:1 (48,44,0)-> (48,44,0))                         0.061     0.955
| (CHANX:1176995 L4 length:4 (48,43,0)-> (45,43,0))                         0.119     1.074
| (CHANX:1177017 L1 length:1 (46,43,0)-> (46,43,0))                         0.061     1.135
| (CHANY:1315829 L4 length:4 (45,43,0)-> (45,40,0))                         0.119     1.254
| (CHANY:1315633 L4 length:4 (45,40,0)-> (45,37,0))                         0.119     1.373
| (CHANX:1148513 L1 length:1 (45,36,0)-> (45,36,0))                         0.061     1.434
| (CHANY:1312461 L4 length:4 (44,36,0)-> (44,33,0))                         0.119     1.553
| (CHANX:1132197 L1 length:1 (44,32,0)-> (44,32,0))                         0.061     1.614
| (CHANY:1309289 L4 length:4 (43,32,0)-> (43,29,0))                         0.119     1.733
| (CHANX:1119917 L1 length:1 (43,29,0)-> (43,29,0))                         0.061     1.794
| (CHANY:1306209 L4 length:4 (42,29,0)-> (42,26,0))                         0.119     1.913
| (CHANX:1103601 L1 length:1 (42,25,0)-> (42,25,0))                         0.061     1.974
| (CHANY:1303037 L4 length:4 (41,25,0)-> (41,22,0))                         0.119     2.092
| (CHANX:1087285 L1 length:1 (41,21,0)-> (41,21,0))                         0.061     2.153
| (CHANY:1299865 L4 length:4 (40,21,0)-> (40,18,0))                         0.119     2.272
| (CHANX:1071066 L4 length:4 (41,17,0)-> (44,17,0))                         0.119     2.391
| (IPIN:419627 side: (TOP,) (41,17,0)0))                                    0.101     2.492
| (intra 'clb' routing)                                                     0.085     2.577
WDATA_B1[12]_1.in[0] (.names at (41,17))                                    0.000     2.577
| (primitive '.names' combinational delay)                                  0.136     2.713
WDATA_B1[12]_1.out[0] (.names at (41,17))                                   0.000     2.713
| (intra 'clb' routing)                                                     0.000     2.713
| (OPIN:419594 side: (TOP,) (41,17,0)0))                                    0.000     2.713
| (CHANX:1070885 L4 length:4 (41,17,0)-> (38,17,0))                         0.119     2.831
| (IPIN:419226 side: (TOP,) (40,17,0)0))                                    0.101     2.932
| (intra 'bram' routing)                                                    0.000     2.932
DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (40,17))                       0.000     2.932
data arrival time                                                                     2.932

clock write_clock (rise edge)                                               0.000     0.000
clock source latency                                                        0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                     0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.932
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.278


#Path 70
Startpoint: read_addr[8].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[13] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[8].inpad[0] (.input at (1,15))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:382187 side: (RIGHT,) (1,15,0)0))                                  0.000     0.894
| (CHANY:1186078 L1 length:1 (1,15,0)-> (1,15,0))                          0.061     0.955
| (CHANX:1060430 L4 length:4 (2,15,0)-> (5,15,0))                          0.119     1.074
| (CHANY:1194878 L1 length:1 (4,16,0)-> (4,16,0))                          0.061     1.135
| (CHANX:1064686 L4 length:4 (5,16,0)-> (8,16,0))                          0.119     1.254
| (CHANY:1206594 L1 length:1 (8,17,0)-> (8,17,0))                          0.061     1.315
| (CHANX:1069002 L4 length:4 (9,17,0)-> (12,17,0))                         0.119     1.434
| (CHANY:1215378 L1 length:1 (11,18,0)-> (11,18,0))                        0.061     1.495
| (CHANX:1073274 L4 length:4 (12,18,0)-> (15,18,0))                        0.119     1.614
| (CHANX:1073474 L4 length:4 (15,18,0)-> (18,18,0))                        0.119     1.733
| (CHANY:1235822 L1 length:1 (18,19,0)-> (18,19,0))                        0.061     1.794
| (CHANX:1077790 L4 length:4 (19,19,0)-> (22,19,0))                        0.119     1.913
| (CHANY:1247538 L1 length:1 (22,20,0)-> (22,20,0))                        0.061     1.974
| (CHANX:1082106 L4 length:4 (23,20,0)-> (26,20,0))                        0.119     2.092
| (CHANY:1259033 L4 length:4 (26,20,0)-> (26,17,0))                        0.119     2.211
| (CHANX:1070172 L4 length:4 (27,17,0)-> (30,17,0))                        0.119     2.330
| (CHANY:1270708 L1 length:1 (30,18,0)-> (30,18,0))                        0.061     2.391
| (CHANX:1074488 L4 length:4 (31,18,0)-> (34,18,0))                        0.119     2.510
| (CHANX:1074684 L4 length:4 (34,18,0)-> (37,18,0))                        0.119     2.629
| (CHANY:1291156 L1 length:1 (37,19,0)-> (37,19,0))                        0.061     2.690
| (CHANX:1079000 L4 length:4 (38,19,0)-> (41,19,0))                        0.119     2.809
| (CHANY:1299741 L4 length:4 (40,19,0)-> (40,16,0))                        0.119     2.928
| (IPIN:419379 side: (RIGHT,) (40,18,0)0))                                 0.101     3.028
| (intra 'bram' routing)                                                   0.000     3.028
DATA_OUT_B2[10]_1.ADDR_A2[13] (RS_TDP36K at (40,17))                      -0.000     3.028
data arrival time                                                                    3.028

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.125     0.769
data required time                                                                   0.769
------------------------------------------------------------------------------------------
data required time                                                                   0.769
data arrival time                                                                   -3.028
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.259


#Path 71
Startpoint: read_addr[2].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[2].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:317664 side: (RIGHT,) (1,11,0)0))                                 0.000     0.894
| (CHANY:1185800 L1 length:1 (1,11,0)-> (1,11,0))                         0.061     0.955
| (CHANX:1044196 L4 length:4 (2,11,0)-> (5,11,0))                         0.119     1.074
| (CHANY:1197516 L1 length:1 (5,12,0)-> (5,12,0))                         0.061     1.135
| (CHANX:1048512 L4 length:4 (6,12,0)-> (9,12,0))                         0.119     1.254
| (CHANY:1209232 L1 length:1 (9,13,0)-> (9,13,0))                         0.061     1.315
| (CHANX:1052828 L4 length:4 (10,13,0)-> (13,13,0))                       0.119     1.434
| (CHANY:1220948 L1 length:1 (13,14,0)-> (13,14,0))                       0.061     1.495
| (CHANX:1057144 L4 length:4 (14,14,0)-> (17,14,0))                       0.119     1.614
| (CHANX:1057340 L4 length:4 (17,14,0)-> (20,14,0))                       0.119     1.733
| (CHANY:1241396 L1 length:1 (20,15,0)-> (20,15,0))                       0.061     1.794
| (CHANX:1061656 L4 length:4 (21,15,0)-> (24,15,0))                       0.119     1.913
| (CHANX:1061852 L4 length:4 (24,15,0)-> (27,15,0))                       0.119     2.031
| (CHANY:1261844 L1 length:1 (27,16,0)-> (27,16,0))                       0.061     2.092
| (CHANX:1066168 L4 length:4 (28,16,0)-> (31,16,0))                       0.119     2.211
| (CHANX:1066364 L4 length:4 (31,16,0)-> (34,16,0))                       0.119     2.330
| (CHANY:1282292 L1 length:1 (34,17,0)-> (34,17,0))                       0.061     2.391
| (CHANX:1070680 L4 length:4 (35,17,0)-> (38,17,0))                       0.119     2.510
| (CHANY:1294008 L1 length:1 (38,18,0)-> (38,18,0))                       0.061     2.571
| (CHANX:1074996 L4 length:4 (39,18,0)-> (42,18,0))                       0.119     2.690
| (CHANY:1299663 L4 length:4 (40,18,0)-> (40,15,0))                       0.119     2.809
| (IPIN:419382 side: (RIGHT,) (40,18,0)0))                                0.101     2.910
| (intra 'bram' routing)                                                  0.000     2.910
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (40,17))                      -0.000     2.910
data arrival time                                                                   2.910

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.910
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.227


#Path 72
Startpoint: read_addr[6].inpad[0] (.input at (1,14) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[11] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[6].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:363543 side: (RIGHT,) (1,14,0)0))                                  0.000     0.894
| (CHANY:1186014 L1 length:1 (1,14,0)-> (1,14,0))                          0.061     0.955
| (CHANX:1056366 L4 length:4 (2,14,0)-> (5,14,0))                          0.119     1.074
| (CHANY:1197730 L1 length:1 (5,15,0)-> (5,15,0))                          0.061     1.135
| (CHANX:1060682 L4 length:4 (6,15,0)-> (9,15,0))                          0.119     1.254
| (CHANY:1206514 L1 length:1 (8,16,0)-> (8,16,0))                          0.061     1.315
| (CHANX:1064954 L4 length:4 (9,16,0)-> (12,16,0))                         0.119     1.434
| (CHANY:1218230 L1 length:1 (12,17,0)-> (12,17,0))                        0.061     1.495
| (CHANX:1069270 L4 length:4 (13,17,0)-> (16,17,0))                        0.119     1.614
| (CHANX:1069462 L4 length:4 (16,17,0)-> (19,17,0))                        0.119     1.733
| (CHANX:1069654 L4 length:4 (19,17,0)-> (22,17,0))                        0.119     1.852
| (CHANX:1069846 L4 length:4 (22,17,0)-> (25,17,0))                        0.119     1.970
| (CHANX:1070038 L4 length:4 (25,17,0)-> (28,17,0))                        0.119     2.089
| (CHANX:1070230 L4 length:4 (28,17,0)-> (31,17,0))                        0.119     2.208
| (CHANX:1070422 L4 length:4 (31,17,0)-> (34,17,0))                        0.119     2.327
| (CHANX:1070548 L4 length:4 (33,17,0)-> (36,17,0))                        0.119     2.446
| (CHANY:1287955 L4 length:4 (36,17,0)-> (36,14,0))                        0.119     2.565
| (CHANX:1062664 L4 length:4 (37,15,0)-> (40,15,0))                        0.119     2.684
| (CHANY:1299720 L4 length:4 (40,16,0)-> (40,19,0))                        0.119     2.803
| (IPIN:419529 side: (RIGHT,) (40,19,0)0))                                 0.101     2.903
| (intra 'bram' routing)                                                   0.000     2.903
DATA_OUT_B2[10]_1.ADDR_A1[11] (RS_TDP36K at (40,17))                       0.000     2.903
data arrival time                                                                    2.903

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.903
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.221


#Path 73
Startpoint: write_addr[1].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[1].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:395799 side: (RIGHT,) (1,16,0)0))                                 0.000     0.894
| (CHANY:1186142 L1 length:1 (1,16,0)-> (1,16,0))                         0.061     0.955
| (CHANX:1064494 L4 length:4 (2,16,0)-> (5,16,0))                         0.119     1.074
| (CHANY:1197858 L1 length:1 (5,17,0)-> (5,17,0))                         0.061     1.135
| (CHANX:1068810 L4 length:4 (6,17,0)-> (9,17,0))                         0.119     1.254
| (CHANY:1206642 L1 length:1 (8,18,0)-> (8,18,0))                         0.061     1.315
| (CHANX:1073082 L4 length:4 (9,18,0)-> (12,18,0))                        0.119     1.434
| (CHANX:1073282 L4 length:4 (12,18,0)-> (15,18,0))                       0.119     1.553
| (CHANY:1227086 L1 length:1 (15,19,0)-> (15,19,0))                       0.061     1.614
| (CHANX:1077598 L4 length:4 (16,19,0)-> (19,19,0))                       0.119     1.733
| (CHANY:1238802 L1 length:1 (19,20,0)-> (19,20,0))                       0.061     1.794
| (CHANX:1081914 L4 length:4 (20,20,0)-> (23,20,0))                       0.119     1.913
| (CHANY:1250297 L4 length:4 (23,20,0)-> (23,17,0))                       0.119     2.031
| (CHANX:1074042 L4 length:4 (24,18,0)-> (27,18,0))                       0.119     2.150
| (CHANY:1262038 L1 length:1 (27,19,0)-> (27,19,0))                       0.061     2.211
| (CHANX:1078358 L4 length:4 (28,19,0)-> (31,19,0))                       0.119     2.330
| (CHANX:1078550 L4 length:4 (31,19,0)-> (34,19,0))                       0.119     2.449
| (CHANX:1078742 L4 length:4 (34,19,0)-> (37,19,0))                       0.119     2.568
| (CHANY:1291226 L1 length:1 (37,20,0)-> (37,20,0))                       0.061     2.629
| (CHANX:1083058 L4 length:4 (38,20,0)-> (41,20,0))                       0.119     2.748
| (CHANY:1299787 L4 length:4 (40,20,0)-> (40,17,0))                       0.119     2.867
| (IPIN:419384 side: (RIGHT,) (40,18,0)0))                                0.101     2.967
| (intra 'bram' routing)                                                  0.000     2.967
DATA_OUT_B2[10]_1.ADDR_B2[6] (RS_TDP36K at (40,17))                      -0.000     2.967
data arrival time                                                                   2.967

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.967
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.207


#Path 74
Startpoint: write_addr[4].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[4].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:409400 side: (RIGHT,) (1,17,0)0))                                 0.000     0.894
| (CHANY:1186184 L1 length:1 (1,17,0)-> (1,17,0))                         0.061     0.955
| (CHANX:1068580 L4 length:4 (2,17,0)-> (5,17,0))                         0.119     1.074
| (CHANY:1197900 L1 length:1 (5,18,0)-> (5,18,0))                         0.061     1.135
| (CHANX:1072896 L4 length:4 (6,18,0)-> (9,18,0))                         0.119     1.254
| (CHANY:1209616 L1 length:1 (9,19,0)-> (9,19,0))                         0.061     1.315
| (CHANX:1077212 L4 length:4 (10,19,0)-> (13,19,0))                       0.119     1.434
| (CHANY:1221332 L1 length:1 (13,20,0)-> (13,20,0))                       0.061     1.495
| (CHANX:1081528 L4 length:4 (14,20,0)-> (17,20,0))                       0.119     1.614
| (CHANX:1081724 L4 length:4 (17,20,0)-> (20,20,0))                       0.119     1.733
| (CHANY:1241780 L1 length:1 (20,21,0)-> (20,21,0))                       0.061     1.794
| (CHANX:1086040 L4 length:4 (21,21,0)-> (24,21,0))                       0.119     1.913
| (CHANX:1086236 L4 length:4 (24,21,0)-> (27,21,0))                       0.119     2.031
| (CHANY:1262011 L4 length:4 (27,21,0)-> (27,18,0))                       0.119     2.150
| (CHANX:1070236 L4 length:4 (28,17,0)-> (31,17,0))                       0.119     2.269
| (CHANY:1273620 L1 length:1 (31,18,0)-> (31,18,0))                       0.061     2.330
| (CHANX:1074552 L4 length:4 (32,18,0)-> (35,18,0))                       0.119     2.449
| (CHANX:1074748 L4 length:4 (35,18,0)-> (38,18,0))                       0.119     2.568
| (CHANY:1294068 L1 length:1 (38,19,0)-> (38,19,0))                       0.061     2.629
| (CHANX:1079064 L4 length:4 (39,19,0)-> (42,19,0))                       0.119     2.748
| (CHANY:1299739 L4 length:4 (40,19,0)-> (40,16,0))                       0.119     2.867
| (IPIN:419514 side: (RIGHT,) (40,19,0)0))                                0.101     2.967
| (intra 'bram' routing)                                                  0.000     2.967
DATA_OUT_B2[10]_1.ADDR_B2[9] (RS_TDP36K at (40,17))                      -0.000     2.967
data arrival time                                                                   2.967

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.967
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.207


#Path 75
Startpoint: write_addr[4].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[9] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[4].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:409400 side: (RIGHT,) (1,17,0)0))                                 0.000     0.894
| (CHANY:1186184 L1 length:1 (1,17,0)-> (1,17,0))                         0.061     0.955
| (CHANX:1068580 L4 length:4 (2,17,0)-> (5,17,0))                         0.119     1.074
| (CHANY:1197900 L1 length:1 (5,18,0)-> (5,18,0))                         0.061     1.135
| (CHANX:1072896 L4 length:4 (6,18,0)-> (9,18,0))                         0.119     1.254
| (CHANY:1209616 L1 length:1 (9,19,0)-> (9,19,0))                         0.061     1.315
| (CHANX:1077212 L4 length:4 (10,19,0)-> (13,19,0))                       0.119     1.434
| (CHANY:1221332 L1 length:1 (13,20,0)-> (13,20,0))                       0.061     1.495
| (CHANX:1081528 L4 length:4 (14,20,0)-> (17,20,0))                       0.119     1.614
| (CHANX:1081724 L4 length:4 (17,20,0)-> (20,20,0))                       0.119     1.733
| (CHANY:1241780 L1 length:1 (20,21,0)-> (20,21,0))                       0.061     1.794
| (CHANX:1086040 L4 length:4 (21,21,0)-> (24,21,0))                       0.119     1.913
| (CHANX:1086236 L4 length:4 (24,21,0)-> (27,21,0))                       0.119     2.031
| (CHANY:1262011 L4 length:4 (27,21,0)-> (27,18,0))                       0.119     2.150
| (CHANX:1070236 L4 length:4 (28,17,0)-> (31,17,0))                       0.119     2.269
| (CHANY:1273620 L1 length:1 (31,18,0)-> (31,18,0))                       0.061     2.330
| (CHANX:1074552 L4 length:4 (32,18,0)-> (35,18,0))                       0.119     2.449
| (CHANX:1074748 L4 length:4 (35,18,0)-> (38,18,0))                       0.119     2.568
| (CHANY:1294068 L1 length:1 (38,19,0)-> (38,19,0))                       0.061     2.629
| (CHANX:1079064 L4 length:4 (39,19,0)-> (42,19,0))                       0.119     2.748
| (CHANY:1299739 L4 length:4 (40,19,0)-> (40,16,0))                       0.119     2.867
| (IPIN:419514 side: (RIGHT,) (40,19,0)0))                                0.101     2.967
| (intra 'bram' routing)                                                  0.000     2.967
DATA_OUT_B2[10]_1.ADDR_B1[9] (RS_TDP36K at (40,17))                      -0.000     2.967
data arrival time                                                                   2.967

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.967
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.203


#Path 76
Startpoint: write_addr[1].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[6] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[1].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:395799 side: (RIGHT,) (1,16,0)0))                                 0.000     0.894
| (CHANY:1186142 L1 length:1 (1,16,0)-> (1,16,0))                         0.061     0.955
| (CHANX:1064494 L4 length:4 (2,16,0)-> (5,16,0))                         0.119     1.074
| (CHANY:1197858 L1 length:1 (5,17,0)-> (5,17,0))                         0.061     1.135
| (CHANX:1068810 L4 length:4 (6,17,0)-> (9,17,0))                         0.119     1.254
| (CHANY:1206642 L1 length:1 (8,18,0)-> (8,18,0))                         0.061     1.315
| (CHANX:1073082 L4 length:4 (9,18,0)-> (12,18,0))                        0.119     1.434
| (CHANX:1073282 L4 length:4 (12,18,0)-> (15,18,0))                       0.119     1.553
| (CHANY:1227086 L1 length:1 (15,19,0)-> (15,19,0))                       0.061     1.614
| (CHANX:1077598 L4 length:4 (16,19,0)-> (19,19,0))                       0.119     1.733
| (CHANY:1238802 L1 length:1 (19,20,0)-> (19,20,0))                       0.061     1.794
| (CHANX:1081914 L4 length:4 (20,20,0)-> (23,20,0))                       0.119     1.913
| (CHANY:1250297 L4 length:4 (23,20,0)-> (23,17,0))                       0.119     2.031
| (CHANX:1074042 L4 length:4 (24,18,0)-> (27,18,0))                       0.119     2.150
| (CHANY:1262038 L1 length:1 (27,19,0)-> (27,19,0))                       0.061     2.211
| (CHANX:1078358 L4 length:4 (28,19,0)-> (31,19,0))                       0.119     2.330
| (CHANX:1078550 L4 length:4 (31,19,0)-> (34,19,0))                       0.119     2.449
| (CHANX:1078742 L4 length:4 (34,19,0)-> (37,19,0))                       0.119     2.568
| (CHANY:1291226 L1 length:1 (37,20,0)-> (37,20,0))                       0.061     2.629
| (CHANX:1083058 L4 length:4 (38,20,0)-> (41,20,0))                       0.119     2.748
| (CHANY:1299787 L4 length:4 (40,20,0)-> (40,17,0))                       0.119     2.867
| (IPIN:419384 side: (RIGHT,) (40,18,0)0))                                0.101     2.967
| (intra 'bram' routing)                                                  0.000     2.967
DATA_OUT_B2[10]_1.ADDR_B1[6] (RS_TDP36K at (40,17))                      -0.000     2.967
data arrival time                                                                   2.967

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.967
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.203


#Path 77
Startpoint: read_addr[3].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[8] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[3].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:336319 side: (RIGHT,) (1,12,0)0))                                 0.000     0.894
| (CHANY:1185886 L1 length:1 (1,12,0)-> (1,12,0))                         0.061     0.955
| (CHANX:1048238 L4 length:4 (2,12,0)-> (5,12,0))                         0.119     1.074
| (CHANY:1197602 L1 length:1 (5,13,0)-> (5,13,0))                         0.061     1.135
| (CHANX:1052554 L4 length:4 (6,13,0)-> (9,13,0))                         0.119     1.254
| (CHANY:1206386 L1 length:1 (8,14,0)-> (8,14,0))                         0.061     1.315
| (CHANX:1056826 L4 length:4 (9,14,0)-> (12,14,0))                        0.119     1.434
| (CHANX:1057026 L4 length:4 (12,14,0)-> (15,14,0))                       0.119     1.553
| (CHANY:1226830 L1 length:1 (15,15,0)-> (15,15,0))                       0.061     1.614
| (CHANX:1061342 L4 length:4 (16,15,0)-> (19,15,0))                       0.119     1.733
| (CHANY:1238546 L1 length:1 (19,16,0)-> (19,16,0))                       0.061     1.794
| (CHANX:1065658 L4 length:4 (20,16,0)-> (23,16,0))                       0.119     1.913
| (CHANY:1250262 L1 length:1 (23,17,0)-> (23,17,0))                       0.061     1.974
| (CHANX:1069974 L4 length:4 (24,17,0)-> (27,17,0))                       0.119     2.092
| (CHANX:1070166 L4 length:4 (27,17,0)-> (30,17,0))                       0.119     2.211
| (CHANX:1070358 L4 length:4 (30,17,0)-> (33,17,0))                       0.119     2.330
| (CHANX:1070550 L4 length:4 (33,17,0)-> (36,17,0))                       0.119     2.449
| (CHANY:1287957 L4 length:4 (36,17,0)-> (36,14,0))                       0.119     2.568
| (CHANX:1066732 L4 length:4 (37,16,0)-> (40,16,0))                       0.119     2.687
| (CHANX:1066904 L1 length:1 (40,16,0)-> (40,16,0))                       0.061     2.748
| (CHANY:1299800 L4 length:4 (40,17,0)-> (40,20,0))                       0.119     2.867
| (IPIN:419520 side: (RIGHT,) (40,19,0)0))                                0.101     2.967
| (intra 'bram' routing)                                                  0.000     2.967
DATA_OUT_B2[10]_1.ADDR_A2[8] (RS_TDP36K at (40,17))                      -0.000     2.967
data arrival time                                                                   2.967

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.967
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.199


#Path 78
Startpoint: read_addr[0].inpad[0] (.input at (1,10) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[5] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[0].inpad[0] (.input at (1,10))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                                 0.000     0.894
| (CHANY:1185784 L4 length:4 (1,10,0)-> (1,13,0))                         0.119     1.013
| (CHANX:1044186 L4 length:4 (2,11,0)-> (5,11,0))                         0.119     1.132
| (CHANX:1044386 L4 length:4 (5,11,0)-> (8,11,0))                         0.119     1.251
| (CHANY:1206254 L1 length:1 (8,12,0)-> (8,12,0))                         0.061     1.312
| (CHANX:1048702 L4 length:4 (9,12,0)-> (12,12,0))                        0.119     1.431
| (CHANY:1217970 L1 length:1 (12,13,0)-> (12,13,0))                       0.061     1.492
| (CHANX:1053018 L4 length:4 (13,13,0)-> (16,13,0))                       0.119     1.611
| (CHANX:1053218 L4 length:4 (16,13,0)-> (19,13,0))                       0.119     1.730
| (CHANY:1238414 L1 length:1 (19,14,0)-> (19,14,0))                       0.061     1.791
| (CHANX:1057534 L4 length:4 (20,14,0)-> (23,14,0))                       0.119     1.910
| (CHANY:1250130 L1 length:1 (23,15,0)-> (23,15,0))                       0.061     1.970
| (CHANX:1061850 L4 length:4 (24,15,0)-> (27,15,0))                       0.119     2.089
| (CHANY:1261846 L1 length:1 (27,16,0)-> (27,16,0))                       0.061     2.150
| (CHANX:1066166 L4 length:4 (28,16,0)-> (31,16,0))                       0.119     2.269
| (CHANX:1066358 L4 length:4 (31,16,0)-> (34,16,0))                       0.119     2.388
| (CHANX:1066550 L4 length:4 (34,16,0)-> (37,16,0))                       0.119     2.507
| (CHANY:1288150 L4 length:4 (36,17,0)-> (36,20,0))                       0.119     2.626
| (CHANX:1074868 L4 length:4 (37,18,0)-> (40,18,0))                       0.119     2.745
| (CHANY:1299667 L4 length:4 (40,18,0)-> (40,15,0))                       0.119     2.864
| (IPIN:419366 side: (RIGHT,) (40,18,0)0))                                0.101     2.964
| (intra 'bram' routing)                                                  0.000     2.964
DATA_OUT_B2[10]_1.ADDR_A2[5] (RS_TDP36K at (40,17))                      -0.000     2.964
data arrival time                                                                   2.964

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.964
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.196


#Path 79
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.BE_B1[1] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:455279 side: (RIGHT,) (1,20,0)0))                                0.000     0.894
| (CHANY:1186398 L1 length:1 (1,20,0)-> (1,20,0))                        0.061     0.955
| (CHANX:1080750 L4 length:4 (2,20,0)-> (5,20,0))                        0.119     1.074
| (CHANY:1198114 L1 length:1 (5,21,0)-> (5,21,0))                        0.061     1.135
| (CHANX:1085066 L4 length:4 (6,21,0)-> (9,21,0))                        0.119     1.254
| (CHANY:1209577 L4 length:4 (9,21,0)-> (9,18,0))                        0.119     1.373
| (CHANX:1069066 L4 length:4 (10,17,0)-> (13,17,0))                      0.119     1.492
| (CHANY:1218290 L1 length:1 (12,18,0)-> (12,18,0))                      0.061     1.553
| (CHANX:1073338 L4 length:4 (13,18,0)-> (16,18,0))                      0.119     1.672
| (CHANY:1230006 L1 length:1 (16,19,0)-> (16,19,0))                      0.061     1.733
| (CHANX:1077654 L4 length:4 (17,19,0)-> (20,19,0))                      0.119     1.852
| (CHANX:1077846 L4 length:4 (20,19,0)-> (23,19,0))                      0.119     1.970
| (CHANX:1078038 L4 length:4 (23,19,0)-> (26,19,0))                      0.119     2.089
| (CHANX:1078230 L4 length:4 (26,19,0)-> (29,19,0))                      0.119     2.208
| (CHANX:1078422 L4 length:4 (29,19,0)-> (32,19,0))                      0.119     2.327
| (CHANX:1078614 L4 length:4 (32,19,0)-> (35,19,0))                      0.119     2.446
| (CHANX:1078806 L4 length:4 (35,19,0)-> (38,19,0))                      0.119     2.565
| (CHANY:1294138 L1 length:1 (38,20,0)-> (38,20,0))                      0.061     2.626
| (CHANX:1083122 L4 length:4 (39,20,0)-> (42,20,0))                      0.119     2.745
| (CHANY:1299785 L4 length:4 (40,20,0)-> (40,17,0))                      0.119     2.864
| (IPIN:419388 side: (RIGHT,) (40,18,0)0))                               0.101     2.964
| (intra 'bram' routing)                                                 0.000     2.964
DATA_OUT_B2[10]_1.BE_B1[1] (RS_TDP36K at (40,17))                        0.000     2.964
data arrival time                                                                  2.964

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.111     0.783
data required time                                                                 0.783
----------------------------------------------------------------------------------------
data required time                                                                 0.783
data arrival time                                                                 -2.964
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 80
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.BE_B1[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:455279 side: (RIGHT,) (1,20,0)0))                                0.000     0.894
| (CHANY:1186398 L1 length:1 (1,20,0)-> (1,20,0))                        0.061     0.955
| (CHANX:1080750 L4 length:4 (2,20,0)-> (5,20,0))                        0.119     1.074
| (CHANY:1198114 L1 length:1 (5,21,0)-> (5,21,0))                        0.061     1.135
| (CHANX:1085066 L4 length:4 (6,21,0)-> (9,21,0))                        0.119     1.254
| (CHANY:1209577 L4 length:4 (9,21,0)-> (9,18,0))                        0.119     1.373
| (CHANX:1069066 L4 length:4 (10,17,0)-> (13,17,0))                      0.119     1.492
| (CHANY:1218290 L1 length:1 (12,18,0)-> (12,18,0))                      0.061     1.553
| (CHANX:1073338 L4 length:4 (13,18,0)-> (16,18,0))                      0.119     1.672
| (CHANY:1230006 L1 length:1 (16,19,0)-> (16,19,0))                      0.061     1.733
| (CHANX:1077654 L4 length:4 (17,19,0)-> (20,19,0))                      0.119     1.852
| (CHANX:1077846 L4 length:4 (20,19,0)-> (23,19,0))                      0.119     1.970
| (CHANX:1078038 L4 length:4 (23,19,0)-> (26,19,0))                      0.119     2.089
| (CHANX:1078230 L4 length:4 (26,19,0)-> (29,19,0))                      0.119     2.208
| (CHANX:1078422 L4 length:4 (29,19,0)-> (32,19,0))                      0.119     2.327
| (CHANX:1078614 L4 length:4 (32,19,0)-> (35,19,0))                      0.119     2.446
| (CHANX:1078806 L4 length:4 (35,19,0)-> (38,19,0))                      0.119     2.565
| (CHANY:1294138 L1 length:1 (38,20,0)-> (38,20,0))                      0.061     2.626
| (CHANX:1083122 L4 length:4 (39,20,0)-> (42,20,0))                      0.119     2.745
| (CHANY:1299785 L4 length:4 (40,20,0)-> (40,17,0))                      0.119     2.864
| (IPIN:419388 side: (RIGHT,) (40,18,0)0))                               0.101     2.964
| (intra 'bram' routing)                                                 0.000     2.964
DATA_OUT_B2[10]_1.BE_B1[0] (RS_TDP36K at (40,17))                        0.000     2.964
data arrival time                                                                  2.964

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.111     0.783
data required time                                                                 0.783
----------------------------------------------------------------------------------------
data required time                                                                 0.783
data arrival time                                                                 -2.964
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 81
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.BE_B2[0] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:455279 side: (RIGHT,) (1,20,0)0))                                0.000     0.894
| (CHANY:1186398 L1 length:1 (1,20,0)-> (1,20,0))                        0.061     0.955
| (CHANX:1080750 L4 length:4 (2,20,0)-> (5,20,0))                        0.119     1.074
| (CHANY:1198114 L1 length:1 (5,21,0)-> (5,21,0))                        0.061     1.135
| (CHANX:1085066 L4 length:4 (6,21,0)-> (9,21,0))                        0.119     1.254
| (CHANY:1209577 L4 length:4 (9,21,0)-> (9,18,0))                        0.119     1.373
| (CHANX:1069066 L4 length:4 (10,17,0)-> (13,17,0))                      0.119     1.492
| (CHANY:1218290 L1 length:1 (12,18,0)-> (12,18,0))                      0.061     1.553
| (CHANX:1073338 L4 length:4 (13,18,0)-> (16,18,0))                      0.119     1.672
| (CHANY:1230006 L1 length:1 (16,19,0)-> (16,19,0))                      0.061     1.733
| (CHANX:1077654 L4 length:4 (17,19,0)-> (20,19,0))                      0.119     1.852
| (CHANX:1077846 L4 length:4 (20,19,0)-> (23,19,0))                      0.119     1.970
| (CHANX:1078038 L4 length:4 (23,19,0)-> (26,19,0))                      0.119     2.089
| (CHANX:1078230 L4 length:4 (26,19,0)-> (29,19,0))                      0.119     2.208
| (CHANX:1078422 L4 length:4 (29,19,0)-> (32,19,0))                      0.119     2.327
| (CHANX:1078614 L4 length:4 (32,19,0)-> (35,19,0))                      0.119     2.446
| (CHANX:1078806 L4 length:4 (35,19,0)-> (38,19,0))                      0.119     2.565
| (CHANY:1294138 L1 length:1 (38,20,0)-> (38,20,0))                      0.061     2.626
| (CHANX:1083122 L4 length:4 (39,20,0)-> (42,20,0))                      0.119     2.745
| (CHANY:1299785 L4 length:4 (40,20,0)-> (40,17,0))                      0.119     2.864
| (IPIN:419388 side: (RIGHT,) (40,18,0)0))                               0.101     2.964
| (intra 'bram' routing)                                                 0.000     2.964
DATA_OUT_B2[10]_1.BE_B2[0] (RS_TDP36K at (40,17))                        0.000     2.964
data arrival time                                                                  2.964

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.109     0.785
data required time                                                                 0.785
----------------------------------------------------------------------------------------
data required time                                                                 0.785
data arrival time                                                                 -2.964
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.179


#Path 82
Startpoint: we.inpad[0] (.input at (1,20) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.BE_B2[1] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
we.inpad[0] (.input at (1,20))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:455279 side: (RIGHT,) (1,20,0)0))                                0.000     0.894
| (CHANY:1186398 L1 length:1 (1,20,0)-> (1,20,0))                        0.061     0.955
| (CHANX:1080750 L4 length:4 (2,20,0)-> (5,20,0))                        0.119     1.074
| (CHANY:1198114 L1 length:1 (5,21,0)-> (5,21,0))                        0.061     1.135
| (CHANX:1085066 L4 length:4 (6,21,0)-> (9,21,0))                        0.119     1.254
| (CHANY:1209577 L4 length:4 (9,21,0)-> (9,18,0))                        0.119     1.373
| (CHANX:1069066 L4 length:4 (10,17,0)-> (13,17,0))                      0.119     1.492
| (CHANY:1218290 L1 length:1 (12,18,0)-> (12,18,0))                      0.061     1.553
| (CHANX:1073338 L4 length:4 (13,18,0)-> (16,18,0))                      0.119     1.672
| (CHANY:1230006 L1 length:1 (16,19,0)-> (16,19,0))                      0.061     1.733
| (CHANX:1077654 L4 length:4 (17,19,0)-> (20,19,0))                      0.119     1.852
| (CHANX:1077846 L4 length:4 (20,19,0)-> (23,19,0))                      0.119     1.970
| (CHANX:1078038 L4 length:4 (23,19,0)-> (26,19,0))                      0.119     2.089
| (CHANX:1078230 L4 length:4 (26,19,0)-> (29,19,0))                      0.119     2.208
| (CHANX:1078422 L4 length:4 (29,19,0)-> (32,19,0))                      0.119     2.327
| (CHANX:1078614 L4 length:4 (32,19,0)-> (35,19,0))                      0.119     2.446
| (CHANX:1078806 L4 length:4 (35,19,0)-> (38,19,0))                      0.119     2.565
| (CHANY:1294138 L1 length:1 (38,20,0)-> (38,20,0))                      0.061     2.626
| (CHANX:1083122 L4 length:4 (39,20,0)-> (42,20,0))                      0.119     2.745
| (CHANY:1299785 L4 length:4 (40,20,0)-> (40,17,0))                      0.119     2.864
| (IPIN:419388 side: (RIGHT,) (40,18,0)0))                               0.101     2.964
| (intra 'bram' routing)                                                 0.000     2.964
DATA_OUT_B2[10]_1.BE_B2[1] (RS_TDP36K at (40,17))                        0.000     2.964
data arrival time                                                                  2.964

clock write_clock (rise edge)                                            0.000     0.000
clock source latency                                                     0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                  0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.109     0.785
data required time                                                                 0.785
----------------------------------------------------------------------------------------
data required time                                                                 0.785
data arrival time                                                                 -2.964
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.179


#Path 83
Startpoint: write_addr[7].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[7].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:441667 side: (RIGHT,) (1,19,0)0))                                  0.000     0.894
| (CHANY:1186334 L1 length:1 (1,19,0)-> (1,19,0))                          0.061     0.955
| (CHANX:1076686 L4 length:4 (2,19,0)-> (5,19,0))                          0.119     1.074
| (CHANY:1198050 L1 length:1 (5,20,0)-> (5,20,0))                          0.061     1.135
| (CHANX:1081002 L4 length:4 (6,20,0)-> (9,20,0))                          0.119     1.254
| (CHANY:1206834 L1 length:1 (8,21,0)-> (8,21,0))                          0.061     1.315
| (CHANX:1085274 L4 length:4 (9,21,0)-> (12,21,0))                         0.119     1.434
| (CHANY:1218329 L4 length:4 (12,21,0)-> (12,18,0))                        0.119     1.553
| (CHANX:1073340 L4 length:4 (13,18,0)-> (16,18,0))                        0.119     1.672
| (CHANY:1230004 L1 length:1 (16,19,0)-> (16,19,0))                        0.061     1.733
| (CHANX:1077656 L4 length:4 (17,19,0)-> (20,19,0))                        0.119     1.852
| (CHANX:1077852 L4 length:4 (20,19,0)-> (23,19,0))                        0.119     1.970
| (CHANY:1250452 L1 length:1 (23,20,0)-> (23,20,0))                        0.061     2.031
| (CHANX:1082168 L4 length:4 (24,20,0)-> (27,20,0))                        0.119     2.150
| (CHANX:1082298 L4 length:4 (26,20,0)-> (29,20,0))                        0.119     2.269
| (CHANX:1082498 L4 length:4 (29,20,0)-> (32,20,0))                        0.119     2.388
| (CHANY:1276718 L1 length:1 (32,21,0)-> (32,21,0))                        0.061     2.449
| (CHANX:1086814 L4 length:4 (33,21,0)-> (36,21,0))                        0.119     2.568
| (CHANY:1288221 L4 length:4 (36,21,0)-> (36,18,0))                        0.119     2.687
| (CHANX:1078950 L4 length:4 (37,19,0)-> (40,19,0))                        0.119     2.806
| (IPIN:419416 side: (TOP,) (40,19,0)0))                                   0.101     2.907
| (intra 'bram' routing)                                                   0.000     2.907
DATA_OUT_B2[10]_1.ADDR_B2[12] (RS_TDP36K at (40,17))                       0.000     2.907
data arrival time                                                                    2.907

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.907
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.146


#Path 84
Startpoint: write_addr[0].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[0].inpad[0] (.input at (1,15))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:382176 side: (RIGHT,) (1,15,0)0))                                 0.000     0.894
| (CHANY:1186056 L1 length:1 (1,15,0)-> (1,15,0))                         0.061     0.955
| (CHANX:1060452 L4 length:4 (2,15,0)-> (5,15,0))                         0.119     1.074
| (CHANY:1197772 L1 length:1 (5,16,0)-> (5,16,0))                         0.061     1.135
| (CHANX:1064768 L4 length:4 (6,16,0)-> (9,16,0))                         0.119     1.254
| (CHANY:1209488 L1 length:1 (9,17,0)-> (9,17,0))                         0.061     1.315
| (CHANX:1069084 L4 length:4 (10,17,0)-> (13,17,0))                       0.119     1.434
| (CHANY:1221204 L1 length:1 (13,18,0)-> (13,18,0))                       0.061     1.495
| (CHANX:1073400 L4 length:4 (14,18,0)-> (17,18,0))                       0.119     1.614
| (CHANX:1073596 L4 length:4 (17,18,0)-> (20,18,0))                       0.119     1.733
| (CHANY:1241652 L1 length:1 (20,19,0)-> (20,19,0))                       0.061     1.794
| (CHANX:1077912 L4 length:4 (21,19,0)-> (24,19,0))                       0.119     1.913
| (CHANX:1078042 L4 length:4 (23,19,0)-> (26,19,0))                       0.119     2.031
| (CHANY:1259190 L1 length:1 (26,20,0)-> (26,20,0))                       0.061     2.092
| (CHANX:1082358 L4 length:4 (27,20,0)-> (30,20,0))                       0.119     2.211
| (CHANX:1082550 L4 length:4 (30,20,0)-> (33,20,0))                       0.119     2.330
| (CHANX:1082742 L4 length:4 (33,20,0)-> (36,20,0))                       0.119     2.449
| (CHANY:1288149 L4 length:4 (36,20,0)-> (36,17,0))                       0.119     2.568
| (CHANX:1074862 L4 length:4 (37,18,0)-> (40,18,0))                       0.119     2.687
| (CHANY:1299661 L4 length:4 (40,18,0)-> (40,15,0))                       0.119     2.806
| (IPIN:419362 side: (RIGHT,) (40,18,0)0))                                0.101     2.907
| (intra 'bram' routing)                                                  0.000     2.907
DATA_OUT_B2[10]_1.ADDR_B2[5] (RS_TDP36K at (40,17))                      -0.000     2.907
data arrival time                                                                   2.907

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.907
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.146


#Path 85
Startpoint: write_addr[7].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[12] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[7].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:441667 side: (RIGHT,) (1,19,0)0))                                  0.000     0.894
| (CHANY:1186334 L1 length:1 (1,19,0)-> (1,19,0))                          0.061     0.955
| (CHANX:1076686 L4 length:4 (2,19,0)-> (5,19,0))                          0.119     1.074
| (CHANY:1198050 L1 length:1 (5,20,0)-> (5,20,0))                          0.061     1.135
| (CHANX:1081002 L4 length:4 (6,20,0)-> (9,20,0))                          0.119     1.254
| (CHANY:1206834 L1 length:1 (8,21,0)-> (8,21,0))                          0.061     1.315
| (CHANX:1085274 L4 length:4 (9,21,0)-> (12,21,0))                         0.119     1.434
| (CHANY:1218329 L4 length:4 (12,21,0)-> (12,18,0))                        0.119     1.553
| (CHANX:1073340 L4 length:4 (13,18,0)-> (16,18,0))                        0.119     1.672
| (CHANY:1230004 L1 length:1 (16,19,0)-> (16,19,0))                        0.061     1.733
| (CHANX:1077656 L4 length:4 (17,19,0)-> (20,19,0))                        0.119     1.852
| (CHANX:1077852 L4 length:4 (20,19,0)-> (23,19,0))                        0.119     1.970
| (CHANY:1250452 L1 length:1 (23,20,0)-> (23,20,0))                        0.061     2.031
| (CHANX:1082168 L4 length:4 (24,20,0)-> (27,20,0))                        0.119     2.150
| (CHANX:1082298 L4 length:4 (26,20,0)-> (29,20,0))                        0.119     2.269
| (CHANX:1082498 L4 length:4 (29,20,0)-> (32,20,0))                        0.119     2.388
| (CHANY:1276718 L1 length:1 (32,21,0)-> (32,21,0))                        0.061     2.449
| (CHANX:1086814 L4 length:4 (33,21,0)-> (36,21,0))                        0.119     2.568
| (CHANY:1288221 L4 length:4 (36,21,0)-> (36,18,0))                        0.119     2.687
| (CHANX:1078950 L4 length:4 (37,19,0)-> (40,19,0))                        0.119     2.806
| (IPIN:419432 side: (TOP,) (40,19,0)0))                                   0.101     2.907
| (intra 'bram' routing)                                                   0.000     2.907
DATA_OUT_B2[10]_1.ADDR_B1[12] (RS_TDP36K at (40,17))                       0.000     2.907
data arrival time                                                                    2.907

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.907
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.142


#Path 86
Startpoint: write_addr[0].inpad[0] (.input at (1,15) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[5] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[0].inpad[0] (.input at (1,15))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:382176 side: (RIGHT,) (1,15,0)0))                                 0.000     0.894
| (CHANY:1186056 L1 length:1 (1,15,0)-> (1,15,0))                         0.061     0.955
| (CHANX:1060452 L4 length:4 (2,15,0)-> (5,15,0))                         0.119     1.074
| (CHANY:1197772 L1 length:1 (5,16,0)-> (5,16,0))                         0.061     1.135
| (CHANX:1064768 L4 length:4 (6,16,0)-> (9,16,0))                         0.119     1.254
| (CHANY:1209488 L1 length:1 (9,17,0)-> (9,17,0))                         0.061     1.315
| (CHANX:1069084 L4 length:4 (10,17,0)-> (13,17,0))                       0.119     1.434
| (CHANY:1221204 L1 length:1 (13,18,0)-> (13,18,0))                       0.061     1.495
| (CHANX:1073400 L4 length:4 (14,18,0)-> (17,18,0))                       0.119     1.614
| (CHANX:1073596 L4 length:4 (17,18,0)-> (20,18,0))                       0.119     1.733
| (CHANY:1241652 L1 length:1 (20,19,0)-> (20,19,0))                       0.061     1.794
| (CHANX:1077912 L4 length:4 (21,19,0)-> (24,19,0))                       0.119     1.913
| (CHANX:1078042 L4 length:4 (23,19,0)-> (26,19,0))                       0.119     2.031
| (CHANY:1259190 L1 length:1 (26,20,0)-> (26,20,0))                       0.061     2.092
| (CHANX:1082358 L4 length:4 (27,20,0)-> (30,20,0))                       0.119     2.211
| (CHANX:1082550 L4 length:4 (30,20,0)-> (33,20,0))                       0.119     2.330
| (CHANX:1082742 L4 length:4 (33,20,0)-> (36,20,0))                       0.119     2.449
| (CHANY:1288149 L4 length:4 (36,20,0)-> (36,17,0))                       0.119     2.568
| (CHANX:1074862 L4 length:4 (37,18,0)-> (40,18,0))                       0.119     2.687
| (CHANY:1299661 L4 length:4 (40,18,0)-> (40,15,0))                       0.119     2.806
| (IPIN:419362 side: (RIGHT,) (40,18,0)0))                                0.101     2.907
| (intra 'bram' routing)                                                  0.000     2.907
DATA_OUT_B2[10]_1.ADDR_B1[5] (RS_TDP36K at (40,17))                      -0.000     2.907
data arrival time                                                                   2.907

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.907
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.142


#Path 87
Startpoint: read_addr[2].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[7] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[2].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:317664 side: (RIGHT,) (1,11,0)0))                                 0.000     0.894
| (CHANY:1185800 L1 length:1 (1,11,0)-> (1,11,0))                         0.061     0.955
| (CHANX:1044196 L4 length:4 (2,11,0)-> (5,11,0))                         0.119     1.074
| (CHANY:1197516 L1 length:1 (5,12,0)-> (5,12,0))                         0.061     1.135
| (CHANX:1048512 L4 length:4 (6,12,0)-> (9,12,0))                         0.119     1.254
| (CHANY:1209232 L1 length:1 (9,13,0)-> (9,13,0))                         0.061     1.315
| (CHANX:1052828 L4 length:4 (10,13,0)-> (13,13,0))                       0.119     1.434
| (CHANY:1220948 L1 length:1 (13,14,0)-> (13,14,0))                       0.061     1.495
| (CHANX:1057144 L4 length:4 (14,14,0)-> (17,14,0))                       0.119     1.614
| (CHANX:1057340 L4 length:4 (17,14,0)-> (20,14,0))                       0.119     1.733
| (CHANY:1241396 L1 length:1 (20,15,0)-> (20,15,0))                       0.061     1.794
| (CHANX:1061656 L4 length:4 (21,15,0)-> (24,15,0))                       0.119     1.913
| (CHANX:1061852 L4 length:4 (24,15,0)-> (27,15,0))                       0.119     2.031
| (CHANY:1261844 L1 length:1 (27,16,0)-> (27,16,0))                       0.061     2.092
| (CHANX:1066168 L4 length:4 (28,16,0)-> (31,16,0))                       0.119     2.211
| (CHANX:1066364 L4 length:4 (31,16,0)-> (34,16,0))                       0.119     2.330
| (CHANY:1282292 L1 length:1 (34,17,0)-> (34,17,0))                       0.061     2.391
| (CHANX:1070680 L4 length:4 (35,17,0)-> (38,17,0))                       0.119     2.510
| (CHANY:1294008 L1 length:1 (38,18,0)-> (38,18,0))                       0.061     2.571
| (CHANX:1074996 L4 length:4 (39,18,0)-> (42,18,0))                       0.119     2.690
| (CHANY:1299663 L4 length:4 (40,18,0)-> (40,15,0))                       0.119     2.809
| (IPIN:419382 side: (RIGHT,) (40,18,0)0))                                0.101     2.910
| (intra 'bram' routing)                                                  0.000     2.910
DATA_OUT_B2[10]_1.ADDR_A2[7] (RS_TDP36K at (40,17))                      -0.000     2.910
data arrival time                                                                   2.910

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.125     0.769
data required time                                                                  0.769
-----------------------------------------------------------------------------------------
data required time                                                                  0.769
data arrival time                                                                  -2.910
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.141


#Path 88
Startpoint: read_addr[6].inpad[0] (.input at (1,14) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[11] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[6].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:363543 side: (RIGHT,) (1,14,0)0))                                  0.000     0.894
| (CHANY:1186014 L1 length:1 (1,14,0)-> (1,14,0))                          0.061     0.955
| (CHANX:1056366 L4 length:4 (2,14,0)-> (5,14,0))                          0.119     1.074
| (CHANY:1197730 L1 length:1 (5,15,0)-> (5,15,0))                          0.061     1.135
| (CHANX:1060682 L4 length:4 (6,15,0)-> (9,15,0))                          0.119     1.254
| (CHANY:1206514 L1 length:1 (8,16,0)-> (8,16,0))                          0.061     1.315
| (CHANX:1064954 L4 length:4 (9,16,0)-> (12,16,0))                         0.119     1.434
| (CHANY:1218230 L1 length:1 (12,17,0)-> (12,17,0))                        0.061     1.495
| (CHANX:1069270 L4 length:4 (13,17,0)-> (16,17,0))                        0.119     1.614
| (CHANX:1069462 L4 length:4 (16,17,0)-> (19,17,0))                        0.119     1.733
| (CHANX:1069654 L4 length:4 (19,17,0)-> (22,17,0))                        0.119     1.852
| (CHANX:1069846 L4 length:4 (22,17,0)-> (25,17,0))                        0.119     1.970
| (CHANX:1070038 L4 length:4 (25,17,0)-> (28,17,0))                        0.119     2.089
| (CHANX:1070230 L4 length:4 (28,17,0)-> (31,17,0))                        0.119     2.208
| (CHANX:1070422 L4 length:4 (31,17,0)-> (34,17,0))                        0.119     2.327
| (CHANX:1070548 L4 length:4 (33,17,0)-> (36,17,0))                        0.119     2.446
| (CHANY:1287955 L4 length:4 (36,17,0)-> (36,14,0))                        0.119     2.565
| (CHANX:1062664 L4 length:4 (37,15,0)-> (40,15,0))                        0.119     2.684
| (CHANY:1299720 L4 length:4 (40,16,0)-> (40,19,0))                        0.119     2.803
| (IPIN:419529 side: (RIGHT,) (40,19,0)0))                                 0.101     2.903
| (intra 'bram' routing)                                                   0.000     2.903
DATA_OUT_B2[10]_1.ADDR_A2[11] (RS_TDP36K at (40,17))                       0.000     2.903
data arrival time                                                                    2.903

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.125     0.769
data required time                                                                   0.769
------------------------------------------------------------------------------------------
data required time                                                                   0.769
data arrival time                                                                   -2.903
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.135


#Path 89
Startpoint: read_addr[1].inpad[0] (.input at (1,11) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[1].inpad[0] (.input at (1,11))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0)0))                                 0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0)-> (1,11,0))                         0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0)-> (5,11,0))                         0.119     1.074
| (CHANY:1197538 L1 length:1 (5,12,0)-> (5,12,0))                         0.061     1.135
| (CHANX:1048490 L4 length:4 (6,12,0)-> (9,12,0))                         0.119     1.254
| (CHANY:1206322 L1 length:1 (8,13,0)-> (8,13,0))                         0.061     1.315
| (CHANX:1052762 L4 length:4 (9,13,0)-> (12,13,0))                        0.119     1.434
| (CHANY:1218038 L1 length:1 (12,14,0)-> (12,14,0))                       0.061     1.495
| (CHANX:1057078 L4 length:4 (13,14,0)-> (16,14,0))                       0.119     1.614
| (CHANY:1229754 L1 length:1 (16,15,0)-> (16,15,0))                       0.061     1.675
| (CHANX:1061394 L4 length:4 (17,15,0)-> (20,15,0))                       0.119     1.794
| (CHANX:1061578 L4 length:4 (20,15,0)-> (23,15,0))                       0.119     1.913
| (CHANY:1247282 L1 length:1 (22,16,0)-> (22,16,0))                       0.061     1.974
| (CHANX:1065850 L4 length:4 (23,16,0)-> (26,16,0))                       0.119     2.092
| (CHANX:1066050 L4 length:4 (26,16,0)-> (29,16,0))                       0.119     2.211
| (CHANY:1267726 L1 length:1 (29,17,0)-> (29,17,0))                       0.061     2.272
| (CHANX:1070366 L4 length:4 (30,17,0)-> (33,17,0))                       0.119     2.391
| (CHANY:1279442 L1 length:1 (33,18,0)-> (33,18,0))                       0.061     2.452
| (CHANX:1074682 L4 length:4 (34,18,0)-> (37,18,0))                       0.119     2.571
| (CHANX:1074882 L4 length:4 (37,18,0)-> (40,18,0))                       0.119     2.690
| (IPIN:419342 side: (TOP,) (40,18,0)0))                                  0.101     2.791
| (intra 'bram' routing)                                                  0.000     2.791
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (40,17))                      -0.000     2.791
data arrival time                                                                   2.791

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.791
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.108


#Path 90
Startpoint: write_addr[5].inpad[0] (.input at (1,18) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[5].inpad[0] (.input at (1,18))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:428055 side: (RIGHT,) (1,18,0)0))                                  0.000     0.894
| (CHANY:1186111 L4 length:4 (1,18,0)-> (1,15,0))                          0.119     1.013
| (CHANX:1056384 L4 length:4 (2,14,0)-> (5,14,0))                          0.119     1.132
| (CHANY:1197712 L1 length:1 (5,15,0)-> (5,15,0))                          0.061     1.193
| (CHANX:1060700 L4 length:4 (6,15,0)-> (9,15,0))                          0.119     1.312
| (CHANY:1209428 L1 length:1 (9,16,0)-> (9,16,0))                          0.061     1.373
| (CHANX:1065016 L4 length:4 (10,16,0)-> (13,16,0))                        0.119     1.492
| (CHANY:1221144 L1 length:1 (13,17,0)-> (13,17,0))                        0.061     1.553
| (CHANX:1069332 L4 length:4 (14,17,0)-> (17,17,0))                        0.119     1.672
| (CHANY:1232860 L1 length:1 (17,18,0)-> (17,18,0))                        0.061     1.733
| (CHANX:1073648 L4 length:4 (18,18,0)-> (21,18,0))                        0.119     1.852
| (CHANY:1244576 L1 length:1 (21,19,0)-> (21,19,0))                        0.061     1.913
| (CHANX:1077964 L4 length:4 (22,19,0)-> (25,19,0))                        0.119     2.031
| (CHANY:1256292 L1 length:1 (25,20,0)-> (25,20,0))                        0.061     2.092
| (CHANX:1082280 L4 length:4 (26,20,0)-> (29,20,0))                        0.119     2.211
| (CHANY:1267943 L1 length:1 (29,20,0)-> (29,20,0))                        0.061     2.272
| (CHANX:1078472 L4 length:4 (30,19,0)-> (33,19,0))                        0.119     2.391
| (CHANY:1279527 L1 length:1 (33,19,0)-> (33,19,0))                        0.061     2.452
| (CHANX:1074664 L4 length:4 (34,18,0)-> (37,18,0))                        0.119     2.571
| (CHANY:1288236 L1 length:1 (36,19,0)-> (36,19,0))                        0.061     2.632
| (CHANX:1078944 L4 length:4 (37,19,0)-> (40,19,0))                        0.119     2.751
| (IPIN:419412 side: (TOP,) (40,19,0)0))                                   0.101     2.852
| (intra 'bram' routing)                                                   0.000     2.852
DATA_OUT_B2[10]_1.ADDR_B2[10] (RS_TDP36K at (40,17))                      -0.000     2.852
data arrival time                                                                    2.852

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.852
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.091


#Path 91
Startpoint: write_addr[5].inpad[0] (.input at (1,18) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[10] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[5].inpad[0] (.input at (1,18))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:428055 side: (RIGHT,) (1,18,0)0))                                  0.000     0.894
| (CHANY:1186111 L4 length:4 (1,18,0)-> (1,15,0))                          0.119     1.013
| (CHANX:1056384 L4 length:4 (2,14,0)-> (5,14,0))                          0.119     1.132
| (CHANY:1197712 L1 length:1 (5,15,0)-> (5,15,0))                          0.061     1.193
| (CHANX:1060700 L4 length:4 (6,15,0)-> (9,15,0))                          0.119     1.312
| (CHANY:1209428 L1 length:1 (9,16,0)-> (9,16,0))                          0.061     1.373
| (CHANX:1065016 L4 length:4 (10,16,0)-> (13,16,0))                        0.119     1.492
| (CHANY:1221144 L1 length:1 (13,17,0)-> (13,17,0))                        0.061     1.553
| (CHANX:1069332 L4 length:4 (14,17,0)-> (17,17,0))                        0.119     1.672
| (CHANY:1232860 L1 length:1 (17,18,0)-> (17,18,0))                        0.061     1.733
| (CHANX:1073648 L4 length:4 (18,18,0)-> (21,18,0))                        0.119     1.852
| (CHANY:1244576 L1 length:1 (21,19,0)-> (21,19,0))                        0.061     1.913
| (CHANX:1077964 L4 length:4 (22,19,0)-> (25,19,0))                        0.119     2.031
| (CHANY:1256292 L1 length:1 (25,20,0)-> (25,20,0))                        0.061     2.092
| (CHANX:1082280 L4 length:4 (26,20,0)-> (29,20,0))                        0.119     2.211
| (CHANY:1267943 L1 length:1 (29,20,0)-> (29,20,0))                        0.061     2.272
| (CHANX:1078472 L4 length:4 (30,19,0)-> (33,19,0))                        0.119     2.391
| (CHANY:1279527 L1 length:1 (33,19,0)-> (33,19,0))                        0.061     2.452
| (CHANX:1074664 L4 length:4 (34,18,0)-> (37,18,0))                        0.119     2.571
| (CHANY:1288236 L1 length:1 (36,19,0)-> (36,19,0))                        0.061     2.632
| (CHANX:1078944 L4 length:4 (37,19,0)-> (40,19,0))                        0.119     2.751
| (IPIN:419412 side: (TOP,) (40,19,0)0))                                   0.101     2.852
| (intra 'bram' routing)                                                   0.000     2.852
DATA_OUT_B2[10]_1.ADDR_B1[10] (RS_TDP36K at (40,17))                      -0.000     2.852
data arrival time                                                                    2.852

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.852
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.088


#Path 92
Startpoint: write_addr[8].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[8].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:441656 side: (RIGHT,) (1,19,0)0))                                  0.000     0.894
| (CHANY:1186312 L1 length:1 (1,19,0)-> (1,19,0))                          0.061     0.955
| (CHANX:1076708 L4 length:4 (2,19,0)-> (5,19,0))                          0.119     1.074
| (CHANY:1198028 L1 length:1 (5,20,0)-> (5,20,0))                          0.061     1.135
| (CHANX:1081024 L4 length:4 (6,20,0)-> (9,20,0))                          0.119     1.254
| (CHANY:1209744 L1 length:1 (9,21,0)-> (9,21,0))                          0.061     1.315
| (CHANX:1085340 L4 length:4 (10,21,0)-> (13,21,0))                        0.119     1.434
| (CHANY:1221460 L1 length:1 (13,22,0)-> (13,22,0))                        0.061     1.495
| (CHANX:1089656 L4 length:4 (14,22,0)-> (17,22,0))                        0.119     1.614
| (CHANY:1232951 L4 length:4 (17,22,0)-> (17,19,0))                        0.119     1.733
| (CHANX:1077718 L4 length:4 (18,19,0)-> (21,19,0))                        0.119     1.852
| (CHANX:1077910 L4 length:4 (21,19,0)-> (24,19,0))                        0.119     1.970
| (CHANX:1078102 L4 length:4 (24,19,0)-> (27,19,0))                        0.119     2.089
| (CHANX:1078294 L4 length:4 (27,19,0)-> (30,19,0))                        0.119     2.208
| (CHANX:1078486 L4 length:4 (30,19,0)-> (33,19,0))                        0.119     2.327
| (CHANX:1078678 L4 length:4 (33,19,0)-> (36,19,0))                        0.119     2.446
| (CHANY:1288314 L1 length:1 (36,20,0)-> (36,20,0))                        0.061     2.507
| (CHANX:1082994 L4 length:4 (37,20,0)-> (40,20,0))                        0.119     2.626
| (CHANY:1299793 L4 length:4 (40,20,0)-> (40,17,0))                        0.119     2.745
| (IPIN:419527 side: (RIGHT,) (40,19,0)0))                                 0.101     2.846
| (intra 'bram' routing)                                                   0.000     2.846
DATA_OUT_B2[10]_1.ADDR_B2[13] (RS_TDP36K at (40,17))                       0.000     2.846
data arrival time                                                                    2.846

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.133     0.761
data required time                                                                   0.761
------------------------------------------------------------------------------------------
data required time                                                                   0.761
data arrival time                                                                   -2.846
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.085


#Path 93
Startpoint: write_addr[8].inpad[0] (.input at (1,19) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[13] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
write_addr[8].inpad[0] (.input at (1,19))                                  0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:441656 side: (RIGHT,) (1,19,0)0))                                  0.000     0.894
| (CHANY:1186312 L1 length:1 (1,19,0)-> (1,19,0))                          0.061     0.955
| (CHANX:1076708 L4 length:4 (2,19,0)-> (5,19,0))                          0.119     1.074
| (CHANY:1198028 L1 length:1 (5,20,0)-> (5,20,0))                          0.061     1.135
| (CHANX:1081024 L4 length:4 (6,20,0)-> (9,20,0))                          0.119     1.254
| (CHANY:1209744 L1 length:1 (9,21,0)-> (9,21,0))                          0.061     1.315
| (CHANX:1085340 L4 length:4 (10,21,0)-> (13,21,0))                        0.119     1.434
| (CHANY:1221460 L1 length:1 (13,22,0)-> (13,22,0))                        0.061     1.495
| (CHANX:1089656 L4 length:4 (14,22,0)-> (17,22,0))                        0.119     1.614
| (CHANY:1232951 L4 length:4 (17,22,0)-> (17,19,0))                        0.119     1.733
| (CHANX:1077718 L4 length:4 (18,19,0)-> (21,19,0))                        0.119     1.852
| (CHANX:1077910 L4 length:4 (21,19,0)-> (24,19,0))                        0.119     1.970
| (CHANX:1078102 L4 length:4 (24,19,0)-> (27,19,0))                        0.119     2.089
| (CHANX:1078294 L4 length:4 (27,19,0)-> (30,19,0))                        0.119     2.208
| (CHANX:1078486 L4 length:4 (30,19,0)-> (33,19,0))                        0.119     2.327
| (CHANX:1078678 L4 length:4 (33,19,0)-> (36,19,0))                        0.119     2.446
| (CHANY:1288314 L1 length:1 (36,20,0)-> (36,20,0))                        0.061     2.507
| (CHANX:1082994 L4 length:4 (37,20,0)-> (40,20,0))                        0.119     2.626
| (CHANY:1299793 L4 length:4 (40,20,0)-> (40,17,0))                        0.119     2.745
| (IPIN:419527 side: (RIGHT,) (40,19,0)0))                                 0.101     2.846
| (intra 'bram' routing)                                                   0.000     2.846
DATA_OUT_B2[10]_1.ADDR_B1[13] (RS_TDP36K at (40,17))                       0.000     2.846
data arrival time                                                                    2.846

clock write_clock (rise edge)                                              0.000     0.000
clock source latency                                                       0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                    0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.130     0.764
data required time                                                                   0.764
------------------------------------------------------------------------------------------
data required time                                                                   0.764
data arrival time                                                                   -2.846
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.082


#Path 94
Startpoint: write_addr[2].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[2].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:395788 side: (RIGHT,) (1,16,0)0))                                 0.000     0.894
| (CHANY:1185977 L4 length:4 (1,16,0)-> (1,13,0))                         0.119     1.013
| (CHANX:1056378 L4 length:4 (2,14,0)-> (5,14,0))                         0.119     1.132
| (CHANY:1197718 L1 length:1 (5,15,0)-> (5,15,0))                         0.061     1.193
| (CHANX:1060694 L4 length:4 (6,15,0)-> (9,15,0))                         0.119     1.312
| (CHANX:1060886 L4 length:4 (9,15,0)-> (12,15,0))                        0.119     1.431
| (CHANX:1061078 L4 length:4 (12,15,0)-> (15,15,0))                       0.119     1.550
| (CHANX:1061270 L4 length:4 (15,15,0)-> (18,15,0))                       0.119     1.669
| (CHANX:1061462 L4 length:4 (18,15,0)-> (21,15,0))                       0.119     1.788
| (CHANX:1061654 L4 length:4 (21,15,0)-> (24,15,0))                       0.119     1.907
| (CHANX:1061846 L4 length:4 (24,15,0)-> (27,15,0))                       0.119     2.025
| (CHANX:1062038 L4 length:4 (27,15,0)-> (30,15,0))                       0.119     2.144
| (CHANX:1062230 L4 length:4 (30,15,0)-> (33,15,0))                       0.119     2.263
| (CHANX:1062422 L4 length:4 (33,15,0)-> (36,15,0))                       0.119     2.382
| (CHANX:1062614 L4 length:4 (36,15,0)-> (39,15,0))                       0.119     2.501
| (CHANX:1062740 L4 length:4 (38,15,0)-> (41,15,0))                       0.119     2.620
| (CHANY:1299728 L4 length:4 (40,16,0)-> (40,19,0))                       0.119     2.739
| (IPIN:419380 side: (RIGHT,) (40,18,0)0))                                0.101     2.840
| (intra 'bram' routing)                                                  0.000     2.840
DATA_OUT_B2[10]_1.ADDR_B2[7] (RS_TDP36K at (40,17))                       0.000     2.840
data arrival time                                                                   2.840

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.840
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.079


#Path 95
Startpoint: write_addr[2].inpad[0] (.input at (1,16) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[7] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[2].inpad[0] (.input at (1,16))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:395788 side: (RIGHT,) (1,16,0)0))                                 0.000     0.894
| (CHANY:1185977 L4 length:4 (1,16,0)-> (1,13,0))                         0.119     1.013
| (CHANX:1056378 L4 length:4 (2,14,0)-> (5,14,0))                         0.119     1.132
| (CHANY:1197718 L1 length:1 (5,15,0)-> (5,15,0))                         0.061     1.193
| (CHANX:1060694 L4 length:4 (6,15,0)-> (9,15,0))                         0.119     1.312
| (CHANX:1060886 L4 length:4 (9,15,0)-> (12,15,0))                        0.119     1.431
| (CHANX:1061078 L4 length:4 (12,15,0)-> (15,15,0))                       0.119     1.550
| (CHANX:1061270 L4 length:4 (15,15,0)-> (18,15,0))                       0.119     1.669
| (CHANX:1061462 L4 length:4 (18,15,0)-> (21,15,0))                       0.119     1.788
| (CHANX:1061654 L4 length:4 (21,15,0)-> (24,15,0))                       0.119     1.907
| (CHANX:1061846 L4 length:4 (24,15,0)-> (27,15,0))                       0.119     2.025
| (CHANX:1062038 L4 length:4 (27,15,0)-> (30,15,0))                       0.119     2.144
| (CHANX:1062230 L4 length:4 (30,15,0)-> (33,15,0))                       0.119     2.263
| (CHANX:1062422 L4 length:4 (33,15,0)-> (36,15,0))                       0.119     2.382
| (CHANX:1062614 L4 length:4 (36,15,0)-> (39,15,0))                       0.119     2.501
| (CHANX:1062740 L4 length:4 (38,15,0)-> (41,15,0))                       0.119     2.620
| (CHANY:1299728 L4 length:4 (40,16,0)-> (40,19,0))                       0.119     2.739
| (IPIN:419380 side: (RIGHT,) (40,18,0)0))                                0.101     2.840
| (intra 'bram' routing)                                                  0.000     2.840
DATA_OUT_B2[10]_1.ADDR_B1[7] (RS_TDP36K at (40,17))                       0.000     2.840
data arrival time                                                                   2.840

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.840
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.075


#Path 96
Startpoint: read_addr[7].inpad[0] (.input at (1,14) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[12] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[7].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:363532 side: (RIGHT,) (1,14,0)0))                                  0.000     0.894
| (CHANY:1185992 L1 length:1 (1,14,0)-> (1,14,0))                          0.061     0.955
| (CHANX:1056388 L4 length:4 (2,14,0)-> (5,14,0))                          0.119     1.074
| (CHANY:1197708 L1 length:1 (5,15,0)-> (5,15,0))                          0.061     1.135
| (CHANX:1060704 L4 length:4 (6,15,0)-> (9,15,0))                          0.119     1.254
| (CHANY:1209424 L1 length:1 (9,16,0)-> (9,16,0))                          0.061     1.315
| (CHANX:1065020 L4 length:4 (10,16,0)-> (13,16,0))                        0.119     1.434
| (CHANY:1221140 L1 length:1 (13,17,0)-> (13,17,0))                        0.061     1.495
| (CHANX:1069336 L4 length:4 (14,17,0)-> (17,17,0))                        0.119     1.614
| (CHANY:1232856 L1 length:1 (17,18,0)-> (17,18,0))                        0.061     1.675
| (CHANX:1073652 L4 length:4 (18,18,0)-> (21,18,0))                        0.119     1.794
| (CHANX:1073840 L4 length:4 (21,18,0)-> (24,18,0))                        0.119     1.913
| (CHANY:1253312 L1 length:1 (24,19,0)-> (24,19,0))                        0.061     1.974
| (CHANX:1078156 L4 length:4 (25,19,0)-> (28,19,0))                        0.119     2.092
| (CHANY:1265028 L1 length:1 (28,20,0)-> (28,20,0))                        0.061     2.153
| (CHANX:1082472 L4 length:4 (29,20,0)-> (32,20,0))                        0.119     2.272
| (CHANY:1276679 L1 length:1 (32,20,0)-> (32,20,0))                        0.061     2.333
| (CHANX:1078664 L4 length:4 (33,19,0)-> (36,19,0))                        0.119     2.452
| (CHANY:1288263 L1 length:1 (36,19,0)-> (36,19,0))                        0.061     2.513
| (CHANX:1074856 L4 length:4 (37,18,0)-> (40,18,0))                        0.119     2.632
| (IPIN:419338 side: (TOP,) (40,18,0)0))                                   0.101     2.733
| (intra 'bram' routing)                                                   0.000     2.733
DATA_OUT_B2[10]_1.ADDR_A1[12] (RS_TDP36K at (40,17))                      -0.000     2.733
data arrival time                                                                    2.733

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.733
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.050


#Path 97
Startpoint: read_addr[5].inpad[0] (.input at (1,13) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
read_addr[5].inpad[0] (.input at (1,13))                                   0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:349925 side: (RIGHT,) (1,13,0)0))                                  0.000     0.894
| (CHANY:1185938 L1 length:1 (1,13,0)-> (1,13,0))                          0.061     0.955
| (CHANX:1052314 L4 length:4 (2,13,0)-> (5,13,0))                          0.119     1.074
| (CHANX:1052514 L4 length:4 (5,13,0)-> (8,13,0))                          0.119     1.193
| (CHANY:1206382 L1 length:1 (8,14,0)-> (8,14,0))                          0.061     1.254
| (CHANX:1056830 L4 length:4 (9,14,0)-> (12,14,0))                         0.119     1.373
| (CHANY:1218098 L1 length:1 (12,15,0)-> (12,15,0))                        0.061     1.434
| (CHANX:1061146 L4 length:4 (13,15,0)-> (16,15,0))                        0.119     1.553
| (CHANX:1061346 L4 length:4 (16,15,0)-> (19,15,0))                        0.119     1.672
| (CHANY:1238542 L1 length:1 (19,16,0)-> (19,16,0))                        0.061     1.733
| (CHANX:1065662 L4 length:4 (20,16,0)-> (23,16,0))                        0.119     1.852
| (CHANY:1250258 L1 length:1 (23,17,0)-> (23,17,0))                        0.061     1.913
| (CHANX:1069978 L4 length:4 (24,17,0)-> (27,17,0))                        0.119     2.031
| (CHANY:1261974 L1 length:1 (27,18,0)-> (27,18,0))                        0.061     2.092
| (CHANX:1074294 L4 length:4 (28,18,0)-> (31,18,0))                        0.119     2.211
| (CHANX:1074486 L4 length:4 (31,18,0)-> (34,18,0))                        0.119     2.330
| (CHANX:1074678 L4 length:4 (34,18,0)-> (37,18,0))                        0.119     2.449
| (CHANY:1291162 L1 length:1 (37,19,0)-> (37,19,0))                        0.061     2.510
| (CHANX:1078994 L4 length:4 (38,19,0)-> (41,19,0))                        0.119     2.629
| (IPIN:419415 side: (TOP,) (40,19,0)0))                                   0.101     2.730
| (intra 'bram' routing)                                                   0.000     2.730
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (40,17))                       0.000     2.730
data arrival time                                                                    2.730

clock read_clock (rise edge)                                               0.000     0.000
clock source latency                                                       0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                     0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -2.730
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.047


#Path 98
Startpoint: read_addr[4].inpad[0] (.input at (1,12) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (40,17) clocked by read_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
read_addr[4].inpad[0] (.input at (1,12))                                  0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:336308 side: (RIGHT,) (1,12,0)0))                                 0.000     0.894
| (CHANY:1185912 L4 length:4 (1,12,0)-> (1,15,0))                         0.119     1.013
| (CHANX:1056380 L4 length:4 (2,14,0)-> (5,14,0))                         0.119     1.132
| (CHANY:1197716 L1 length:1 (5,15,0)-> (5,15,0))                         0.061     1.193
| (CHANX:1060696 L4 length:4 (6,15,0)-> (9,15,0))                         0.119     1.312
| (CHANX:1060892 L4 length:4 (9,15,0)-> (12,15,0))                        0.119     1.431
| (CHANY:1218164 L1 length:1 (12,16,0)-> (12,16,0))                       0.061     1.492
| (CHANX:1065208 L4 length:4 (13,16,0)-> (16,16,0))                       0.119     1.611
| (CHANX:1065404 L4 length:4 (16,16,0)-> (19,16,0))                       0.119     1.730
| (CHANY:1238612 L1 length:1 (19,17,0)-> (19,17,0))                       0.061     1.791
| (CHANX:1069720 L4 length:4 (20,17,0)-> (23,17,0))                       0.119     1.910
| (CHANX:1069916 L4 length:4 (23,17,0)-> (26,17,0))                       0.119     2.028
| (CHANY:1259060 L1 length:1 (26,18,0)-> (26,18,0))                       0.061     2.089
| (CHANX:1074232 L4 length:4 (27,18,0)-> (30,18,0))                       0.119     2.208
| (CHANX:1074428 L4 length:4 (30,18,0)-> (33,18,0))                       0.119     2.327
| (CHANY:1279508 L1 length:1 (33,19,0)-> (33,19,0))                       0.061     2.388
| (CHANX:1078744 L4 length:4 (34,19,0)-> (37,19,0))                       0.119     2.507
| (CHANX:1078940 L4 length:4 (37,19,0)-> (40,19,0))                       0.119     2.626
| (IPIN:419428 side: (TOP,) (40,19,0)0))                                  0.101     2.727
| (intra 'bram' routing)                                                  0.000     2.727
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (40,17))                      -0.000     2.727
data arrival time                                                                   2.727

clock read_clock (rise edge)                                              0.000     0.000
clock source latency                                                      0.000     0.000
read_clock.inpad[0] (.input at (1,20))                                    0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -2.727
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.044


#Path 99
Startpoint: write_addr[3].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[3].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:409411 side: (RIGHT,) (1,17,0)0))                                 0.000     0.894
| (CHANY:1186206 L1 length:1 (1,17,0)-> (1,17,0))                         0.061     0.955
| (CHANX:1068558 L4 length:4 (2,17,0)-> (5,17,0))                         0.119     1.074
| (CHANY:1197922 L1 length:1 (5,18,0)-> (5,18,0))                         0.061     1.135
| (CHANX:1072874 L4 length:4 (6,18,0)-> (9,18,0))                         0.119     1.254
| (CHANY:1206706 L1 length:1 (8,19,0)-> (8,19,0))                         0.061     1.315
| (CHANX:1077146 L4 length:4 (9,19,0)-> (12,19,0))                        0.119     1.434
| (CHANY:1218422 L1 length:1 (12,20,0)-> (12,20,0))                       0.061     1.495
| (CHANX:1081462 L4 length:4 (13,20,0)-> (16,20,0))                       0.119     1.614
| (CHANX:1081654 L4 length:4 (16,20,0)-> (19,20,0))                       0.119     1.733
| (CHANX:1081846 L4 length:4 (19,20,0)-> (22,20,0))                       0.119     1.852
| (CHANX:1082038 L4 length:4 (22,20,0)-> (25,20,0))                       0.119     1.970
| (CHANX:1082230 L4 length:4 (25,20,0)-> (28,20,0))                       0.119     2.089
| (CHANY:1264853 L4 length:4 (28,20,0)-> (28,17,0))                       0.119     2.208
| (CHANX:1070288 L4 length:4 (29,17,0)-> (32,17,0))                       0.119     2.327
| (CHANY:1276544 L1 length:1 (32,18,0)-> (32,18,0))                       0.061     2.388
| (CHANX:1074604 L4 length:4 (33,18,0)-> (36,18,0))                       0.119     2.507
| (CHANY:1288260 L1 length:1 (36,19,0)-> (36,19,0))                       0.061     2.568
| (CHANX:1078920 L4 length:4 (37,19,0)-> (40,19,0))                       0.119     2.687
| (IPIN:419420 side: (TOP,) (40,19,0)0))                                  0.101     2.788
| (intra 'bram' routing)                                                  0.000     2.788
DATA_OUT_B2[10]_1.ADDR_B2[8] (RS_TDP36K at (40,17))                       0.000     2.788
data arrival time                                                                   2.788

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.133     0.761
data required time                                                                  0.761
-----------------------------------------------------------------------------------------
data required time                                                                  0.761
data arrival time                                                                  -2.788
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.027


#Path 100
Startpoint: write_addr[3].inpad[0] (.input at (1,17) clocked by virtual_io_clock)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[8] (RS_TDP36K at (40,17) clocked by write_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
write_addr[3].inpad[0] (.input at (1,17))                                 0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:409411 side: (RIGHT,) (1,17,0)0))                                 0.000     0.894
| (CHANY:1186206 L1 length:1 (1,17,0)-> (1,17,0))                         0.061     0.955
| (CHANX:1068558 L4 length:4 (2,17,0)-> (5,17,0))                         0.119     1.074
| (CHANY:1197922 L1 length:1 (5,18,0)-> (5,18,0))                         0.061     1.135
| (CHANX:1072874 L4 length:4 (6,18,0)-> (9,18,0))                         0.119     1.254
| (CHANY:1206706 L1 length:1 (8,19,0)-> (8,19,0))                         0.061     1.315
| (CHANX:1077146 L4 length:4 (9,19,0)-> (12,19,0))                        0.119     1.434
| (CHANY:1218422 L1 length:1 (12,20,0)-> (12,20,0))                       0.061     1.495
| (CHANX:1081462 L4 length:4 (13,20,0)-> (16,20,0))                       0.119     1.614
| (CHANX:1081654 L4 length:4 (16,20,0)-> (19,20,0))                       0.119     1.733
| (CHANX:1081846 L4 length:4 (19,20,0)-> (22,20,0))                       0.119     1.852
| (CHANX:1082038 L4 length:4 (22,20,0)-> (25,20,0))                       0.119     1.970
| (CHANX:1082230 L4 length:4 (25,20,0)-> (28,20,0))                       0.119     2.089
| (CHANY:1264853 L4 length:4 (28,20,0)-> (28,17,0))                       0.119     2.208
| (CHANX:1070288 L4 length:4 (29,17,0)-> (32,17,0))                       0.119     2.327
| (CHANY:1276544 L1 length:1 (32,18,0)-> (32,18,0))                       0.061     2.388
| (CHANX:1074604 L4 length:4 (33,18,0)-> (36,18,0))                       0.119     2.507
| (CHANY:1288260 L1 length:1 (36,19,0)-> (36,19,0))                       0.061     2.568
| (CHANX:1078920 L4 length:4 (37,19,0)-> (40,19,0))                       0.119     2.687
| (IPIN:419420 side: (TOP,) (40,19,0)0))                                  0.101     2.788
| (intra 'bram' routing)                                                  0.000     2.788
DATA_OUT_B2[10]_1.ADDR_B1[8] (RS_TDP36K at (40,17))                       0.000     2.788
data arrival time                                                                   2.788

clock write_clock (rise edge)                                             0.000     0.000
clock source latency                                                      0.000     0.000
write_clock.inpad[0] (.input at (1,21))                                   0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (40,17))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.130     0.764
data required time                                                                  0.764
-----------------------------------------------------------------------------------------
data required time                                                                  0.764
data arrival time                                                                  -2.788
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.024


#End of timing report
