Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/sara zalabany/processor_16_bits/tb_debug_module_isim_beh.exe -prj C:/Users/sara zalabany/processor_16_bits/tb_debug_module_beh.prj work.tb_debug_module 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/rotart encoder.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/MUX1.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/memory_int.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/interrupt controller.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/D-flip-flop.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/control unit.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/ALU.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/UKM901.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/memory.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/debug_module.vhd" into library work
Parsing VHDL file "C:/Users/sara zalabany/processor_16_bits/test_bench_module.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 171688 KB
Fuse CPU Usage: 436 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity rotary_encoder [rotary_encoder_default]
Compiling architecture rtl of entity debug_module [debug_module_default]
Compiling architecture behavioral of entity D_flip [d_flip_default]
Compiling architecture behavioral of entity MUX1 [mux1_default]
Compiling architecture behavioral of entity Interrupt_Controller [interrupt_controller_default]
Compiling architecture alu_bhv of entity ALU [alu_default]
Compiling architecture behavioral of entity PathControlMultiplexer [pathcontrolmultiplexer_default]
Compiling architecture ukm901_behav of entity UKM901 [ukm901_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity memory_int [memory_int_default]
Compiling architecture behavioral of entity memory [memory_default]
Compiling architecture beh of entity tb_debug_module
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/sara zalabany/processor_16_bits/tb_debug_module_isim_beh.exe
Fuse Memory Usage: 198984 KB
Fuse CPU Usage: 983 ms
