<<<<<<< HEAD
source "/home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram512.all_7750c31a00d306a2ab08f45a40c8c56ad0d5facb/modelsim/common.do"
=======
source "/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram512.all_7750c31a00d306a2ab08f45a40c8c56ad0d5facb/modelsim/common.do"
>>>>>>> main
proc vunit_user_init {} {
    return 0
}
if {![vunit_load]} {
  vunit_user_init
  vunit_help
}
