// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.373875,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=70,HLS_SYN_FF=8815,HLS_SYN_LUT=35798,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] p_Val2_s_fu_350_p4;
reg   [11:0] p_Val2_s_reg_1539;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter1_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter2_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter3_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter4_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter5_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter6_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter7_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter8_reg;
reg  signed [11:0] p_Val2_s_reg_1539_pp0_iter9_reg;
wire  signed [11:0] p_Val2_13_fu_360_p4;
reg  signed [11:0] p_Val2_13_reg_1546;
reg  signed [11:0] p_Val2_13_reg_1546_pp0_iter1_reg;
wire  signed [17:0] sext_ln728_fu_370_p1;
reg  signed [17:0] sext_ln728_reg_1553;
wire  signed [11:0] p_Val2_1_fu_374_p4;
reg  signed [11:0] p_Val2_1_reg_1560;
reg   [11:0] p_Val2_1_reg_1560_pp0_iter1_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter2_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter3_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter4_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter5_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter6_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter7_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter8_reg;
reg  signed [11:0] p_Val2_1_reg_1560_pp0_iter9_reg;
reg   [11:0] trunc_ln_reg_1569;
reg  signed [11:0] p_Val2_4_reg_1574;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter1_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter2_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter3_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter4_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter5_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter6_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter7_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter8_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter9_reg;
reg  signed [11:0] p_Val2_4_reg_1574_pp0_iter10_reg;
wire  signed [11:0] p_Val2_5_fu_411_p4;
reg  signed [11:0] p_Val2_5_reg_1580;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter1_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter2_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter3_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter4_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter5_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter6_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter7_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter8_reg;
reg  signed [11:0] p_Val2_5_reg_1580_pp0_iter9_reg;
wire  signed [17:0] sext_ln728_1_fu_421_p1;
reg  signed [17:0] sext_ln728_1_reg_1593;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter1_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter2_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter3_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter4_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter5_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter6_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter7_reg;
reg  signed [17:0] sext_ln728_1_reg_1593_pp0_iter8_reg;
(* use_dsp48 = "no" *) wire   [17:0] add_ln1192_8_fu_433_p2;
reg   [17:0] add_ln1192_8_reg_1599;
reg   [11:0] trunc_ln708_7_reg_1609;
wire  signed [35:0] mul_ln1118_fu_1346_p2;
reg  signed [35:0] mul_ln1118_reg_1614;
wire  signed [23:0] r_V_19_fu_1352_p2;
reg  signed [23:0] r_V_19_reg_1619;
wire  signed [17:0] mul_ln700_3_fu_1358_p2;
reg  signed [17:0] mul_ln700_3_reg_1624;
wire  signed [17:0] grp_fu_1364_p3;
reg  signed [17:0] ret_V_25_reg_1634;
wire  signed [23:0] r_V_5_fu_1372_p2;
reg  signed [23:0] r_V_5_reg_1639;
reg   [11:0] trunc_ln708_8_reg_1649;
reg   [11:0] trunc_ln708_s_reg_1654;
wire  signed [35:0] mul_ln1118_5_fu_1392_p2;
reg  signed [35:0] mul_ln1118_5_reg_1659;
reg   [11:0] trunc_ln708_14_reg_1664;
reg   [11:0] trunc_ln708_1_reg_1669;
reg   [11:0] trunc_ln708_13_reg_1689;
wire  signed [17:0] mul_ln1192_2_fu_1413_p2;
reg  signed [17:0] mul_ln1192_2_reg_1694;
reg   [11:0] trunc_ln708_2_reg_1699;
wire   [7:0] grp_generic_sincos_12_6_s_fu_265_ap_return;
reg   [7:0] outsin_V_5_reg_1709;
reg  signed [7:0] outsin_V_5_reg_1709_pp0_iter9_reg;
wire   [7:0] grp_generic_sincos_12_6_s_fu_270_ap_return;
reg   [7:0] outsin_V_13_reg_1714;
reg   [7:0] outsin_V_13_reg_1714_pp0_iter9_reg;
reg   [7:0] outsin_V_13_reg_1714_pp0_iter10_reg;
wire   [7:0] grp_generic_sincos_12_6_s_fu_275_ap_return;
reg   [7:0] outsin_V_reg_1719;
wire   [7:0] grp_generic_sincos_12_6_s_fu_280_ap_return;
reg  signed [7:0] outsin_V_19_reg_1724;
wire   [7:0] grp_generic_sincos_12_6_s_fu_285_ap_return;
reg   [7:0] outsin_V_20_reg_1729;
wire  signed [12:0] r_V_30_fu_795_p3;
reg  signed [12:0] r_V_30_reg_1734;
reg  signed [12:0] r_V_30_reg_1734_pp0_iter10_reg;
wire   [15:0] ret_V_13_fu_857_p2;
reg  signed [15:0] ret_V_13_reg_1740;
wire  signed [17:0] mul_ln728_fu_1426_p2;
reg  signed [17:0] mul_ln728_reg_1745;
wire   [26:0] ret_V_1_fu_886_p2;
reg  signed [26:0] ret_V_1_reg_1750;
wire  signed [15:0] grp_fu_1439_p3;
reg  signed [15:0] ret_V_3_reg_1755;
wire  signed [17:0] grp_fu_1447_p3;
reg  signed [17:0] r_V_7_reg_1760;
wire  signed [12:0] grp_fu_1455_p3;
reg  signed [12:0] add_ln1192_12_reg_1765;
wire   [7:0] grp_generic_sincos_12_6_s_fu_295_ap_return;
reg  signed [7:0] outsin_V_6_reg_1770;
reg  signed [7:0] outsin_V_6_reg_1770_pp0_iter11_reg;
reg   [11:0] trunc_ln708_9_reg_1776;
reg   [11:0] trunc_ln708_9_reg_1776_pp0_iter11_reg;
reg   [11:0] trunc_ln708_9_reg_1776_pp0_iter12_reg;
wire   [7:0] grp_generic_sincos_12_6_s_fu_305_ap_return;
reg  signed [7:0] outsin_V_9_reg_1781;
wire   [7:0] grp_generic_sincos_12_6_s_fu_310_ap_return;
reg  signed [7:0] outsin_V_10_reg_1786;
wire   [12:0] ret_V_42_fu_1099_p2;
reg   [12:0] ret_V_42_reg_1791;
wire   [7:0] grp_generic_sincos_12_6_s_fu_315_ap_return;
reg   [7:0] outsin_V_21_reg_1796;
wire   [7:0] grp_generic_sincos_12_6_s_fu_320_ap_return;
reg   [7:0] outsin_V_22_reg_1801;
wire   [7:0] grp_generic_sincos_12_6_s_fu_325_ap_return;
reg   [7:0] outsin_V_24_reg_1806;
wire  signed [41:0] mul_ln700_fu_1474_p2;
reg  signed [41:0] mul_ln700_reg_1811;
wire   [12:0] add_ln1192_fu_1124_p2;
reg   [12:0] add_ln1192_reg_1816;
wire  signed [31:0] grp_fu_1480_p3;
reg  signed [31:0] r_V_8_reg_1821;
wire  signed [12:0] grp_fu_1488_p4;
reg  signed [12:0] ret_V_18_reg_1826;
wire   [19:0] ret_V_22_fu_1175_p2;
reg  signed [19:0] ret_V_22_reg_1831;
wire  signed [15:0] grp_fu_1507_p3;
reg  signed [15:0] ret_V_24_reg_1836;
wire   [8:0] ret_V_47_fu_1212_p2;
reg   [8:0] ret_V_47_reg_1841;
wire   [41:0] mul_ln700_1_fu_1221_p2;
reg   [41:0] mul_ln700_1_reg_1846;
reg   [11:0] trunc_ln708_6_reg_1851;
reg   [11:0] trunc_ln708_10_reg_1856;
wire  signed [25:0] r_V_28_fu_1524_p2;
reg  signed [25:0] r_V_28_reg_1861;
wire   [7:0] grp_generic_sincos_12_6_s_fu_340_ap_return;
reg  signed [7:0] outsin_V_16_reg_1866;
reg    ap_block_pp0_stage0_subdone;
wire   [11:0] grp_generic_sincos_12_6_s_fu_265_in_V;
reg    grp_generic_sincos_12_6_s_fu_265_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call89;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call89;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call89;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call89;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call89;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire   [11:0] grp_generic_sincos_12_6_s_fu_270_in_V;
reg    grp_generic_sincos_12_6_s_fu_270_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call225;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call225;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call225;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call225;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call225;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call225;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call225;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call225;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call225;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call225;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call225;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call225;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call225;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call225;
reg    ap_block_pp0_stage0_11001_ignoreCallOp60;
reg    grp_generic_sincos_12_6_s_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call29;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call29;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call29;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call29;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp63;
reg    grp_generic_sincos_12_6_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call65;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call65;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call65;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call65;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call65;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp66;
wire   [11:0] grp_generic_sincos_12_6_s_fu_285_in_V;
reg    grp_generic_sincos_12_6_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call75;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call75;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call75;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call75;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call75;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call75;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp71;
wire   [7:0] grp_generic_sincos_12_6_s_fu_290_ap_return;
reg    grp_generic_sincos_12_6_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call118;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call118;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call118;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call118;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call118;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call118;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call118;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call118;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call118;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call118;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call118;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call118;
reg    ap_block_pp0_stage0_11001_ignoreCallOp73;
reg    grp_generic_sincos_12_6_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call99;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call99;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call99;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call99;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call99;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call99;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call99;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call99;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call99;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call99;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call99;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call99;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call99;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call99;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire   [7:0] grp_generic_sincos_12_6_s_fu_300_ap_return;
reg    grp_generic_sincos_12_6_s_fu_300_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call163;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call163;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call163;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call163;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call163;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call163;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call163;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call163;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call163;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call163;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call163;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call163;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call163;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call163;
reg    ap_block_pp0_stage0_11001_ignoreCallOp101;
wire   [11:0] grp_generic_sincos_12_6_s_fu_305_in_V;
reg    grp_generic_sincos_12_6_s_fu_305_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call176;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call176;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call176;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call176;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call176;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call176;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call176;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call176;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call176;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call176;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call176;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call176;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call176;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call176;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
reg    grp_generic_sincos_12_6_s_fu_310_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call187;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call187;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call187;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call187;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call187;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call187;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call187;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call187;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call187;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call187;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call187;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call187;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call187;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call187;
reg    ap_block_pp0_stage0_11001_ignoreCallOp104;
wire   [11:0] grp_generic_sincos_12_6_s_fu_315_in_V;
reg    grp_generic_sincos_12_6_s_fu_315_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call203;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call203;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call203;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call203;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call203;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call203;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call203;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call203;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call203;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call203;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call203;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call203;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call203;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call203;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire   [11:0] grp_generic_sincos_12_6_s_fu_320_in_V;
reg    grp_generic_sincos_12_6_s_fu_320_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call219;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call219;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call219;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call219;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call219;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call219;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call219;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call219;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call219;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call219;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call219;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call219;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call219;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call219;
reg    ap_block_pp0_stage0_11001_ignoreCallOp112;
reg    grp_generic_sincos_12_6_s_fu_325_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call241;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call241;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call241;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call241;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call241;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call241;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call241;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call241;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call241;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call241;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call241;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call241;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call241;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call241;
reg    ap_block_pp0_stage0_11001_ignoreCallOp116;
wire   [7:0] grp_generic_sincos_12_6_s_fu_330_ap_return;
reg    grp_generic_sincos_12_6_s_fu_330_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call45;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call45;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call45;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call45;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call45;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call45;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call45;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call45;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call45;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call45;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call45;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call45;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call45;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call45;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire   [7:0] grp_generic_sincos_12_6_s_fu_335_ap_return;
reg    grp_generic_sincos_12_6_s_fu_335_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call237;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call237;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call237;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call237;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call237;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call237;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call237;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call237;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call237;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call237;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call237;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call237;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call237;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call237;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
wire   [11:0] grp_generic_sincos_12_6_s_fu_340_in_V;
reg    grp_generic_sincos_12_6_s_fu_340_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call251;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call251;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call251;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call251;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call251;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call251;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call251;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call251;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call251;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call251;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call251;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call251;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call251;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call251;
reg    ap_block_pp0_stage0_11001_ignoreCallOp154;
wire   [7:0] grp_generic_sincos_12_6_s_fu_345_ap_return;
reg    grp_generic_sincos_12_6_s_fu_345_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call59;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call59;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call59;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call59;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call59;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call59;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp157;
reg    ap_block_pp0_stage0_01001;
wire  signed [17:0] grp_fu_1329_p3;
wire  signed [17:0] mul_ln1192_5_fu_1338_p2;
wire   [17:0] lhs_V_3_fu_425_p3;
wire   [10:0] tmp_6_fu_438_p4;
wire   [17:0] r_V_s_fu_448_p3;
wire   [17:0] add_ln1192_7_fu_456_p2;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_37_fu_473_p2;
wire   [16:0] shl_ln1118_7_fu_496_p3;
wire   [14:0] shl_ln1118_8_fu_508_p3;
wire  signed [17:0] sext_ln1118_14_fu_504_p1;
wire  signed [17:0] sext_ln1118_15_fu_516_p1;
wire   [16:0] shl_ln1118_9_fu_526_p3;
wire   [14:0] shl_ln1118_s_fu_538_p3;
wire  signed [17:0] sext_ln1118_16_fu_534_p1;
wire  signed [17:0] sext_ln1118_17_fu_546_p1;
wire   [17:0] r_V_35_fu_520_p2;
wire   [17:0] r_V_36_fu_550_p2;
wire  signed [18:0] sext_ln703_6_fu_556_p1;
wire  signed [18:0] sext_ln703_7_fu_560_p1;
wire   [18:0] ret_V_38_fu_564_p2;
wire   [18:0] add_ln1192_15_fu_570_p2;
wire   [17:0] lhs_V_1_fu_384_p3;
wire   [17:0] add_ln1192_30_fu_580_p2;
wire   [17:0] add_ln1192_28_fu_586_p2;
wire   [17:0] rhs_V_1_fu_606_p3;
wire   [17:0] sub_ln1192_fu_613_p2;
wire   [17:0] ret_V_35_fu_618_p2;
wire   [35:0] r_V_37_fu_635_p2;
wire  signed [17:0] mul_ln728_1_fu_1386_p2;
wire  signed [23:0] grp_fu_1378_p3;
wire   [23:0] rhs_V_5_fu_657_p3;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_40_fu_664_p2;
wire  signed [17:0] grp_fu_1398_p3;
wire  signed [23:0] grp_fu_1405_p3;
wire   [15:0] shl_ln1118_12_fu_724_p3;
wire  signed [16:0] sext_ln1118_22_fu_731_p1;
wire  signed [16:0] sext_ln1118_2_fu_710_p1;
wire   [16:0] r_V_40_fu_735_p2;
wire   [10:0] trunc_ln708_11_fu_741_p4;
wire   [35:0] r_V_43_fu_756_p2;
wire  signed [17:0] grp_fu_1418_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_33_fu_774_p2;
wire   [14:0] shl_ln1118_2_fu_806_p3;
wire  signed [15:0] sext_ln1118_8_fu_813_p1;
wire  signed [15:0] sext_ln1118_4_fu_802_p1;
wire   [10:0] shl_ln1118_3_fu_823_p3;
wire   [8:0] shl_ln1118_4_fu_835_p3;
wire  signed [11:0] sext_ln1118_9_fu_831_p1;
wire  signed [11:0] sext_ln1118_10_fu_843_p1;
wire   [11:0] r_V_33_fu_847_p2;
wire  signed [15:0] sext_ln703_4_fu_853_p1;
wire   [15:0] r_V_32_fu_817_p2;
wire  signed [25:0] grp_fu_1431_p2;
wire   [23:0] trunc_ln1193_fu_869_p1;
wire  signed [26:0] sext_ln1118_fu_866_p1;
wire   [26:0] p_shl_fu_872_p3;
wire   [26:0] sub_ln1193_fu_880_p2;
wire  signed [8:0] sext_ln703_1_fu_901_p1;
wire  signed [8:0] ret_V_10_fu_904_p2;
wire   [15:0] shl_ln_fu_920_p3;
wire  signed [16:0] sext_ln1118_6_fu_927_p1;
wire   [16:0] sub_ln1118_fu_931_p2;
wire  signed [16:0] sext_ln727_fu_892_p1;
wire  signed [16:0] shl_ln1118_1_fu_943_p3;
wire   [16:0] r_V_31_fu_937_p2;
wire  signed [28:0] lhs_V_4_fu_957_p3;
wire  signed [29:0] grp_fu_1463_p4;
wire   [29:0] rhs_V_2_fu_969_p3;
wire  signed [7:0] shl_ln1118_5_fu_981_p1;
wire   [12:0] shl_ln1118_5_fu_981_p3;
wire  signed [7:0] shl_ln1118_6_fu_993_p1;
wire   [8:0] shl_ln1118_6_fu_993_p3;
wire  signed [13:0] sext_ln1118_11_fu_989_p1;
wire  signed [13:0] sext_ln1118_12_fu_1001_p1;
wire   [13:0] r_V_34_fu_1005_p2;
wire   [25:0] rhs_V_3_fu_1011_p3;
(* use_dsp48 = "no" *) wire   [29:0] add_ln1192_17_fu_976_p2;
wire  signed [29:0] sext_ln1192_9_fu_1019_p1;
wire   [12:0] shl_ln1118_10_fu_1029_p3;
wire   [8:0] shl_ln1118_11_fu_1041_p3;
wire  signed [13:0] sext_ln1118_19_fu_1037_p1;
wire  signed [13:0] sext_ln1118_20_fu_1049_p1;
wire   [13:0] r_V_38_fu_1053_p2;
wire   [25:0] rhs_V_4_fu_1059_p3;
wire   [29:0] add_ln1192_18_fu_1023_p2;
wire  signed [29:0] sext_ln1192_10_fu_1067_p1;
wire   [29:0] add_ln1192_19_fu_1071_p2;
wire   [29:0] ret_V_39_fu_1077_p2;
wire  signed [12:0] lhs_V_5_fu_1093_p1;
wire  signed [12:0] rhs_V_6_fu_1096_p1;
wire  signed [12:0] sext_ln1192_2_fu_1114_p1;
wire  signed [12:0] sext_ln1192_1_fu_1111_p1;
wire   [12:0] ret_V_32_fu_1118_p2;
wire  signed [18:0] lhs_V_6_fu_1148_p3;
wire   [13:0] rhs_V_8_fu_1159_p3;
wire  signed [19:0] grp_fu_1498_p3;
wire  signed [19:0] sext_ln728_4_fu_1166_p1;
(* use_dsp48 = "no" *) wire   [19:0] ret_V_44_fu_1170_p2;
wire  signed [8:0] r_V_23_fu_1181_p1;
wire   [8:0] r_V_41_fu_1184_p2;
wire  signed [14:0] lhs_V_7_fu_1193_p3;
wire  signed [8:0] lhs_V_8_fu_1205_p1;
wire  signed [8:0] rhs_V_9_fu_1209_p1;
wire  signed [12:0] mul_ln700_1_fu_1221_p0;
wire  signed [7:0] mul_ln1192_3_fu_1232_p0;
wire  signed [31:0] mul_ln1192_3_fu_1232_p1;
wire   [35:0] mul_ln1192_3_fu_1232_p2;
wire   [35:0] ret_V_36_fu_1238_p2;
wire  signed [29:0] grp_fu_1515_p3;
wire  signed [9:0] sext_ln703_14_fu_1269_p1;
wire  signed [9:0] ret_V_28_fu_1272_p2;
wire   [37:0] rhs_V_fu_1285_p3;
wire  signed [41:0] sext_ln728_2_fu_1293_p1;
wire   [41:0] ret_V_34_fu_1297_p2;
wire  signed [29:0] grp_fu_1530_p3;
wire  signed [6:0] grp_fu_1329_p0;
wire  signed [11:0] mul_ln1192_5_fu_1338_p0;
wire  signed [11:0] mul_ln1192_5_fu_1338_p1;
wire  signed [18:0] mul_ln1118_fu_1346_p0;
wire  signed [35:0] sext_ln1118_18_fu_576_p1;
wire  signed [18:0] mul_ln1118_fu_1346_p1;
wire  signed [11:0] r_V_19_fu_1352_p0;
wire  signed [23:0] r_V_18_fu_488_p1;
wire  signed [11:0] r_V_19_fu_1352_p1;
wire   [8:0] mul_ln700_3_fu_1358_p0;
wire  signed [11:0] mul_ln700_3_fu_1358_p1;
wire  signed [17:0] sext_ln703_5_fu_492_p1;
wire   [6:0] grp_fu_1364_p0;
wire  signed [11:0] grp_fu_1364_p1;
wire   [13:0] grp_fu_1364_p2;
wire  signed [11:0] r_V_5_fu_1372_p0;
wire  signed [23:0] r_V_4_fu_603_p1;
wire  signed [11:0] r_V_5_fu_1372_p1;
wire   [8:0] grp_fu_1378_p0;
wire   [23:0] grp_fu_1378_p2;
wire   [9:0] mul_ln728_1_fu_1386_p0;
wire  signed [11:0] mul_ln728_1_fu_1386_p1;
wire  signed [17:0] mul_ln1118_5_fu_1392_p0;
wire  signed [35:0] sext_ln1118_23_fu_679_p1;
wire  signed [17:0] mul_ln1118_5_fu_1392_p1;
wire  signed [11:0] grp_fu_1398_p0;
wire  signed [11:0] grp_fu_1398_p1;
wire  signed [12:0] grp_fu_1398_p2;
wire   [23:0] grp_fu_1405_p2;
wire   [6:0] mul_ln1192_2_fu_1413_p0;
wire  signed [11:0] mul_ln1192_2_fu_1413_p1;
wire  signed [6:0] grp_fu_1418_p0;
wire   [6:0] mul_ln728_fu_1426_p0;
wire  signed [11:0] mul_ln728_fu_1426_p1;
wire  signed [6:0] grp_fu_1431_p0;
wire  signed [7:0] grp_fu_1439_p0;
wire  signed [15:0] r_V_2_fu_895_p1;
wire  signed [7:0] grp_fu_1439_p1;
wire  signed [10:0] grp_fu_1439_p2;
wire  signed [7:0] grp_fu_1447_p0;
wire   [5:0] grp_fu_1455_p0;
wire  signed [9:0] grp_fu_1455_p2;
wire   [4:0] grp_fu_1488_p2;
wire  signed [7:0] grp_fu_1488_p3;
wire  signed [7:0] grp_fu_1498_p0;
wire  signed [15:0] r_V_20_fu_1145_p1;
wire  signed [7:0] grp_fu_1498_p1;
wire  signed [7:0] grp_fu_1507_p0;
wire  signed [15:0] r_V_25_fu_1190_p1;
wire  signed [7:0] grp_fu_1507_p1;
wire  signed [24:0] grp_fu_1515_p2;
wire  signed [24:0] grp_fu_1530_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_265_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_265_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_265_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_270_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_270_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_270_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1569),
    .ap_return(grp_generic_sincos_12_6_s_fu_275_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_275_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_s_reg_1539),
    .ap_return(grp_generic_sincos_12_6_s_fu_280_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_280_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_285_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_285_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_285_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1609),
    .ap_return(grp_generic_sincos_12_6_s_fu_290_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_290_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_1_reg_1560_pp0_iter1_reg),
    .ap_return(grp_generic_sincos_12_6_s_fu_295_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_295_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1649),
    .ap_return(grp_generic_sincos_12_6_s_fu_300_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_300_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_305_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_305_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_305_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1654),
    .ap_return(grp_generic_sincos_12_6_s_fu_310_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_310_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_315_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_315_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_315_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_320_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_320_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_320_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_14_reg_1664),
    .ap_return(grp_generic_sincos_12_6_s_fu_325_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_325_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1669),
    .ap_return(grp_generic_sincos_12_6_s_fu_330_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_330_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_335(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_13_reg_1689),
    .ap_return(grp_generic_sincos_12_6_s_fu_335_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_335_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_340_in_V),
    .ap_return(grp_generic_sincos_12_6_s_fu_340_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_340_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1699),
    .ap_return(grp_generic_sincos_12_6_s_fu_345_ap_return),
    .ap_ce(grp_generic_sincos_12_6_s_fu_345_ap_ce)
);

myproject_mac_muladd_7s_12s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_12s_18ns_18_1_1_U7(
    .din0(grp_fu_1329_p0),
    .din1(p_Val2_13_fu_360_p4),
    .din2(lhs_V_1_fu_384_p3),
    .dout(grp_fu_1329_p3)
);

myproject_mul_mul_12s_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_12s_18_1_1_U8(
    .din0(mul_ln1192_5_fu_1338_p0),
    .din1(mul_ln1192_5_fu_1338_p1),
    .dout(mul_ln1192_5_fu_1338_p2)
);

myproject_mul_mul_19s_19s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_19s_19s_36_1_1_U9(
    .din0(mul_ln1118_fu_1346_p0),
    .din1(mul_ln1118_fu_1346_p1),
    .dout(mul_ln1118_fu_1346_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U10(
    .din0(r_V_19_fu_1352_p0),
    .din1(r_V_19_fu_1352_p1),
    .dout(r_V_19_fu_1352_p2)
);

myproject_mul_mul_9ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_9ns_12s_18_1_1_U11(
    .din0(mul_ln700_3_fu_1358_p0),
    .din1(mul_ln700_3_fu_1358_p1),
    .dout(mul_ln700_3_fu_1358_p2)
);

myproject_mac_muladd_7ns_12s_14ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7ns_12s_14ns_18_1_1_U12(
    .din0(grp_fu_1364_p0),
    .din1(grp_fu_1364_p1),
    .din2(grp_fu_1364_p2),
    .dout(grp_fu_1364_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U13(
    .din0(r_V_5_fu_1372_p0),
    .din1(r_V_5_fu_1372_p1),
    .dout(r_V_5_fu_1372_p2)
);

myproject_mac_muladd_9ns_24s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_9ns_24s_24ns_24_1_1_U14(
    .din0(grp_fu_1378_p0),
    .din1(r_V_19_reg_1619),
    .din2(grp_fu_1378_p2),
    .dout(grp_fu_1378_p3)
);

myproject_mul_mul_10ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_10ns_12s_18_1_1_U15(
    .din0(mul_ln728_1_fu_1386_p0),
    .din1(mul_ln728_1_fu_1386_p1),
    .dout(mul_ln728_1_fu_1386_p2)
);

myproject_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_18s_18s_36_1_1_U16(
    .din0(mul_ln1118_5_fu_1392_p0),
    .din1(mul_ln1118_5_fu_1392_p1),
    .dout(mul_ln1118_5_fu_1392_p2)
);

myproject_mac_muladd_12s_12s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_12s_13s_18_1_1_U17(
    .din0(grp_fu_1398_p0),
    .din1(grp_fu_1398_p1),
    .din2(grp_fu_1398_p2),
    .dout(grp_fu_1398_p3)
);

myproject_mac_muladd_12s_24s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_24s_24ns_24_1_1_U18(
    .din0(p_Val2_s_reg_1539_pp0_iter1_reg),
    .din1(r_V_5_reg_1639),
    .din2(grp_fu_1405_p2),
    .dout(grp_fu_1405_p3)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U19(
    .din0(mul_ln1192_2_fu_1413_p0),
    .din1(mul_ln1192_2_fu_1413_p1),
    .dout(mul_ln1192_2_fu_1413_p2)
);

myproject_mac_muladd_7s_12s_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_12s_18s_18_1_1_U20(
    .din0(grp_fu_1418_p0),
    .din1(p_Val2_5_reg_1580_pp0_iter3_reg),
    .din2(mul_ln1192_2_reg_1694),
    .dout(grp_fu_1418_p3)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U21(
    .din0(mul_ln728_fu_1426_p0),
    .din1(mul_ln728_fu_1426_p1),
    .dout(mul_ln728_fu_1426_p2)
);

myproject_am_addmul_7s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_am_addmul_7s_12s_26_1_1_U22(
    .din0(grp_fu_1431_p0),
    .din1(p_Val2_s_reg_1539_pp0_iter9_reg),
    .dout(grp_fu_1431_p2)
);

myproject_mac_muladd_8s_8s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8s_8s_11s_16_1_1_U23(
    .din0(grp_fu_1439_p0),
    .din1(grp_fu_1439_p1),
    .din2(grp_fu_1439_p2),
    .dout(grp_fu_1439_p3)
);

myproject_am_addmul_8s_8s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
myproject_am_addmul_8s_8s_9s_18_1_1_U24(
    .din0(grp_fu_1447_p0),
    .din1(outsin_V_19_reg_1724),
    .din2(ret_V_10_fu_904_p2),
    .dout(grp_fu_1447_p3)
);

myproject_mac_muladd_6ns_8s_10s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
myproject_mac_muladd_6ns_8s_10s_13_1_1_U25(
    .din0(grp_fu_1455_p0),
    .din1(outsin_V_5_reg_1709_pp0_iter9_reg),
    .din2(grp_fu_1455_p2),
    .dout(grp_fu_1455_p3)
);

myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1_U26(
    .din0(shl_ln1118_1_fu_943_p3),
    .din1(r_V_30_reg_1734),
    .din2(ret_V_13_reg_1740),
    .din3(lhs_V_4_fu_957_p3),
    .dout(grp_fu_1463_p4)
);

myproject_mul_mul_16s_27s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 42 ))
myproject_mul_mul_16s_27s_42_1_1_U27(
    .din0(ret_V_3_reg_1755),
    .din1(ret_V_1_reg_1750),
    .dout(mul_ln700_fu_1474_p2)
);

myproject_am_addmul_13s_13s_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_am_addmul_13s_13s_18s_32_1_1_U28(
    .din0(r_V_30_reg_1734_pp0_iter10_reg),
    .din1(add_ln1192_12_reg_1765),
    .din2(r_V_7_reg_1760),
    .dout(grp_fu_1480_p3)
);

myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1_U29(
    .din0(outsin_V_9_reg_1781),
    .din1(outsin_V_10_reg_1786),
    .din2(grp_fu_1488_p2),
    .din3(grp_fu_1488_p3),
    .dout(grp_fu_1488_p4)
);

myproject_mac_muladd_8s_8s_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_8s_8s_19s_20_1_1_U30(
    .din0(grp_fu_1498_p0),
    .din1(grp_fu_1498_p1),
    .din2(lhs_V_6_fu_1148_p3),
    .dout(grp_fu_1498_p3)
);

myproject_mac_muladd_8s_8s_15s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8s_8s_15s_16_1_1_U31(
    .din0(grp_fu_1507_p0),
    .din1(grp_fu_1507_p1),
    .din2(lhs_V_7_fu_1193_p3),
    .dout(grp_fu_1507_p3)
);

myproject_mac_muladd_13s_20s_25s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_13s_20s_25s_30_1_1_U32(
    .din0(ret_V_18_reg_1826),
    .din1(ret_V_22_reg_1831),
    .din2(grp_fu_1515_p2),
    .dout(grp_fu_1515_p3)
);

myproject_mul_mul_10s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_10s_16s_26_1_1_U33(
    .din0(ret_V_28_fu_1272_p2),
    .din1(ret_V_24_reg_1836),
    .dout(r_V_28_fu_1524_p2)
);

myproject_mac_muladd_8s_26s_25s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 26 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_8s_26s_25s_30_1_1_U34(
    .din0(outsin_V_16_reg_1866),
    .din1(r_V_28_reg_1861),
    .din2(grp_fu_1530_p2),
    .dout(grp_fu_1530_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        add_ln1192_12_reg_1765 <= grp_fu_1455_p3;
        r_V_7_reg_1760 <= grp_fu_1447_p3;
        ret_V_3_reg_1755 <= grp_fu_1439_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_8_reg_1599 <= add_ln1192_8_fu_433_p2;
        mul_ln1118_5_reg_1659 <= mul_ln1118_5_fu_1392_p2;
        mul_ln1118_reg_1614 <= mul_ln1118_fu_1346_p2;
        mul_ln700_3_reg_1624 <= mul_ln700_3_fu_1358_p2;
        p_Val2_13_reg_1546 <= {{x_V_in_sig[47:36]}};
        p_Val2_13_reg_1546_pp0_iter1_reg <= p_Val2_13_reg_1546;
        p_Val2_1_reg_1560 <= {{x_V_in_sig[179:168]}};
        p_Val2_1_reg_1560_pp0_iter1_reg <= p_Val2_1_reg_1560;
        p_Val2_4_reg_1574 <= {{x_V_in_sig[59:48]}};
        p_Val2_4_reg_1574_pp0_iter1_reg <= p_Val2_4_reg_1574;
        p_Val2_5_reg_1580 <= {{x_V_in_sig[191:180]}};
        p_Val2_5_reg_1580_pp0_iter1_reg <= p_Val2_5_reg_1580;
        p_Val2_s_reg_1539 <= {{x_V_in_sig[35:24]}};
        p_Val2_s_reg_1539_pp0_iter1_reg <= p_Val2_s_reg_1539;
        r_V_19_reg_1619 <= r_V_19_fu_1352_p2;
        r_V_5_reg_1639 <= r_V_5_fu_1372_p2;
        sext_ln728_1_reg_1593 <= sext_ln728_1_fu_421_p1;
        sext_ln728_1_reg_1593_pp0_iter1_reg <= sext_ln728_1_reg_1593;
        sext_ln728_reg_1553 <= sext_ln728_fu_370_p1;
        trunc_ln708_14_reg_1664 <= {{grp_fu_1398_p3[17:6]}};
        trunc_ln708_7_reg_1609 <= {{ret_V_37_fu_473_p2[17:6]}};
        trunc_ln708_8_reg_1649 <= {{r_V_37_fu_635_p2[35:24]}};
        trunc_ln708_s_reg_1654 <= {{ret_V_40_fu_664_p2[23:12]}};
        trunc_ln_reg_1569 <= {{grp_fu_1329_p3[17:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_reg_1816 <= add_ln1192_fu_1124_p2;
        mul_ln1192_2_reg_1694 <= mul_ln1192_2_fu_1413_p2;
        mul_ln700_1_reg_1846 <= mul_ln700_1_fu_1221_p2;
        mul_ln700_reg_1811 <= mul_ln700_fu_1474_p2;
        mul_ln728_reg_1745 <= mul_ln728_fu_1426_p2;
        outsin_V_10_reg_1786 <= grp_generic_sincos_12_6_s_fu_310_ap_return;
        outsin_V_13_reg_1714 <= grp_generic_sincos_12_6_s_fu_270_ap_return;
        outsin_V_13_reg_1714_pp0_iter10_reg <= outsin_V_13_reg_1714_pp0_iter9_reg;
        outsin_V_13_reg_1714_pp0_iter9_reg <= outsin_V_13_reg_1714;
        outsin_V_16_reg_1866 <= grp_generic_sincos_12_6_s_fu_340_ap_return;
        outsin_V_19_reg_1724 <= grp_generic_sincos_12_6_s_fu_280_ap_return;
        outsin_V_20_reg_1729 <= grp_generic_sincos_12_6_s_fu_285_ap_return;
        outsin_V_21_reg_1796 <= grp_generic_sincos_12_6_s_fu_315_ap_return;
        outsin_V_22_reg_1801 <= grp_generic_sincos_12_6_s_fu_320_ap_return;
        outsin_V_24_reg_1806 <= grp_generic_sincos_12_6_s_fu_325_ap_return;
        outsin_V_5_reg_1709 <= grp_generic_sincos_12_6_s_fu_265_ap_return;
        outsin_V_5_reg_1709_pp0_iter9_reg <= outsin_V_5_reg_1709;
        outsin_V_6_reg_1770 <= grp_generic_sincos_12_6_s_fu_295_ap_return;
        outsin_V_6_reg_1770_pp0_iter11_reg <= outsin_V_6_reg_1770;
        outsin_V_9_reg_1781 <= grp_generic_sincos_12_6_s_fu_305_ap_return;
        outsin_V_reg_1719 <= grp_generic_sincos_12_6_s_fu_275_ap_return;
        p_Val2_1_reg_1560_pp0_iter2_reg <= p_Val2_1_reg_1560_pp0_iter1_reg;
        p_Val2_1_reg_1560_pp0_iter3_reg <= p_Val2_1_reg_1560_pp0_iter2_reg;
        p_Val2_1_reg_1560_pp0_iter4_reg <= p_Val2_1_reg_1560_pp0_iter3_reg;
        p_Val2_1_reg_1560_pp0_iter5_reg <= p_Val2_1_reg_1560_pp0_iter4_reg;
        p_Val2_1_reg_1560_pp0_iter6_reg <= p_Val2_1_reg_1560_pp0_iter5_reg;
        p_Val2_1_reg_1560_pp0_iter7_reg <= p_Val2_1_reg_1560_pp0_iter6_reg;
        p_Val2_1_reg_1560_pp0_iter8_reg <= p_Val2_1_reg_1560_pp0_iter7_reg;
        p_Val2_1_reg_1560_pp0_iter9_reg <= p_Val2_1_reg_1560_pp0_iter8_reg;
        p_Val2_4_reg_1574_pp0_iter10_reg <= p_Val2_4_reg_1574_pp0_iter9_reg;
        p_Val2_4_reg_1574_pp0_iter2_reg <= p_Val2_4_reg_1574_pp0_iter1_reg;
        p_Val2_4_reg_1574_pp0_iter3_reg <= p_Val2_4_reg_1574_pp0_iter2_reg;
        p_Val2_4_reg_1574_pp0_iter4_reg <= p_Val2_4_reg_1574_pp0_iter3_reg;
        p_Val2_4_reg_1574_pp0_iter5_reg <= p_Val2_4_reg_1574_pp0_iter4_reg;
        p_Val2_4_reg_1574_pp0_iter6_reg <= p_Val2_4_reg_1574_pp0_iter5_reg;
        p_Val2_4_reg_1574_pp0_iter7_reg <= p_Val2_4_reg_1574_pp0_iter6_reg;
        p_Val2_4_reg_1574_pp0_iter8_reg <= p_Val2_4_reg_1574_pp0_iter7_reg;
        p_Val2_4_reg_1574_pp0_iter9_reg <= p_Val2_4_reg_1574_pp0_iter8_reg;
        p_Val2_5_reg_1580_pp0_iter2_reg <= p_Val2_5_reg_1580_pp0_iter1_reg;
        p_Val2_5_reg_1580_pp0_iter3_reg <= p_Val2_5_reg_1580_pp0_iter2_reg;
        p_Val2_5_reg_1580_pp0_iter4_reg <= p_Val2_5_reg_1580_pp0_iter3_reg;
        p_Val2_5_reg_1580_pp0_iter5_reg <= p_Val2_5_reg_1580_pp0_iter4_reg;
        p_Val2_5_reg_1580_pp0_iter6_reg <= p_Val2_5_reg_1580_pp0_iter5_reg;
        p_Val2_5_reg_1580_pp0_iter7_reg <= p_Val2_5_reg_1580_pp0_iter6_reg;
        p_Val2_5_reg_1580_pp0_iter8_reg <= p_Val2_5_reg_1580_pp0_iter7_reg;
        p_Val2_5_reg_1580_pp0_iter9_reg <= p_Val2_5_reg_1580_pp0_iter8_reg;
        p_Val2_s_reg_1539_pp0_iter2_reg <= p_Val2_s_reg_1539_pp0_iter1_reg;
        p_Val2_s_reg_1539_pp0_iter3_reg <= p_Val2_s_reg_1539_pp0_iter2_reg;
        p_Val2_s_reg_1539_pp0_iter4_reg <= p_Val2_s_reg_1539_pp0_iter3_reg;
        p_Val2_s_reg_1539_pp0_iter5_reg <= p_Val2_s_reg_1539_pp0_iter4_reg;
        p_Val2_s_reg_1539_pp0_iter6_reg <= p_Val2_s_reg_1539_pp0_iter5_reg;
        p_Val2_s_reg_1539_pp0_iter7_reg <= p_Val2_s_reg_1539_pp0_iter6_reg;
        p_Val2_s_reg_1539_pp0_iter8_reg <= p_Val2_s_reg_1539_pp0_iter7_reg;
        p_Val2_s_reg_1539_pp0_iter9_reg <= p_Val2_s_reg_1539_pp0_iter8_reg;
        r_V_28_reg_1861 <= r_V_28_fu_1524_p2;
        r_V_30_reg_1734[12 : 1] <= r_V_30_fu_795_p3[12 : 1];
        r_V_30_reg_1734_pp0_iter10_reg[12 : 1] <= r_V_30_reg_1734[12 : 1];
        ret_V_13_reg_1740[15 : 1] <= ret_V_13_fu_857_p2[15 : 1];
        ret_V_1_reg_1750 <= ret_V_1_fu_886_p2;
        ret_V_22_reg_1831 <= ret_V_22_fu_1175_p2;
        ret_V_42_reg_1791 <= ret_V_42_fu_1099_p2;
        ret_V_47_reg_1841 <= ret_V_47_fu_1212_p2;
        sext_ln728_1_reg_1593_pp0_iter2_reg <= sext_ln728_1_reg_1593_pp0_iter1_reg;
        sext_ln728_1_reg_1593_pp0_iter3_reg <= sext_ln728_1_reg_1593_pp0_iter2_reg;
        sext_ln728_1_reg_1593_pp0_iter4_reg <= sext_ln728_1_reg_1593_pp0_iter3_reg;
        sext_ln728_1_reg_1593_pp0_iter5_reg <= sext_ln728_1_reg_1593_pp0_iter4_reg;
        sext_ln728_1_reg_1593_pp0_iter6_reg <= sext_ln728_1_reg_1593_pp0_iter5_reg;
        sext_ln728_1_reg_1593_pp0_iter7_reg <= sext_ln728_1_reg_1593_pp0_iter6_reg;
        sext_ln728_1_reg_1593_pp0_iter8_reg <= sext_ln728_1_reg_1593_pp0_iter7_reg;
        trunc_ln708_10_reg_1856 <= {{grp_fu_1515_p3[29:18]}};
        trunc_ln708_13_reg_1689 <= {{r_V_43_fu_756_p2[35:24]}};
        trunc_ln708_1_reg_1669 <= {{grp_fu_1405_p3[23:12]}};
        trunc_ln708_2_reg_1699 <= {{ret_V_33_fu_774_p2[17:6]}};
        trunc_ln708_6_reg_1851 <= {{ret_V_36_fu_1238_p2[35:24]}};
        trunc_ln708_9_reg_1776 <= {{ret_V_39_fu_1077_p2[29:18]}};
        trunc_ln708_9_reg_1776_pp0_iter11_reg <= trunc_ln708_9_reg_1776;
        trunc_ln708_9_reg_1776_pp0_iter12_reg <= trunc_ln708_9_reg_1776_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        r_V_8_reg_1821 <= grp_fu_1480_p3;
        ret_V_18_reg_1826 <= grp_fu_1488_p4;
        ret_V_24_reg_1836 <= grp_fu_1507_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_25_reg_1634 <= grp_fu_1364_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_265_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_265_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_270_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_300_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp104) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_310_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_310_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_315_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_315_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp112) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_320_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_320_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_325_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_325_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_330_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_330_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_335_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_335_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp154) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_340_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_340_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp157) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_345_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_15_fu_570_p2 = (19'd4096 + ret_V_38_fu_564_p2);

assign add_ln1192_17_fu_976_p2 = ($signed(grp_fu_1463_p4) + $signed(rhs_V_2_fu_969_p3));

assign add_ln1192_18_fu_1023_p2 = ($signed(add_ln1192_17_fu_976_p2) + $signed(sext_ln1192_9_fu_1019_p1));

assign add_ln1192_19_fu_1071_p2 = ($signed(add_ln1192_18_fu_1023_p2) + $signed(sext_ln1192_10_fu_1067_p1));

assign add_ln1192_28_fu_586_p2 = (lhs_V_1_fu_384_p3 + add_ln1192_30_fu_580_p2);

assign add_ln1192_30_fu_580_p2 = ($signed(18'd255168) + $signed(r_V_s_fu_448_p3));

assign add_ln1192_7_fu_456_p2 = ($signed(18'd261248) + $signed(r_V_s_fu_448_p3));

assign add_ln1192_8_fu_433_p2 = ($signed(mul_ln1192_5_fu_1338_p2) + $signed(lhs_V_3_fu_425_p3));

assign add_ln1192_fu_1124_p2 = (13'd250 + ret_V_32_fu_1118_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp104 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp112 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp116 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp154 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp157 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp60 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp63 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp66 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp71 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp73 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call99 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call118 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call163 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call176 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call187 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call203 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call219 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call225 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call237 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call241 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call251 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call29 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call45 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call59 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call65 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call75 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call89 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call99 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1329_p0 = 18'd262105;

assign grp_fu_1364_p0 = 18'd59;

assign grp_fu_1364_p1 = sext_ln703_5_fu_492_p1;

assign grp_fu_1364_p2 = 18'd4096;

assign grp_fu_1378_p0 = 24'd210;

assign grp_fu_1378_p2 = {{mul_ln700_3_reg_1624}, {6'd0}};

assign grp_fu_1398_p0 = sext_ln728_reg_1553;

assign grp_fu_1398_p1 = sext_ln728_reg_1553;

assign grp_fu_1398_p2 = 18'd260032;

assign grp_fu_1405_p2 = {{p_Val2_5_reg_1580_pp0_iter1_reg}, {12'd0}};

assign grp_fu_1418_p0 = 18'd262095;

assign grp_fu_1431_p0 = 13'd8133;

assign grp_fu_1439_p0 = r_V_2_fu_895_p1;

assign grp_fu_1439_p1 = r_V_2_fu_895_p1;

assign grp_fu_1439_p2 = 16'd64960;

assign grp_fu_1447_p0 = 9'd424;

assign grp_fu_1455_p0 = 13'd19;

assign grp_fu_1455_p2 = 13'd7808;

assign grp_fu_1488_p2 = 13'd11;

assign grp_fu_1488_p3 = 13'd8064;

assign grp_fu_1498_p0 = r_V_20_fu_1145_p1;

assign grp_fu_1498_p1 = r_V_20_fu_1145_p1;

assign grp_fu_1507_p0 = r_V_25_fu_1190_p1;

assign grp_fu_1507_p1 = r_V_25_fu_1190_p1;

assign grp_fu_1515_p2 = 30'd1057751040;

assign grp_fu_1530_p2 = 30'd1059323904;

assign grp_generic_sincos_12_6_s_fu_265_in_V = {{add_ln1192_7_fu_456_p2[17:6]}};

assign grp_generic_sincos_12_6_s_fu_270_in_V = {{add_ln1192_28_fu_586_p2[17:6]}};

assign grp_generic_sincos_12_6_s_fu_285_in_V = {{ret_V_35_fu_618_p2[17:6]}};

assign grp_generic_sincos_12_6_s_fu_305_in_V = ($signed(12'd4051) + $signed(p_Val2_13_reg_1546_pp0_iter1_reg));

assign grp_generic_sincos_12_6_s_fu_315_in_V = ($signed(p_Val2_5_reg_1580_pp0_iter1_reg) + $signed(p_Val2_13_reg_1546_pp0_iter1_reg));

assign grp_generic_sincos_12_6_s_fu_320_in_V = $signed(trunc_ln708_11_fu_741_p4);

assign grp_generic_sincos_12_6_s_fu_340_in_V = ($signed(12'd94) + $signed(p_Val2_1_reg_1560_pp0_iter3_reg));

assign lhs_V_1_fu_384_p3 = {{p_Val2_1_fu_374_p4}, {6'd0}};

assign lhs_V_3_fu_425_p3 = {{p_Val2_5_fu_411_p4}, {6'd0}};

assign lhs_V_4_fu_957_p3 = {{r_V_31_fu_937_p2}, {12'd0}};

assign lhs_V_5_fu_1093_p1 = p_Val2_1_reg_1560_pp0_iter9_reg;

assign lhs_V_6_fu_1148_p3 = {{ret_V_42_reg_1791}, {6'd0}};

assign lhs_V_7_fu_1193_p3 = {{r_V_41_fu_1184_p2}, {6'd0}};

assign lhs_V_8_fu_1205_p1 = $signed(grp_generic_sincos_12_6_s_fu_335_ap_return);

assign mul_ln1118_5_fu_1392_p0 = sext_ln1118_23_fu_679_p1;

assign mul_ln1118_5_fu_1392_p1 = sext_ln1118_23_fu_679_p1;

assign mul_ln1118_fu_1346_p0 = sext_ln1118_18_fu_576_p1;

assign mul_ln1118_fu_1346_p1 = sext_ln1118_18_fu_576_p1;

assign mul_ln1192_2_fu_1413_p0 = 18'd49;

assign mul_ln1192_2_fu_1413_p1 = sext_ln728_1_reg_1593_pp0_iter2_reg;

assign mul_ln1192_3_fu_1232_p0 = outsin_V_6_reg_1770_pp0_iter11_reg;

assign mul_ln1192_3_fu_1232_p1 = r_V_8_reg_1821;

assign mul_ln1192_3_fu_1232_p2 = ($signed(mul_ln1192_3_fu_1232_p0) * $signed(mul_ln1192_3_fu_1232_p1));

assign mul_ln1192_5_fu_1338_p0 = sext_ln728_1_fu_421_p1;

assign mul_ln1192_5_fu_1338_p1 = sext_ln728_1_fu_421_p1;

assign mul_ln700_1_fu_1221_p0 = add_ln1192_reg_1816;

assign mul_ln700_1_fu_1221_p2 = ($signed(mul_ln700_1_fu_1221_p0) * $signed(mul_ln700_reg_1811));

assign mul_ln700_3_fu_1358_p0 = 18'd210;

assign mul_ln700_3_fu_1358_p1 = sext_ln703_5_fu_492_p1;

assign mul_ln728_1_fu_1386_p0 = 18'd420;

assign mul_ln728_1_fu_1386_p1 = sext_ln728_reg_1553;

assign mul_ln728_fu_1426_p0 = 18'd35;

assign mul_ln728_fu_1426_p1 = sext_ln728_1_reg_1593_pp0_iter8_reg;

assign p_Val2_13_fu_360_p4 = {{x_V_in_sig[47:36]}};

assign p_Val2_1_fu_374_p4 = {{x_V_in_sig[179:168]}};

assign p_Val2_5_fu_411_p4 = {{x_V_in_sig[191:180]}};

assign p_Val2_s_fu_350_p4 = {{x_V_in_sig[35:24]}};

assign p_shl_fu_872_p3 = {{trunc_ln1193_fu_869_p1}, {3'd0}};

assign r_V_18_fu_488_p1 = p_Val2_1_fu_374_p4;

assign r_V_19_fu_1352_p0 = r_V_18_fu_488_p1;

assign r_V_19_fu_1352_p1 = r_V_18_fu_488_p1;

assign r_V_20_fu_1145_p1 = outsin_V_6_reg_1770;

assign r_V_23_fu_1181_p1 = $signed(outsin_V_22_reg_1801);

assign r_V_25_fu_1190_p1 = $signed(outsin_V_13_reg_1714_pp0_iter10_reg);

assign r_V_2_fu_895_p1 = $signed(outsin_V_reg_1719);

assign r_V_30_fu_795_p3 = {{p_Val2_5_reg_1580_pp0_iter8_reg}, {1'd0}};

assign r_V_31_fu_937_p2 = ($signed(sub_ln1118_fu_931_p2) - $signed(sext_ln727_fu_892_p1));

assign r_V_32_fu_817_p2 = ($signed(sext_ln1118_8_fu_813_p1) - $signed(sext_ln1118_4_fu_802_p1));

assign r_V_33_fu_847_p2 = ($signed(sext_ln1118_9_fu_831_p1) - $signed(sext_ln1118_10_fu_843_p1));

assign r_V_34_fu_1005_p2 = ($signed(sext_ln1118_11_fu_989_p1) + $signed(sext_ln1118_12_fu_1001_p1));

assign r_V_35_fu_520_p2 = ($signed(sext_ln1118_14_fu_504_p1) + $signed(sext_ln1118_15_fu_516_p1));

assign r_V_36_fu_550_p2 = ($signed(sext_ln1118_16_fu_534_p1) + $signed(sext_ln1118_17_fu_546_p1));

assign r_V_37_fu_635_p2 = ($signed({{1'b0}, {36'd156}}) * $signed(mul_ln1118_reg_1614));

assign r_V_38_fu_1053_p2 = ($signed(sext_ln1118_19_fu_1037_p1) + $signed(sext_ln1118_20_fu_1049_p1));

assign r_V_40_fu_735_p2 = ($signed(sext_ln1118_22_fu_731_p1) - $signed(sext_ln1118_2_fu_710_p1));

assign r_V_41_fu_1184_p2 = ($signed(9'd0) - $signed(r_V_23_fu_1181_p1));

assign r_V_43_fu_756_p2 = ($signed({{1'b0}, {36'd293}}) * $signed(mul_ln1118_5_reg_1659));

assign r_V_4_fu_603_p1 = p_Val2_4_reg_1574;

assign r_V_5_fu_1372_p0 = r_V_4_fu_603_p1;

assign r_V_5_fu_1372_p1 = r_V_4_fu_603_p1;

assign r_V_s_fu_448_p3 = {{tmp_6_fu_438_p4}, {7'd0}};

assign ret_V_10_fu_904_p2 = ($signed(9'd452) + $signed(sext_ln703_1_fu_901_p1));

assign ret_V_13_fu_857_p2 = ($signed(sext_ln703_4_fu_853_p1) + $signed(r_V_32_fu_817_p2));

assign ret_V_1_fu_886_p2 = (27'd110592 + sub_ln1193_fu_880_p2);

assign ret_V_22_fu_1175_p2 = ($signed(20'd1033344) + $signed(ret_V_44_fu_1170_p2));

assign ret_V_28_fu_1272_p2 = ($signed(10'd14) + $signed(sext_ln703_14_fu_1269_p1));

assign ret_V_32_fu_1118_p2 = ($signed(sext_ln1192_2_fu_1114_p1) - $signed(sext_ln1192_1_fu_1111_p1));

assign ret_V_33_fu_774_p2 = ($signed(18'd3136) + $signed(grp_fu_1418_p3));

assign ret_V_34_fu_1297_p2 = ($signed(mul_ln700_1_reg_1846) - $signed(sext_ln728_2_fu_1293_p1));

assign ret_V_35_fu_618_p2 = ($signed(18'd255744) + $signed(sub_ln1192_fu_613_p2));

assign ret_V_36_fu_1238_p2 = ($signed(36'd67796729856) + $signed(mul_ln1192_3_fu_1232_p2));

assign ret_V_37_fu_473_p2 = ($signed(18'd257600) + $signed(mul_ln1192_5_fu_1338_p2));

assign ret_V_38_fu_564_p2 = ($signed(sext_ln703_6_fu_556_p1) - $signed(sext_ln703_7_fu_560_p1));

assign ret_V_39_fu_1077_p2 = ($signed(30'd1062731776) + $signed(add_ln1192_19_fu_1071_p2));

assign ret_V_40_fu_664_p2 = ($signed(grp_fu_1378_p3) + $signed(rhs_V_5_fu_657_p3));

assign ret_V_42_fu_1099_p2 = ($signed(lhs_V_5_fu_1093_p1) + $signed(rhs_V_6_fu_1096_p1));

assign ret_V_44_fu_1170_p2 = ($signed(grp_fu_1498_p3) + $signed(sext_ln728_4_fu_1166_p1));

assign ret_V_47_fu_1212_p2 = ($signed(lhs_V_8_fu_1205_p1) - $signed(rhs_V_9_fu_1209_p1));

assign rhs_V_1_fu_606_p3 = {{p_Val2_13_reg_1546}, {6'd0}};

assign rhs_V_2_fu_969_p3 = {{mul_ln728_reg_1745}, {12'd0}};

assign rhs_V_3_fu_1011_p3 = {{r_V_34_fu_1005_p2}, {12'd0}};

assign rhs_V_4_fu_1059_p3 = {{r_V_38_fu_1053_p2}, {12'd0}};

assign rhs_V_5_fu_657_p3 = {{mul_ln728_1_fu_1386_p2}, {6'd0}};

assign rhs_V_6_fu_1096_p1 = p_Val2_5_reg_1580_pp0_iter9_reg;

assign rhs_V_8_fu_1159_p3 = {{outsin_V_21_reg_1796}, {6'd0}};

assign rhs_V_9_fu_1209_p1 = $signed(outsin_V_24_reg_1806);

assign rhs_V_fu_1285_p3 = {{grp_generic_sincos_12_6_s_fu_345_ap_return}, {30'd0}};

assign sext_ln1118_10_fu_843_p1 = $signed(shl_ln1118_4_fu_835_p3);

assign sext_ln1118_11_fu_989_p1 = $signed(shl_ln1118_5_fu_981_p3);

assign sext_ln1118_12_fu_1001_p1 = $signed(shl_ln1118_6_fu_993_p3);

assign sext_ln1118_14_fu_504_p1 = $signed(shl_ln1118_7_fu_496_p3);

assign sext_ln1118_15_fu_516_p1 = $signed(shl_ln1118_8_fu_508_p3);

assign sext_ln1118_16_fu_534_p1 = $signed(shl_ln1118_9_fu_526_p3);

assign sext_ln1118_17_fu_546_p1 = $signed(shl_ln1118_s_fu_538_p3);

assign sext_ln1118_18_fu_576_p1 = $signed(add_ln1192_15_fu_570_p2);

assign sext_ln1118_19_fu_1037_p1 = $signed(shl_ln1118_10_fu_1029_p3);

assign sext_ln1118_20_fu_1049_p1 = $signed(shl_ln1118_11_fu_1041_p3);

assign sext_ln1118_22_fu_731_p1 = $signed(shl_ln1118_12_fu_724_p3);

assign sext_ln1118_23_fu_679_p1 = ret_V_25_reg_1634;

assign sext_ln1118_2_fu_710_p1 = p_Val2_5_reg_1580_pp0_iter1_reg;

assign sext_ln1118_4_fu_802_p1 = r_V_30_fu_795_p3;

assign sext_ln1118_6_fu_927_p1 = $signed(shl_ln_fu_920_p3);

assign sext_ln1118_8_fu_813_p1 = $signed(shl_ln1118_2_fu_806_p3);

assign sext_ln1118_9_fu_831_p1 = $signed(shl_ln1118_3_fu_823_p3);

assign sext_ln1118_fu_866_p1 = grp_fu_1431_p2;

assign sext_ln1192_10_fu_1067_p1 = $signed(rhs_V_4_fu_1059_p3);

assign sext_ln1192_1_fu_1111_p1 = p_Val2_4_reg_1574_pp0_iter10_reg;

assign sext_ln1192_2_fu_1114_p1 = $signed(grp_generic_sincos_12_6_s_fu_330_ap_return);

assign sext_ln1192_9_fu_1019_p1 = $signed(rhs_V_3_fu_1011_p3);

assign sext_ln703_14_fu_1269_p1 = $signed(ret_V_47_reg_1841);

assign sext_ln703_1_fu_901_p1 = $signed(outsin_V_20_reg_1729);

assign sext_ln703_4_fu_853_p1 = $signed(r_V_33_fu_847_p2);

assign sext_ln703_5_fu_492_p1 = p_Val2_1_fu_374_p4;

assign sext_ln703_6_fu_556_p1 = $signed(r_V_35_fu_520_p2);

assign sext_ln703_7_fu_560_p1 = $signed(r_V_36_fu_550_p2);

assign sext_ln727_fu_892_p1 = p_Val2_1_reg_1560_pp0_iter9_reg;

assign sext_ln728_1_fu_421_p1 = p_Val2_s_fu_350_p4;

assign sext_ln728_2_fu_1293_p1 = $signed(rhs_V_fu_1285_p3);

assign sext_ln728_4_fu_1166_p1 = $signed(rhs_V_8_fu_1159_p3);

assign sext_ln728_fu_370_p1 = p_Val2_13_fu_360_p4;

assign shl_ln1118_10_fu_1029_p3 = {{grp_generic_sincos_12_6_s_fu_300_ap_return}, {5'd0}};

assign shl_ln1118_11_fu_1041_p3 = {{grp_generic_sincos_12_6_s_fu_300_ap_return}, {1'd0}};

assign shl_ln1118_12_fu_724_p3 = {{p_Val2_5_reg_1580_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_1_fu_943_p3 = {{p_Val2_5_reg_1580_pp0_iter9_reg}, {5'd0}};

assign shl_ln1118_2_fu_806_p3 = {{p_Val2_5_reg_1580_pp0_iter8_reg}, {3'd0}};

assign shl_ln1118_3_fu_823_p3 = {{grp_generic_sincos_12_6_s_fu_290_ap_return}, {3'd0}};

assign shl_ln1118_4_fu_835_p3 = {{grp_generic_sincos_12_6_s_fu_290_ap_return}, {1'd0}};

assign shl_ln1118_5_fu_981_p1 = grp_generic_sincos_12_6_s_fu_295_ap_return;

assign shl_ln1118_5_fu_981_p3 = {{shl_ln1118_5_fu_981_p1}, {5'd0}};

assign shl_ln1118_6_fu_993_p1 = grp_generic_sincos_12_6_s_fu_295_ap_return;

assign shl_ln1118_6_fu_993_p3 = {{shl_ln1118_6_fu_993_p1}, {1'd0}};

assign shl_ln1118_7_fu_496_p3 = {{p_Val2_1_fu_374_p4}, {5'd0}};

assign shl_ln1118_8_fu_508_p3 = {{p_Val2_1_fu_374_p4}, {3'd0}};

assign shl_ln1118_9_fu_526_p3 = {{p_Val2_13_fu_360_p4}, {5'd0}};

assign shl_ln1118_s_fu_538_p3 = {{p_Val2_13_fu_360_p4}, {3'd0}};

assign shl_ln_fu_920_p3 = {{p_Val2_1_reg_1560_pp0_iter9_reg}, {4'd0}};

assign sub_ln1118_fu_931_p2 = ($signed(17'd0) - $signed(sext_ln1118_6_fu_927_p1));

assign sub_ln1192_fu_613_p2 = (add_ln1192_8_reg_1599 - rhs_V_1_fu_606_p3);

assign sub_ln1193_fu_880_p2 = ($signed(sext_ln1118_fu_866_p1) - $signed(p_shl_fu_872_p3));

assign tmp_6_fu_438_p4 = {{x_V_in_sig[46:36]}};

assign trunc_ln1193_fu_869_p1 = grp_fu_1431_p2[23:0];

assign trunc_ln708_11_fu_741_p4 = {{r_V_40_fu_735_p2[16:6]}};

assign y_0_V = {{ret_V_34_fu_1297_p2[41:30]}};

assign y_1_V = trunc_ln708_6_reg_1851;

assign y_2_V = trunc_ln708_9_reg_1776_pp0_iter12_reg;

assign y_3_V = trunc_ln708_10_reg_1856;

assign y_4_V = {{grp_fu_1530_p3[29:18]}};

always @ (posedge ap_clk) begin
    r_V_30_reg_1734[0] <= 1'b0;
    r_V_30_reg_1734_pp0_iter10_reg[0] <= 1'b0;
    ret_V_13_reg_1740[0] <= 1'b0;
end

endmodule //myproject
