{
    "asm_rv32i": ["basic"],
    "asm_rv32i_zicsr": ["basic"],
    "asm_rv32im": ["basic"],
    "asm_rv32ic": ["basic"],
    "asm_rv32i_zbb_min-max": ["basic"],

    "asm_rv32i_custom-simd-dot": ["basic"],
    "asm_rv32i_custom-simd-unpk": ["basic"],
    "asm_rv32i_custom-simd-alu": ["basic"],
    "asm_rv32i_custom-scp": ["basic"],

    "rd_pairing": ["basic"],
    "dcache_set_thrashing": ["basic"],

    "factorial": [["n_20"], ["LOOPS=10"]],
    "fibonacci": [["n_18"], ["LOOPS=10"]],
    "gcd_lcm": [["n_large"], ["LOOPS=10"]],
    "prime_numbers": [["n_3000"], ["LOOPS=10"]],
    "vector_ew_al_uint8": ["basic"],
    "vector_ew_mac_uint8": ["basic"],
    "vector_ew_basic": ["all"],
    "matmul": ["all"],
    "dot_product": ["all"],
    "dot_product_unaligned_len_even": ["all"],
    "sorting_num": [["all"], ["LOOPS=2"]],
    "sorting_str": [["all"], ["LOOPS=2"]],

    "uart_direct_send": ["hello_world"],
    "uart_printf_mini": ["hello_world"],
    "timer_interrupt": ["basic"],

    "mlp": ["all"],
    "dhrystone": [["dhrystone"], ["DHRY_ITERS=10"]],
    "coremark": [["coremark"], ["ITERATIONS=2"]],
    "stream_int": [["stream"], ["NTIMES=5"]],
    "embench/aha-mont64/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/crc32/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/cubic/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/edn/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/huffbench/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/matmult-int/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/md5sum/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/minver/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/nbody/": [["bench"], ["CPU_MHZ=1"]],
    "embench/nettle-aes/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/nettle-sha256/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/nsichneu/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/picojpeg/": [["bench"], ["CPU_MHZ=1"]],
    "embench/primecount/": [["bench"], ["CPU_MHZ=1"]],
    "embench/qrduino/": [["bench"], ["CPU_MHZ=1"]],
    "embench/sglib-combined/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/slre/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/st/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/statemate/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/tarfind/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/ud/": [["bench"], ["CPU_MHZ=0.1"]],
    "embench/wikisort/": [["bench"], ["CPU_MHZ=1"]],

    "aapg_static/rv32i": ["aapg"],
    "aapg_static/rv32i_zmmul": ["aapg"],
    "aapg_static/rv32i_branches": ["aapg"],
    "aapg_static/rv32i_mem": ["aapg"],

    "imperas-riscv-tests/ADD": ["test"],
    "imperas-riscv-tests/ADDI": ["test"],
    "imperas-riscv-tests/AND": ["test"],
    "imperas-riscv-tests/ANDI": ["test"],
    "imperas-riscv-tests/AUIPC": ["test"],
    "imperas-riscv-tests/BEQ": ["test"],
    "imperas-riscv-tests/BGE": ["test"],
    "imperas-riscv-tests/BGEU": ["test"],
    "imperas-riscv-tests/BLT": ["test"],
    "imperas-riscv-tests/BLTU": ["test"],
    "imperas-riscv-tests/BNE": ["test"],
    "imperas-riscv-tests/I-DELAY_SLOTS": ["test"],
    "imperas-riscv-tests/I-ENDIANESS": ["test"],
    "imperas-riscv-tests/I-NOP": ["test"],
    "imperas-riscv-tests/I-RF_size": ["test"],
    "imperas-riscv-tests/I-RF_width": ["test"],
    "imperas-riscv-tests/I-RF_x0": ["test"],
    "imperas-riscv-tests/JAL": ["test"],
    "imperas-riscv-tests/JALR": ["test"],
    "imperas-riscv-tests/LB": ["test"],
    "imperas-riscv-tests/LBU": ["test"],
    "imperas-riscv-tests/LH": ["test"],
    "imperas-riscv-tests/LHU": ["test"],
    "imperas-riscv-tests/LUI": ["test"],
    "imperas-riscv-tests/LW": ["test"],
    "imperas-riscv-tests/OR": ["test"],
    "imperas-riscv-tests/ORI": ["test"],
    "imperas-riscv-tests/SB": ["test"],
    "imperas-riscv-tests/SH": ["test"],
    "imperas-riscv-tests/SLL": ["test"],
    "imperas-riscv-tests/SLLI": ["test"],
    "imperas-riscv-tests/SLT": ["test"],
    "imperas-riscv-tests/SLTI": ["test"],
    "imperas-riscv-tests/SLTIU": ["test"],
    "imperas-riscv-tests/SLTU": ["test"],
    "imperas-riscv-tests/SRA": ["test"],
    "imperas-riscv-tests/SRAI": ["test"],
    "imperas-riscv-tests/SRL": ["test"],
    "imperas-riscv-tests/SRLI": ["test"],
    "imperas-riscv-tests/SUB": ["test"],
    "imperas-riscv-tests/SW": ["test"],
    "imperas-riscv-tests/XOR": ["test"],
    "imperas-riscv-tests/XORI": ["test"]
}
