Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Mar  1 10:31:49 2026
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file phys_opt_report_timing_summary_0.rpt -pb phys_opt_report_timing_summary_0.pb -rpx phys_opt_report_timing_summary_0.rpx
| Design            : thz_pipeline_top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Physopt postPlace
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                                  Violations  
-------  --------  -----------------------------------------------------------  ----------  
NTCN-11  Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.571        0.000                      0                85662       -0.165      -51.250                   1838                85662        0.166        0.000                       0                 28980  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.571        0.000                      0                85662       -0.165      -51.250                   1838                85662        0.166        0.000                       0                 28980  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :         1838  Failing Endpoints,  Worst Slack       -0.165ns,  Total Violation      -51.250ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.428ns (18.377%)  route 1.901ns (81.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.068 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.555ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.402     4.435    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.567     5.068    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[1]/C
                         clock pessimism              0.101     5.169    
                         clock uncertainty           -0.104     5.065    
    SLICE_X65Y138        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.005    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.005    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.428ns (18.377%)  route 1.901ns (81.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.068 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.555ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.402     4.435    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.567     5.068    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[2]/C
                         clock pessimism              0.101     5.169    
                         clock uncertainty           -0.104     5.065    
    SLICE_X65Y138        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.005    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.005    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.428ns (18.377%)  route 1.901ns (81.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.068 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.555ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.402     4.435    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.567     5.068    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[3]/C
                         clock pessimism              0.101     5.169    
                         clock uncertainty           -0.104     5.065    
    SLICE_X65Y138        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.005    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.005    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.428ns (18.377%)  route 1.901ns (81.623%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.068 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.555ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.402     4.435    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.567     5.068    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[4]/C
                         clock pessimism              0.101     5.169    
                         clock uncertainty           -0.104     5.065    
    SLICE_X65Y138        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.005    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.005    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.428ns (18.338%)  route 1.906ns (81.662%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 5.075 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.555ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.407     4.440    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X64Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.574     5.075    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X64Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[0]/C
                         clock pessimism              0.101     5.176    
                         clock uncertainty           -0.104     5.072    
    SLICE_X64Y138        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     5.012    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.012    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.428ns (18.682%)  route 1.863ns (81.318%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 5.070 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.555ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.364     4.397    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.569     5.070    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[5]/C
                         clock pessimism              0.101     5.171    
                         clock uncertainty           -0.104     5.067    
    SLICE_X65Y138        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.007    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.428ns (18.682%)  route 1.863ns (81.318%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 5.070 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.555ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.364     4.397    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.569     5.070    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[6]/C
                         clock pessimism              0.101     5.171    
                         clock uncertainty           -0.104     5.067    
    SLICE_X65Y138        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.007    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.428ns (18.682%)  route 1.863ns (81.318%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 5.070 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.555ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.364     4.397    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.569     5.070    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[7]/C
                         clock pessimism              0.101     5.171    
                         clock uncertainty           -0.104     5.067    
    SLICE_X65Y138        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.007    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.428ns (18.682%)  route 1.863ns (81.318%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 5.070 - 3.333 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.555ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.898     2.106    thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/aclk
    SLICE_X66Y85         FDRE                                         r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.185 r  thz_pipeline_top_i/xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg/Q
                         net (fo=35, estimated)       0.152     2.337    thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X66Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.447 r  thz_pipeline_top_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, estimated)        0.732     3.179    thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/out_stream_TREADY
    SLICE_X65Y116        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.230 r  thz_pipeline_top_i/mlkem_top_1/inst/write_phase_U0/regslice_both_out_stream_V_data_V_U/raddr[7]_i_3/O
                         net (fo=4, estimated)        0.217     3.447    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg_reg[0]_1
    SLICE_X65Y119        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.596 r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/raddr[7]_i_1/O
                         net (fo=28, estimated)       0.398     3.994    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/pop
    SLICE_X64Y148        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.033 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mOutPtr[8]_i_1/O
                         net (fo=9, estimated)        0.364     4.397    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/E[0]
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.569     5.070    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/ap_clk
    SLICE_X65Y138        FDRE                                         r  thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[8]/C
                         clock pessimism              0.101     5.171    
                         clock uncertainty           -0.104     5.067    
    SLICE_X65Y138        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     5.007    thz_pipeline_top_i/mlkem_top_1/inst/result_stream_U/mOutPtr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.904ns (38.403%)  route 1.450ns (61.597%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 5.034 - 3.333 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.616ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.555ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.779     1.987    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[20])
                                                      0.662     2.649 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[20]
                         net (fo=16, estimated)       0.750     3.399    thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X54Y168        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     3.538 f  thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, estimated)        0.216     3.754    thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_513
    SLICE_X54Y168        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.791 f  thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, estimated)        0.191     3.982    thz_pipeline_top_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16]
    SLICE_X53Y167        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.048 r  thz_pipeline_top_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i[23]_i_1/O
                         net (fo=8, estimated)        0.293     4.341    thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SS[0]
    SLICE_X53Y166        FDSE                                         r  thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.533     5.034    thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X53Y166        FDSE                                         r  thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/C
                         clock pessimism              0.101     5.135    
                         clock uncertainty           -0.104     5.031    
    SLICE_X53Y166        FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.074     4.957    thz_pipeline_top_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  0.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.165ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.060ns (45.455%)  route 0.072ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.541ns (routing 0.555ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.616ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.541     1.709    thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X50Y121        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.769 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]/Q
                         net (fo=1, estimated)        0.072     1.841    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB0
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.821     2.029    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism             -0.101     1.928    
    SLICE_X50Y119        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.006    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.541ns (routing 0.555ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.616ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.541     1.709    thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X50Y121        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.769 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, estimated)        0.070     1.839    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIA0
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.821     2.029    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
                         clock pessimism             -0.101     1.928    
    SLICE_X50Y119        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.003    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.158ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][136]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.542ns (routing 0.555ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.616ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.542     1.710    thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X50Y121        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.770 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][136]/Q
                         net (fo=1, estimated)        0.078     1.848    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIF0
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.821     2.029    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF/CLK
                         clock pessimism             -0.101     1.928    
    SLICE_X50Y119        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.006    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.578ns (routing 0.555ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.616ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.578     1.746    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X61Y60         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.804 r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1083]/Q
                         net (fo=1, estimated)        0.074     1.878    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DID0
    SLICE_X61Y59         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.865     2.073    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X61Y59         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/CLK
                         clock pessimism             -0.119     1.954    
    SLICE_X61Y59         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     2.030    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.578ns (routing 0.555ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.616ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.578     1.746    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X61Y60         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.804 r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1087]/Q
                         net (fo=1, estimated)        0.076     1.880    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIF0
    SLICE_X61Y59         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.865     2.073    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X61Y59         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/CLK
                         clock pessimism             -0.119     1.954    
    SLICE_X61Y59         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.032    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.578ns (routing 0.555ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.616ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.578     1.746    thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X61Y60         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.804 r  thz_pipeline_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1085]/Q
                         net (fo=1, estimated)        0.078     1.882    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIE0
    SLICE_X61Y59         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.865     2.073    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X61Y59         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/CLK
                         clock pessimism             -0.119     1.954    
    SLICE_X61Y59         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.031    thz_pipeline_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.541ns (routing 0.555ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.616ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.541     1.709    thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X50Y120        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.767 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]/Q
                         net (fo=1, estimated)        0.078     1.845    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIG1
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.821     2.029    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/CLK
                         clock pessimism             -0.101     1.928    
    SLICE_X50Y119        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     1.988    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.142ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.058ns (37.662%)  route 0.096ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.542ns (routing 0.555ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.616ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.542     1.710    thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X50Y121        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.768 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/Q
                         net (fo=1, estimated)        0.096     1.864    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIG0
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.821     2.029    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X50Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/CLK
                         clock pessimism             -0.101     1.928    
    SLICE_X50Y119        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.006    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.141ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.554ns (routing 0.555ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.616ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.554     1.722    thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_mm2s_aclk
    SLICE_X60Y120        FDRE                                         r  thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.781 r  thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg_reg/Q
                         net (fo=1, estimated)        0.105     1.886    thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/DIE0
    SLICE_X61Y119        RAMD32                                       r  thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.843     2.051    thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X61Y119        RAMD32                                       r  thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/CLK
                         clock pessimism             -0.101     1.950    
    SLICE_X61Y119        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.027    thz_pipeline_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.542ns (routing 0.555ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.616ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.542     1.710    thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X55Y120        FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.768 r  thz_pipeline_top_i/axi_smc1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/Q
                         net (fo=1, estimated)        0.103     1.871    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF0
    SLICE_X54Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.827     2.035    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X54Y119        RAMD32                                       r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                         clock pessimism             -0.101     1.934    
    SLICE_X54Y119        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.012    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                 -0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X1Y15  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X2Y27  thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y26  thz_pipeline_top_i/beamformer_top_0/inst/weights_im_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y34  thz_pipeline_top_i/beamformer_top_0/inst/weights_im_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y32  thz_pipeline_top_i/beamformer_top_0/inst/weights_im_3_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.036ns (4.534%)  route 0.758ns (95.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.555ns, distribution 1.134ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, estimated)        0.471     0.471    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y240        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     0.507 r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, estimated)        0.287     0.794    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.689     1.857    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.015ns (3.927%)  route 0.367ns (96.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.380ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, estimated)        0.249     0.249    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y240        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.264 r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, estimated)        0.118     0.382    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.190     1.362    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y240        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.280ns  (logic 0.126ns (5.526%)  route 2.154ns (94.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.616ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.555ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.805     2.013    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.089 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, estimated)      1.615     3.704    thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X62Y75         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     3.754 r  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, estimated)        0.539     4.293    thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X55Y77         FDRE                                         r  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.549     1.717    thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X55Y77         FDRE                                         r  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.031ns  (logic 0.145ns (7.139%)  route 1.886ns (92.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.616ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.555ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.805     2.013    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
    SLICE_X54Y206        FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.089 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, estimated)      1.615     3.704    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X62Y75         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.773 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, estimated)        0.271     4.044    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X62Y75         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.581     1.749    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X62Y75         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 0.078ns (3.953%)  route 1.895ns (96.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.555ns, distribution 1.035ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.895     4.001    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y27         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.590     1.758    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y27         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 0.078ns (3.953%)  route 1.895ns (96.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.555ns, distribution 1.035ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.895     4.001    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y27         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.590     1.758    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y27         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 0.078ns (3.953%)  route 1.895ns (96.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.555ns, distribution 1.035ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.895     4.001    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y27         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.590     1.758    thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y27         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.078ns (3.965%)  route 1.889ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.555ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.889     3.995    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y9          FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.574     1.742    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y9          FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.078ns (3.965%)  route 1.889ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.555ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.889     3.995    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y9          FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.574     1.742    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y9          FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.078ns (3.965%)  route 1.889ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.555ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.889     3.995    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y9          FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.574     1.742    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y9          FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.953ns  (logic 0.078ns (3.994%)  route 1.875ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.555ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.875     3.981    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y11         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.573     1.741    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y11         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.953ns  (logic 0.078ns (3.994%)  route 1.875ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.616ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.555ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.820     2.028    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y194        FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.106 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, estimated)       1.875     3.981    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y11         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.573     1.741    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y11         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.039ns (17.972%)  route 0.178ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.380ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.178     1.324    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y85         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.090     1.262    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y85         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.039ns (17.972%)  route 0.178ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.380ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.178     1.324    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y85         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.090     1.262    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y85         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.039ns (17.972%)  route 0.178ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.380ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.178     1.324    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y85         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.090     1.262    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y85         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.380ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.187     1.333    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.094     1.266    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.380ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.187     1.333    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.094     1.266    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.380ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.187     1.333    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.094     1.266    thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.039ns (13.684%)  route 0.246ns (86.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.380ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.246     1.392    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.083     1.255    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.039ns (13.684%)  route 0.246ns (86.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.380ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.246     1.392    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.083     1.255    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.039ns (13.684%)  route 0.246ns (86.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.380ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.246     1.392    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y89         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.083     1.255    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y89         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.039ns (13.636%)  route 0.247ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.336ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.380ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    0.968     1.107    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y83         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.146 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, estimated)       0.247     1.393    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y101        FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.097     1.269    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y101        FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.122ns  (logic 1.408ns (66.353%)  route 0.714ns (33.648%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[5])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[5]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<5>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[5]_V_DATA[5])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<5>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[5]_ALU_OUT[5])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, estimated)        0.714     2.122    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_535
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.120ns  (logic 1.408ns (66.415%)  route 0.712ns (33.585%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<4>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<4>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=2, estimated)        0.712     2.120    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_536
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[4]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.116ns  (logic 1.408ns (66.541%)  route 0.708ns (33.459%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, estimated)       0.708     2.116    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_525
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.092ns  (logic 1.408ns (67.304%)  route 0.684ns (32.696%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, estimated)        0.684     2.092    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_538
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[2]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.091ns  (logic 1.408ns (67.336%)  route 0.683ns (32.664%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<11>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<11>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<11>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[11]
                         net (fo=2, estimated)        0.683     2.091    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_529
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[11]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[11]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.083ns  (logic 1.408ns (67.595%)  route 0.675ns (32.405%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[8])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<8>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<8>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, estimated)        0.675     2.083    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_532
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.080ns  (logic 1.408ns (67.692%)  route 0.672ns (32.308%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[12])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<12>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<12>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<12>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[12]
                         net (fo=2, estimated)        0.672     2.080    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_528
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[12]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 1.408ns (67.725%)  route 0.671ns (32.275%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[13])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<13>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<13>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, estimated)        0.671     2.079    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_527
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[13]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 1.408ns (67.790%)  route 0.669ns (32.210%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, estimated)        0.669     2.077    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_530
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[10]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 1.408ns (67.855%)  route 0.667ns (32.145%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.710ns (routing 0.555ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y97        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[9])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, routed)           0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<9>
    DSP48E2_X0Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[9]_V_DATA[9])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, routed)           0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<9>
    DSP48E2_X0Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[9]_ALU_OUT[9])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X0Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=2, estimated)        0.667     2.075    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_531
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.710     1.878    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X41Y240        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[9]_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.250ns (80.386%)  route 0.061ns (19.614%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.380ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y99        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[25])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<25>
    DSP48E2_X0Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<25>
    DSP48E2_X0Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<25>
    DSP48E2_X0Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[25]
                         net (fo=1, estimated)        0.061     0.311    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_516
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.277     1.449    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[25]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.250ns (79.872%)  route 0.063ns (20.128%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.380ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[23])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=1, estimated)        0.063     0.313    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_517
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.193     1.365    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[23]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.250ns (79.872%)  route 0.063ns (20.128%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.380ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y67        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[23])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=1, estimated)        0.063     0.313    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_518
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.195     1.367    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[23]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.618%)  route 0.064ns (20.382%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.380ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y99        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[26])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<26>
    DSP48E2_X0Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<26>
    DSP48E2_X0Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[26])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<26>
    DSP48E2_X0Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[26]_P[26])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[26]
                         net (fo=1, estimated)        0.064     0.314    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_515
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.277     1.449    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[26]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[27]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.618%)  route 0.064ns (20.382%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.380ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y99        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[27])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<27>
    DSP48E2_X0Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<27>
    DSP48E2_X0Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<27>
    DSP48E2_X0Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[27]
                         net (fo=1, estimated)        0.064     0.314    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_514
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[27]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.277     1.449    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X6Y248         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[27]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.250ns (78.616%)  route 0.068ns (21.384%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.380ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, estimated)        0.068     0.318    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_518
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.193     1.365    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y162        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.250ns (78.616%)  route 0.068ns (21.384%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.380ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=2, estimated)        0.068     0.318    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_533
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.192     1.364    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[7]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.250ns (78.616%)  route 0.068ns (21.384%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.380ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y67        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, estimated)        0.068     0.318    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_519
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.195     1.367    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y167        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.250ns (78.616%)  route 0.068ns (21.384%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.194ns (routing 0.380ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y67        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=2, estimated)        0.068     0.318    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_534
    SLICE_X70Y165        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.194     1.366    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y165        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[7]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.250ns (78.370%)  route 0.069ns (21.630%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.380ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<6>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<6>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[6]
                         net (fo=2, estimated)        0.069     0.319    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_534
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, estimated)        0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=29304, estimated)    1.192     1.364    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
    SLICE_X70Y160        SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[6]_srl2/CLK





