# Compile of fir.sv failed with 1 errors.
# Compile of test_fir.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 14:08:20 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:10:26 on Nov 15,2021, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 14:10:35 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:14:27 on Nov 15,2021, Elapsed time: 0:03:52
# Errors: 0, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 14:14:42 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
quit -sim
# End time: 14:16:42 on Nov 15,2021, Elapsed time: 0:02:00
# Errors: 0, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 14:16:51 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:29:08 on Nov 15,2021, Elapsed time: 0:12:17
# Errors: 0, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 14:29:14 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:31:56 on Nov 15,2021, Elapsed time: 0:02:42
# Errors: 0, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 14:32:05 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 15:02:12 on Nov 15,2021, Elapsed time: 0:30:07
# Errors: 0, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 15:02:18 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
