// Seed: 1311055200
module module_0;
  wire id_1;
  ;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  module_0 modCall_1 ();
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output reg id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    id_9 <= -1;
  end
endmodule
