<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_enable_splitter_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>enable_splitter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 09 19:25:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79deb485</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79deb485</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_enable_splitter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 09 19:25:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79deb485</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>enable_splitter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 09 19:25:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a55cb1cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_enable_splitter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 09 19:25:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a55cb1cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 09 19:26:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79deb485</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>switch_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out5</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out6</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/10ca/hdl/enable_splitter_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_enable_splitter_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/10ca/hdl/enable_splitter_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_enable_splitter_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_enable_splitter_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_enable_splitter_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_enable_splitter_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_enable_splitter_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_enable_splitter_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>splits the enabled signals</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_enable_splitter_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>enable_splitter_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69859a16_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56377802_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e735d9_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54710f97_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6534a2c_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9a851b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346c2143_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50be013f_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a5ea08_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2770836c_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5460b8e2_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4ded85_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75aa0679_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7219e732_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec05b02_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec55c7b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c571a00_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10133e3b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31aca37e_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acbe6e_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78eab0c0_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37550546_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590eee74_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d3a391_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22606612_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1c60fe_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2233ebca_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733f0eaf_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ace227_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8826c9_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d583858_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a6d2e_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4903657a_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307eb468_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c795de_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3188413f_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40485e81_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a745db_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4ddd1_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/enable_splitter_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4ff40f02"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c556f4c1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9ce5d054"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
