// Seed: 3111129521
module module_0 (
    output id_0,
    input logic id_1
    , id_24,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    output id_11,
    input logic id_12,
    output logic id_13,
    output id_14,
    input id_15,
    output logic id_16,
    input id_17,
    input id_18,
    output id_19,
    input logic id_20,
    input logic id_21,
    input id_22,
    output id_23
);
  logic id_25;
  logic id_26;
  type_45(
      id_10 == id_24, id_13
  );
  logic id_27;
  assign id_25 = id_3 - 1;
  logic id_28;
  logic id_29 = 1 << 1;
  logic id_30 = 1, id_31;
  logic id_32;
  logic id_33 = id_9;
  logic id_34;
  assign id_34 = 1;
endmodule
