
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.43

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency shift_right_count[2]$_DFFE_PN0P_/CLK ^
  -0.24 target latency parallel_out[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net23 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__buf_4)
    11    0.06    0.16    0.20    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_4)
                                         net1 (net)
                  0.16    0.00    0.93 ^ parallel_out[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ parallel_out[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                          0.35    0.59   library removal time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: parallel_in[7] (input port clocked by core_clock)
Endpoint: parallel_out[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v parallel_in[7] (in)
                                         parallel_in[7] (net)
                  0.00    0.00    0.20 v input12/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.08    0.28 v input12/X (sky130_fd_sc_hd__clkbuf_1)
                                         net13 (net)
                  0.04    0.00    0.28 v _138_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.06    0.34 ^ _138_/Y (sky130_fd_sc_hd__nand2_1)
                                         _015_ (net)
                  0.05    0.00    0.34 ^ _140_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.04    0.07    0.41 v _140_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _007_ (net)
                  0.04    0.00    0.41 v parallel_out[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ parallel_out[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.04    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_right_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net23 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__buf_4)
    11    0.06    0.16    0.20    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_4)
                                         net1 (net)
                  0.16    0.00    0.93 ^ shift_right_count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ shift_right_count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.20    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.18    0.43    0.66 ^ shift_right_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         shift_right_count[0] (net)
                  0.18    0.00    0.66 ^ _082_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.09    0.13    0.79 v _082_/Y (sky130_fd_sc_hd__inv_1)
                                         _073_ (net)
                  0.09    0.00    0.79 v _153_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.33    1.12 v _153_/SUM (sky130_fd_sc_hd__ha_1)
                                         _076_ (net)
                  0.07    0.00    1.12 v _102_/B_N (sky130_fd_sc_hd__nor2b_1)
     2    0.01    0.07    0.16    1.29 v _102_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _038_ (net)
                  0.07    0.00    1.29 v _132_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.29    1.58 v _132_/X (sky130_fd_sc_hd__a211o_1)
                                         _063_ (net)
                  0.05    0.00    1.58 v _135_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.12    0.15    1.73 ^ _135_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _006_ (net)
                  0.12    0.00    1.73 ^ parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.73   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.08    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  3.43   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_right_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net23 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__buf_4)
    11    0.06    0.16    0.20    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_4)
                                         net1 (net)
                  0.16    0.00    0.93 ^ shift_right_count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ shift_right_count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.20    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.18    0.43    0.66 ^ shift_right_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         shift_right_count[0] (net)
                  0.18    0.00    0.66 ^ _082_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.09    0.13    0.79 v _082_/Y (sky130_fd_sc_hd__inv_1)
                                         _073_ (net)
                  0.09    0.00    0.79 v _153_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.33    1.12 v _153_/SUM (sky130_fd_sc_hd__ha_1)
                                         _076_ (net)
                  0.07    0.00    1.12 v _102_/B_N (sky130_fd_sc_hd__nor2b_1)
     2    0.01    0.07    0.16    1.29 v _102_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _038_ (net)
                  0.07    0.00    1.29 v _132_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.29    1.58 v _132_/X (sky130_fd_sc_hd__a211o_1)
                                         _063_ (net)
                  0.05    0.00    1.58 v _135_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.12    0.15    1.73 ^ _135_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _006_ (net)
                  0.12    0.00    1.73 ^ parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.73   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.08    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  3.43   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.2081958055496216

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4766590595245361

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8182

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0413648821413517

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.04578600078821182

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9034

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.66 ^ shift_right_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.13    0.79 v _082_/Y (sky130_fd_sc_hd__inv_1)
   0.33    1.12 v _153_/SUM (sky130_fd_sc_hd__ha_1)
   0.16    1.29 v _102_/Y (sky130_fd_sc_hd__nor2b_1)
   0.29    1.58 v _132_/X (sky130_fd_sc_hd__a211o_1)
   0.15    1.73 ^ _135_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.73 ^ parallel_out[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.73   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ parallel_out[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.08    5.16   library setup time
           5.16   data required time
---------------------------------------------------------
           5.16   data required time
          -1.73   data arrival time
---------------------------------------------------------
           3.43   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ parallel_out[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.61 ^ parallel_out[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.74 ^ _113_/Y (sky130_fd_sc_hd__o2bb2ai_1)
   0.00    0.74 ^ parallel_out[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ parallel_out[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.04    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2373

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2378

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.7342

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.4259

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
197.549302

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-04   1.78e-05   1.33e-10   1.24e-04  41.0%
Combinational          4.47e-05   4.32e-05   2.64e-10   8.79e-05  29.0%
Clock                  5.61e-05   3.46e-05   2.28e-11   9.07e-05  30.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-04   9.56e-05   4.19e-10   3.03e-04 100.0%
                          68.4%      31.6%       0.0%
