# TAPEOUT_PROGRAM_WEEK_2
# ğŸŒŸ BabySoC â€“ Week 2 Functional Modelling ğŸš€

Welcome to my **Week 2 journey** on BabySoC! This task demonstrates **SoC fundamentals** and **functional simulation** of the RVMyth core using **Icarus Verilog** and **GTKWave**.  

---

## ğŸ¯ Objective

- Understand **SoC fundamentals** ğŸ§   
- Perform **functional modelling** of BabySoC ğŸ’»  
- Analyze **reset, clock, and dataflow** signals using `.vcd` waveforms ğŸ“Š  

---

## ğŸ› ï¸ Tools Used

- ğŸ–¥ï¸ **Icarus Verilog** â†’ Compile Verilog RTL  
- âš¡ **vvp** â†’ Run simulation executable  
- ğŸ‘€ **GTKWave** â†’ View waveform and analyze signals  

---

## ğŸ”— Workflow Overview

```text
[ rvmyth.v + testbench.v ] 
        â”‚
        â”‚ compile
        â–¼
   [ rvmyth.out ] 
        â”‚
        â”‚ run simulation & dump waveform
        â–¼
   [ rvmyth.vcd ] ------------------> [ GTKWave Viewer ]
````

> All signals including **reset**, **clock**, and **dataflow** are observed in GTKWave.

---

## ğŸ“‚ Project Structure

```
VSDBabySoC/
â”œâ”€ src/
â”‚  â”œâ”€ module/
â”‚  â”‚  â”œâ”€ rvmyth.v        # ğŸ§© Main RVMyth RISC-V core
â”‚  â”‚  â””â”€ testbench.v     # ğŸ§ª Testbench for simulation
â”‚  â””â”€ include/
â”‚     â”œâ”€ my_macros.vh       # ğŸ“Œ Macro definitions
â”‚     â”œâ”€ sandpiper_gen.vh   # ğŸ› ï¸ SandPiper auto-generated headers
â”‚     â”œâ”€ sandpiper.vh       # âš™ï¸ SandPiper definitions
â”‚     â”œâ”€ sp_default.vh      # ğŸ“ Default configs
â”‚     â””â”€ sp_verilog.vh      # ğŸ’¡ Verilog helper functions
â”œâ”€ output/
â”‚  â””â”€ pre_synth_sim/
â”‚     â”œâ”€ rvmyth.out  # âš¡ Simulation executable
â”‚     â””â”€ rvmyth.vcd  # ğŸ“Š VCD waveform
â””â”€ README.md
```

> Each folder/file is modularized for **simulation, analysis, and documentation**.

---

## ğŸ“ Simulation Steps

1ï¸âƒ£ **Clone the repo:**

```bash
git clone <repo-url>
cd VSDBabySoC
```

2ï¸âƒ£ **Compile design & testbench:**

```bash
iverilog -I src/include -o output/pre_synth_sim/rvmyth.out src/module/rvmyth.v src/module/testbench.v
```

3ï¸âƒ£ **Run simulation executable:**

```bash
vvp output/pre_synth_sim/rvmyth.out
```

4ï¸âƒ£ **Open waveform in GTKWave:**

```bash
gtkwave output/pre_synth_sim/rvmyth.vcd
```

---

## ğŸ“¸ Simulation Waveform

Hereâ€™s the captured waveform from **`rvmyth.vcd`**:

![BabySoC Simulation]
<img width="1920" height="1080" alt="Image" src="https://github.com/user-attachments/assets/14fce871-1fab-44db-8a5a-9bab80f10660" />

**Observation:**

* ğŸ”„ **Reset:** At the start, reset is asserted and registers initialize to 0
* â±ï¸ **Clock:** After reset, clock drives the design correctly
* ğŸ”€ **Dataflow:** Signals toggle and move across modules, confirming functional correctness

---

## âœ… Deliverables

* ğŸ“ **Simulation logs:** `output/pre_synth_sim/rvmyth.out`
* ğŸ“Š **Waveform file:** `output/pre_synth_sim/rvmyth.vcd`
* ğŸ–¼ï¸ **Waveform screenshot:** `images/rvmyth_vcd.png`
* âœï¸ **Observations/explanations** included above

---

## ğŸ† Week 2 Outcome

By completing this task:

* âœ… Learned SoC fundamentals and BabySoC architecture ğŸ§ 
* âœ… Compiled and simulated the RVMyth core successfully âš¡
* âœ… Verified reset, clock, and dataflow signals in GTKWave ğŸ‘€
* âœ… Documented workflow, waveform, and observations ğŸ“¸

âœ¨ **Week 2 â€“ BabySoC functional modelling completed!** ğŸ‰

---

