#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 16:43:26 2022
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Analyzing module sys_reset_n (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Elaborating module sys_reset_n
I: hdmi_loop.sys_reset_n_u0 parameter value:
    N = 32'b00000000000000000000000000100000
    MAX_TIME = 32'b00000000000000000000000001100100
    FREQ = 32'b00000000000000000000000000110010
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (160.1%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.229s wall, 0.125s user + 0.109s system = 0.234s CPU (102.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (122.8%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
I: FSM c_state_fsm[4:0] inferred.
I: FSM c_state_fsm[17:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.092s wall, 0.078s user + 0.016s system = 0.094s CPU (102.2%)

Start sdm2adm.
I: Constant propagation done on N41 (bmsREDAND).
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.029s wall, 0.016s user + 0.000s system = 0.016s CPU (53.5%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Thu Jul 28 16:43:26 2022
Action compile: Peak memory pool usage is 91,713,536 bytes
