Classic Timing Analyzer report for test3
Tue Dec 12 03:27:23 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
  7. Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+
; Type                                                                                             ; Slack     ; Required Time                     ; Actual Time                      ; From                                     ; To                                               ; From Clock                                                                        ; To Clock                                                                          ; Failed Paths ;
+--------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                   ; N/A       ; None                              ; -4.035 ns                        ; sw[1]                                    ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; --                                                                                ; clk_50M                                                                           ; 0            ;
; Worst-case tco                                                                                   ; N/A       ; None                              ; 104.599 ns                       ; pro_7segment_decoder:pro_7sd|clk_1       ; segment_1[3]                                     ; clk_50M                                                                           ; --                                                                                ; 0            ;
; Worst-case tpd                                                                                   ; N/A       ; None                              ; 101.320 ns                       ; sw[8]                                    ; segment_1[3]                                     ; --                                                                                ; --                                                                                ; 0            ;
; Worst-case th                                                                                    ; N/A       ; None                              ; 6.560 ns                         ; sw[0]                                    ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; --                                                                                ; clk_50M                                                                           ; 0            ;
; Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0' ; 96.768 ns ; 10.00 MHz ( period = 100.000 ns ) ; 309.41 MHz ( period = 3.232 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|clk_1K              ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]          ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                                                     ;           ;                                   ;                                  ;                                          ;                                                  ;                                                                                   ;                                                                                   ; 0            ;
+--------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                   ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50M  ; 1                     ; 5                   ; -2.419 ns ;              ;
; clk_50M                                                                           ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; enter_bar                                                                         ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                     ; To                                       ; From Clock                                                                        ; To Clock                                                                          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 96.768 ns ; 309.41 MHz ( period = 3.232 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.614 ns                 ; 1.846 ns                ;
; 96.797 ns ; 312.21 MHz ( period = 3.203 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.614 ns                 ; 1.817 ns                ;
; 96.812 ns ; 313.68 MHz ( period = 3.188 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.614 ns                 ; 1.802 ns                ;
; 96.823 ns ; 314.76 MHz ( period = 3.177 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.608 ns                 ; 1.785 ns                ;
; 96.839 ns ; 316.36 MHz ( period = 3.161 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.608 ns                 ; 1.769 ns                ;
; 96.975 ns ; 330.58 MHz ( period = 3.025 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.608 ns                 ; 1.633 ns                ;
; 97.019 ns ; 335.46 MHz ( period = 2.981 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.742 ns                ;
; 97.116 ns ; 346.74 MHz ( period = 2.884 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.614 ns                 ; 1.498 ns                ;
; 97.138 ns ; 349.41 MHz ( period = 2.862 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.608 ns                 ; 1.470 ns                ;
; 97.144 ns ; 350.14 MHz ( period = 2.856 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.617 ns                ;
; 97.150 ns ; 350.88 MHz ( period = 2.850 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.611 ns                ;
; 97.222 ns ; 359.97 MHz ( period = 2.778 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.539 ns                ;
; 97.228 ns ; 360.75 MHz ( period = 2.772 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.533 ns                ;
; 97.230 ns ; 361.01 MHz ( period = 2.770 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.531 ns                ;
; 97.244 ns ; 362.84 MHz ( period = 2.756 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.517 ns                ;
; 97.278 ns ; 367.38 MHz ( period = 2.722 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.483 ns                ;
; 97.302 ns ; 370.64 MHz ( period = 2.698 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.459 ns                ;
; 97.322 ns ; 373.41 MHz ( period = 2.678 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.439 ns                ;
; 97.323 ns ; 373.55 MHz ( period = 2.677 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.608 ns                 ; 1.285 ns                ;
; 97.336 ns ; 375.38 MHz ( period = 2.664 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.425 ns                ;
; 97.353 ns ; 377.79 MHz ( period = 2.647 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.408 ns                ;
; 97.357 ns ; 378.36 MHz ( period = 2.643 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.404 ns                ;
; 97.358 ns ; 378.50 MHz ( period = 2.642 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.403 ns                ;
; 97.385 ns ; 382.41 MHz ( period = 2.615 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.376 ns                ;
; 97.393 ns ; 383.58 MHz ( period = 2.607 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.368 ns                ;
; 97.414 ns ; 386.70 MHz ( period = 2.586 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.347 ns                ;
; 97.416 ns ; 387.00 MHz ( period = 2.584 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.345 ns                ;
; 97.428 ns ; 388.80 MHz ( period = 2.572 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.333 ns                ;
; 97.447 ns ; 391.70 MHz ( period = 2.553 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.314 ns                ;
; 97.457 ns ; 393.24 MHz ( period = 2.543 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.304 ns                ;
; 97.473 ns ; 395.73 MHz ( period = 2.527 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.288 ns                ;
; 97.473 ns ; 395.73 MHz ( period = 2.527 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.288 ns                ;
; 97.482 ns ; 397.14 MHz ( period = 2.518 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.279 ns                ;
; 97.494 ns ; 399.04 MHz ( period = 2.506 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.267 ns                ;
; 97.505 ns ; 400.80 MHz ( period = 2.495 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.256 ns                ;
; 97.552 ns ; 408.50 MHz ( period = 2.448 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.614 ns                 ; 1.062 ns                ;
; 97.557 ns ; 409.33 MHz ( period = 2.443 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.204 ns                ;
; 97.586 ns ; 414.25 MHz ( period = 2.414 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.175 ns                ;
; 97.630 ns ; 421.94 MHz ( period = 2.370 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.131 ns                ;
; 97.666 ns ; 428.45 MHz ( period = 2.334 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.095 ns                ;
; 97.897 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.864 ns                ;
; 97.905 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.856 ns                ;
; 97.906 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.855 ns                ;
; 97.919 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.842 ns                ;
; 97.926 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.835 ns                ;
; 97.929 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.832 ns                ;
; 97.948 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.813 ns                ;
; 97.950 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.811 ns                ;
; 97.960 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.608 ns                 ; 0.648 ns                ;
; 97.969 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.614 ns                 ; 0.645 ns                ;
; 98.046 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.715 ns                ;
; 98.113 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.648 ns                ;
; 98.126 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.635 ns                ;
; 98.176 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.585 ns                ;
; 98.193 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.568 ns                ;
; 98.248 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.513 ns                ;
; 98.249 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.512 ns                ;
; 98.254 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.507 ns                ;
; 98.255 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.506 ns                ;
; 98.256 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.505 ns                ;
; 98.262 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.499 ns                ;
; 98.264 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.497 ns                ;
; 98.274 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.487 ns                ;
; 98.274 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.487 ns                ;
; 98.283 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.478 ns                ;
; 98.291 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.470 ns                ;
; 98.294 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.467 ns                ;
; 98.304 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.457 ns                ;
; 98.306 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.455 ns                ;
; 98.322 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.439 ns                ;
; 98.328 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.433 ns                ;
; 98.334 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.427 ns                ;
; 98.335 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.426 ns                ;
; 98.338 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.423 ns                ;
; 98.345 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.416 ns                ;
; 98.349 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.412 ns                ;
; 98.388 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.373 ns                ;
; 98.388 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.373 ns                ;
; 98.400 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.361 ns                ;
; 98.474 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.287 ns                ;
; 98.481 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.280 ns                ;
; 98.481 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.280 ns                ;
; 98.496 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.265 ns                ;
; 98.498 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.263 ns                ;
; 98.610 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.151 ns                ;
; 98.627 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.134 ns                ;
; 98.627 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.134 ns                ;
; 98.628 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.133 ns                ;
; 98.637 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.124 ns                ;
; 98.645 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.116 ns                ;
; 98.703 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.058 ns                ;
; 98.716 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.045 ns                ;
; 98.716 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.045 ns                ;
; 98.719 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.042 ns                ;
; 98.725 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.036 ns                ;
; 98.734 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.027 ns                ;
; 98.737 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.024 ns                ;
; 98.737 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.024 ns                ;
; 98.739 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.022 ns                ;
; 98.765 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.996 ns                ;
; 98.767 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.994 ns                ;
; 98.768 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.993 ns                ;
; 98.771 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.990 ns                ;
; 98.771 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.990 ns                ;
; 98.781 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.980 ns                ;
; 99.112 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.649 ns                ;
; 99.113 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.648 ns                ;
; 99.117 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.644 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
+-----------+-----------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                  ;
+---------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                     ; To                                       ; From Clock                                                                        ; To Clock                                                                          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.635 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.644 ns                 ;
; 0.635 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.644 ns                 ;
; 0.635 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.644 ns                 ;
; 0.639 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.648 ns                 ;
; 0.639 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.648 ns                 ;
; 0.640 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.649 ns                 ;
; 0.641 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.650 ns                 ;
; 0.644 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.653 ns                 ;
; 0.817 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.826 ns                 ;
; 0.819 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.828 ns                 ;
; 0.971 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.980 ns                 ;
; 0.981 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.984 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.985 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.987 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 1.013 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.022 ns                 ;
; 1.015 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.015 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.018 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.027 ns                 ;
; 1.018 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.027 ns                 ;
; 1.027 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.033 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.042 ns                 ;
; 1.036 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.045 ns                 ;
; 1.036 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.045 ns                 ;
; 1.036 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.045 ns                 ;
; 1.036 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.045 ns                 ;
; 1.049 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.058 ns                 ;
; 1.050 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.059 ns                 ;
; 1.053 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.062 ns                 ;
; 1.054 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.063 ns                 ;
; 1.107 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.116 ns                 ;
; 1.115 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.124 ns                 ;
; 1.124 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.133 ns                 ;
; 1.125 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.134 ns                 ;
; 1.125 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.134 ns                 ;
; 1.142 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.151 ns                 ;
; 1.249 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.258 ns                 ;
; 1.254 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.263 ns                 ;
; 1.254 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.263 ns                 ;
; 1.256 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.265 ns                 ;
; 1.270 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.279 ns                 ;
; 1.271 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.280 ns                 ;
; 1.271 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.280 ns                 ;
; 1.275 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.284 ns                 ;
; 1.278 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.287 ns                 ;
; 1.352 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.361 ns                 ;
; 1.363 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.372 ns                 ;
; 1.364 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.373 ns                 ;
; 1.364 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.373 ns                 ;
; 1.403 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.412 ns                 ;
; 1.407 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.414 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.423 ns                 ;
; 1.417 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.426 ns                 ;
; 1.418 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.427 ns                 ;
; 1.424 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.433 ns                 ;
; 1.430 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.439 ns                 ;
; 1.446 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.455 ns                 ;
; 1.448 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.458 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.467 ns                 ;
; 1.461 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.461 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.469 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.478 ns                 ;
; 1.470 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.479 ns                 ;
; 1.477 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.486 ns                 ;
; 1.478 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.487 ns                 ;
; 1.478 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.487 ns                 ;
; 1.478 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.487 ns                 ;
; 1.485 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.494 ns                 ;
; 1.490 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.499 ns                 ;
; 1.496 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.505 ns                 ;
; 1.497 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.506 ns                 ;
; 1.498 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.507 ns                 ;
; 1.504 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.513 ns                 ;
; 1.559 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.568 ns                 ;
; 1.576 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.585 ns                 ;
; 1.591 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.600 ns                 ;
; 1.616 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.625 ns                 ;
; 1.621 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.630 ns                 ;
; 1.624 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.633 ns                 ;
; 1.626 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.635 ns                 ;
; 1.639 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.648 ns                 ;
; 1.706 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.715 ns                 ;
; 1.709 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.718 ns                 ;
; 1.757 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.766 ns                 ;
; 1.760 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.769 ns                 ;
; 1.773 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.782 ns                 ;
; 1.776 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.785 ns                 ;
; 1.782 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.791 ns                 ;
; 1.783 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.138 ns                  ; 0.645 ns                 ;
; 1.789 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.798 ns                 ;
; 1.792 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.144 ns                  ; 0.648 ns                 ;
; 1.797 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.806 ns                 ;
; 1.823 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.832 ns                 ;
; 1.833 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.842 ns                 ;
; 2.200 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.138 ns                  ; 1.062 ns                 ;
; 2.429 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.144 ns                  ; 1.285 ns                 ;
; 2.614 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.144 ns                  ; 1.470 ns                 ;
; 2.636 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.138 ns                  ; 1.498 ns                 ;
; 2.777 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.144 ns                  ; 1.633 ns                 ;
; 2.913 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.144 ns                  ; 1.769 ns                 ;
; 2.929 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.144 ns                  ; 1.785 ns                 ;
; 2.940 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.138 ns                  ; 1.802 ns                 ;
; 2.955 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.138 ns                  ; 1.817 ns                 ;
; 2.984 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.138 ns                  ; 1.846 ns                 ;
+---------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------+
; tsu                                                                                                     ;
+-------+--------------+------------+-------+--------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                               ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------------------+----------+
; N/A   ; None         ; -4.035 ns  ; sw[1] ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; clk_50M  ;
; N/A   ; None         ; -4.247 ns  ; sw[0] ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; clk_50M  ;
+-------+--------------+------------+-------+--------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                             ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 104.599 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 104.589 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 104.473 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 103.977 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 103.346 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 103.150 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 102.806 ns ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.663 ns ; state.S5                                         ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.653 ns ; state.S5                                         ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.537 ns ; state.S5                                         ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.261 ns ; state.S6                                         ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.251 ns ; state.S6                                         ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.242 ns ; state.S7                                         ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.232 ns ; state.S7                                         ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.135 ns ; state.S6                                         ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.116 ns ; state.S7                                         ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 101.041 ns ; state.S5                                         ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 100.639 ns ; state.S6                                         ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 100.620 ns ; state.S7                                         ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 100.410 ns ; state.S5                                         ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 100.214 ns ; state.S5                                         ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 100.008 ns ; state.S6                                         ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.989 ns  ; state.S7                                         ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.870 ns  ; state.S5                                         ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.812 ns  ; state.S6                                         ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.793 ns  ; state.S7                                         ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.468 ns  ; state.S6                                         ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.449 ns  ; state.S7                                         ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.431 ns  ; state.S4                                         ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.421 ns  ; state.S4                                         ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 99.305 ns  ; state.S4                                         ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.809 ns  ; state.S4                                         ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.614 ns  ; state.S2                                         ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.604 ns  ; state.S2                                         ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.488 ns  ; state.S2                                         ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.445 ns  ; state.S3                                         ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.435 ns  ; state.S3                                         ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.319 ns  ; state.S3                                         ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 98.178 ns  ; state.S4                                         ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.992 ns  ; state.S2                                         ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.982 ns  ; state.S4                                         ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.823 ns  ; state.S3                                         ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.638 ns  ; state.S4                                         ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.361 ns  ; state.S2                                         ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.192 ns  ; state.S3                                         ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 97.165 ns  ; state.S2                                         ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 96.996 ns  ; state.S3                                         ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 96.821 ns  ; state.S2                                         ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 96.652 ns  ; state.S3                                         ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 85.935 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 85.793 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 85.728 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 85.686 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 85.628 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 85.428 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 85.124 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.999 ns  ; state.S5                                         ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.857 ns  ; state.S5                                         ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.792 ns  ; state.S5                                         ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.750 ns  ; state.S5                                         ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.692 ns  ; state.S5                                         ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.597 ns  ; state.S6                                         ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.578 ns  ; state.S7                                         ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.492 ns  ; state.S5                                         ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.455 ns  ; state.S6                                         ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.436 ns  ; state.S7                                         ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.390 ns  ; state.S6                                         ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.371 ns  ; state.S7                                         ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.348 ns  ; state.S6                                         ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.329 ns  ; state.S7                                         ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.290 ns  ; state.S6                                         ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.271 ns  ; state.S7                                         ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.188 ns  ; state.S5                                         ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.090 ns  ; state.S6                                         ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 82.071 ns  ; state.S7                                         ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 81.786 ns  ; state.S6                                         ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 81.767 ns  ; state.S7                                         ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 80.767 ns  ; state.S4                                         ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 80.625 ns  ; state.S4                                         ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 80.560 ns  ; state.S4                                         ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 80.518 ns  ; state.S4                                         ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 80.460 ns  ; state.S4                                         ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 80.260 ns  ; state.S4                                         ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.956 ns  ; state.S4                                         ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.950 ns  ; state.S2                                         ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.808 ns  ; state.S2                                         ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.781 ns  ; state.S3                                         ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.743 ns  ; state.S2                                         ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.701 ns  ; state.S2                                         ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.643 ns  ; state.S2                                         ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.639 ns  ; state.S3                                         ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.574 ns  ; state.S3                                         ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.532 ns  ; state.S3                                         ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.474 ns  ; state.S3                                         ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.443 ns  ; state.S2                                         ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.274 ns  ; state.S3                                         ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 79.139 ns  ; state.S2                                         ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 78.970 ns  ; state.S3                                         ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 59.145 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 58.606 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 58.392 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 58.276 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 58.221 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 58.177 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 57.929 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 56.209 ns  ; state.S5                                         ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.807 ns  ; state.S6                                         ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.788 ns  ; state.S7                                         ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.670 ns  ; state.S5                                         ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.456 ns  ; state.S5                                         ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.340 ns  ; state.S5                                         ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.285 ns  ; state.S5                                         ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.268 ns  ; state.S6                                         ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.249 ns  ; state.S7                                         ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.241 ns  ; state.S5                                         ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.054 ns  ; state.S6                                         ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 55.035 ns  ; state.S7                                         ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.993 ns  ; state.S5                                         ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.938 ns  ; state.S6                                         ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.919 ns  ; state.S7                                         ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.883 ns  ; state.S6                                         ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.864 ns  ; state.S7                                         ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.839 ns  ; state.S6                                         ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.820 ns  ; state.S7                                         ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.591 ns  ; state.S6                                         ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 54.572 ns  ; state.S7                                         ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.977 ns  ; state.S4                                         ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.438 ns  ; state.S4                                         ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.224 ns  ; state.S4                                         ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.160 ns  ; state.S2                                         ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.108 ns  ; state.S4                                         ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.053 ns  ; state.S4                                         ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 53.009 ns  ; state.S4                                         ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.991 ns  ; state.S3                                         ; segment_100[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.761 ns  ; state.S4                                         ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.621 ns  ; state.S2                                         ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.452 ns  ; state.S3                                         ; segment_100[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.407 ns  ; state.S2                                         ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.291 ns  ; state.S2                                         ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.238 ns  ; state.S3                                         ; segment_100[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.236 ns  ; state.S2                                         ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.192 ns  ; state.S2                                         ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.122 ns  ; state.S3                                         ; segment_100[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.067 ns  ; state.S3                                         ; segment_100[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 52.023 ns  ; state.S3                                         ; segment_100[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 51.944 ns  ; state.S2                                         ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 51.775 ns  ; state.S3                                         ; segment_100[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 39.550 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 39.540 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 39.424 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 38.928 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 38.341 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[3]    ; clk_50M    ;
; N/A                                     ; None                                                ; 38.331 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[1]    ; clk_50M    ;
; N/A                                     ; None                                                ; 38.297 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 38.215 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[6]    ; clk_50M    ;
; N/A                                     ; None                                                ; 38.101 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 37.757 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 37.719 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[0]    ; clk_50M    ;
; N/A                                     ; None                                                ; 37.088 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[5]    ; clk_50M    ;
; N/A                                     ; None                                                ; 36.892 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[4]    ; clk_50M    ;
; N/A                                     ; None                                                ; 36.548 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_1[2]    ; clk_50M    ;
; N/A                                     ; None                                                ; 21.481 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 21.258 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 21.237 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 20.886 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 20.744 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 20.724 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 20.693 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 20.679 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 20.637 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 20.579 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 20.379 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 20.346 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 20.075 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 19.777 ns  ; pro_7segment_decoder:pro_7sd|clk_1               ; segment_1000[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 19.711 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[6]   ; clk_50M    ;
; N/A                                     ; None                                                ; 19.673 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[1]   ; clk_50M    ;
; N/A                                     ; None                                                ; 19.669 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[0]   ; clk_50M    ;
; N/A                                     ; None                                                ; 19.531 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[5]   ; clk_50M    ;
; N/A                                     ; None                                                ; 19.112 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[2]   ; clk_50M    ;
; N/A                                     ; None                                                ; 19.109 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[4]   ; clk_50M    ;
; N/A                                     ; None                                                ; 18.907 ns  ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; segment_10[3]   ; clk_50M    ;
; N/A                                     ; None                                                ; 18.545 ns  ; state.S5                                         ; segment_1000[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 18.322 ns  ; state.S5                                         ; segment_1000[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 18.301 ns  ; state.S5                                         ; segment_1000[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 18.143 ns  ; state.S6                                         ; segment_1000[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 18.124 ns  ; state.S7                                         ; segment_1000[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.920 ns  ; state.S6                                         ; segment_1000[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.901 ns  ; state.S7                                         ; segment_1000[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.899 ns  ; state.S6                                         ; segment_1000[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.880 ns  ; state.S7                                         ; segment_1000[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.788 ns  ; state.S5                                         ; segment_1000[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.757 ns  ; state.S5                                         ; segment_1000[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.410 ns  ; state.S5                                         ; segment_1000[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.386 ns  ; state.S6                                         ; segment_1000[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.367 ns  ; state.S7                                         ; segment_1000[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.355 ns  ; state.S6                                         ; segment_1000[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.336 ns  ; state.S7                                         ; segment_1000[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 17.008 ns  ; state.S6                                         ; segment_1000[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 16.989 ns  ; state.S7                                         ; segment_1000[4] ; clk_50M    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                  ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------+-----------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+----------------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From  ; To             ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+----------------+
; N/A                                     ; None                                                ; 101.320 ns      ; sw[8] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 101.310 ns      ; sw[8] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 101.194 ns      ; sw[8] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 101.193 ns      ; sw[9] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 101.183 ns      ; sw[9] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 101.067 ns      ; sw[9] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 101.029 ns      ; sw[4] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 101.027 ns      ; sw[7] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 101.019 ns      ; sw[4] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 101.017 ns      ; sw[7] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 100.960 ns      ; sw[5] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 100.950 ns      ; sw[5] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 100.904 ns      ; sw[6] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 100.903 ns      ; sw[4] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 100.901 ns      ; sw[7] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 100.894 ns      ; sw[6] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 100.834 ns      ; sw[5] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 100.778 ns      ; sw[6] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 100.698 ns      ; sw[8] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 100.571 ns      ; sw[9] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 100.407 ns      ; sw[4] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 100.405 ns      ; sw[7] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 100.338 ns      ; sw[5] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 100.282 ns      ; sw[6] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 100.067 ns      ; sw[8] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 99.940 ns       ; sw[9] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 99.871 ns       ; sw[8] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 99.776 ns       ; sw[4] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 99.774 ns       ; sw[7] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 99.744 ns       ; sw[9] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 99.707 ns       ; sw[5] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 99.651 ns       ; sw[6] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 99.580 ns       ; sw[4] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 99.578 ns       ; sw[7] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 99.527 ns       ; sw[8] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 99.511 ns       ; sw[5] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 99.455 ns       ; sw[6] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 99.400 ns       ; sw[9] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 99.236 ns       ; sw[4] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 99.234 ns       ; sw[7] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 99.167 ns       ; sw[5] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 99.111 ns       ; sw[6] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 98.667 ns       ; sw[3] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 98.657 ns       ; sw[3] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 98.541 ns       ; sw[3] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 98.045 ns       ; sw[3] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 97.912 ns       ; sw[1] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 97.902 ns       ; sw[1] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 97.786 ns       ; sw[1] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 97.488 ns       ; sw[2] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 97.485 ns       ; sw[0] ; segment_1[3]   ;
; N/A                                     ; None                                                ; 97.478 ns       ; sw[2] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 97.475 ns       ; sw[0] ; segment_1[1]   ;
; N/A                                     ; None                                                ; 97.414 ns       ; sw[3] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 97.362 ns       ; sw[2] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 97.359 ns       ; sw[0] ; segment_1[6]   ;
; N/A                                     ; None                                                ; 97.290 ns       ; sw[1] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 97.218 ns       ; sw[3] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 96.874 ns       ; sw[3] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 96.866 ns       ; sw[2] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 96.863 ns       ; sw[0] ; segment_1[0]   ;
; N/A                                     ; None                                                ; 96.659 ns       ; sw[1] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 96.463 ns       ; sw[1] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 96.235 ns       ; sw[2] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 96.232 ns       ; sw[0] ; segment_1[5]   ;
; N/A                                     ; None                                                ; 96.119 ns       ; sw[1] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 96.039 ns       ; sw[2] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 96.036 ns       ; sw[0] ; segment_1[4]   ;
; N/A                                     ; None                                                ; 95.695 ns       ; sw[2] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 95.692 ns       ; sw[0] ; segment_1[2]   ;
; N/A                                     ; None                                                ; 82.656 ns       ; sw[8] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 82.529 ns       ; sw[9] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 82.514 ns       ; sw[8] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 82.449 ns       ; sw[8] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 82.407 ns       ; sw[8] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 82.387 ns       ; sw[9] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 82.365 ns       ; sw[4] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 82.363 ns       ; sw[7] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 82.349 ns       ; sw[8] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 82.322 ns       ; sw[9] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 82.296 ns       ; sw[5] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 82.280 ns       ; sw[9] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 82.240 ns       ; sw[6] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 82.223 ns       ; sw[4] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 82.222 ns       ; sw[9] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 82.221 ns       ; sw[7] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 82.158 ns       ; sw[4] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 82.156 ns       ; sw[7] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 82.154 ns       ; sw[5] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 82.149 ns       ; sw[8] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 82.116 ns       ; sw[4] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 82.114 ns       ; sw[7] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 82.098 ns       ; sw[6] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 82.089 ns       ; sw[5] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 82.058 ns       ; sw[4] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 82.056 ns       ; sw[7] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 82.047 ns       ; sw[5] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 82.033 ns       ; sw[6] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 82.022 ns       ; sw[9] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 81.991 ns       ; sw[6] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 81.989 ns       ; sw[5] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 81.933 ns       ; sw[6] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 81.858 ns       ; sw[4] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 81.856 ns       ; sw[7] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 81.845 ns       ; sw[8] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 81.789 ns       ; sw[5] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 81.733 ns       ; sw[6] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 81.718 ns       ; sw[9] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 81.554 ns       ; sw[4] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 81.552 ns       ; sw[7] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 81.485 ns       ; sw[5] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 81.429 ns       ; sw[6] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 80.003 ns       ; sw[3] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 79.861 ns       ; sw[3] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 79.796 ns       ; sw[3] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 79.754 ns       ; sw[3] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 79.696 ns       ; sw[3] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 79.496 ns       ; sw[3] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 79.248 ns       ; sw[1] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 79.192 ns       ; sw[3] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 79.106 ns       ; sw[1] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 79.041 ns       ; sw[1] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 78.999 ns       ; sw[1] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 78.941 ns       ; sw[1] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 78.824 ns       ; sw[2] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 78.821 ns       ; sw[0] ; segment_10[1]  ;
; N/A                                     ; None                                                ; 78.741 ns       ; sw[1] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 78.682 ns       ; sw[2] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 78.679 ns       ; sw[0] ; segment_10[5]  ;
; N/A                                     ; None                                                ; 78.617 ns       ; sw[2] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 78.614 ns       ; sw[0] ; segment_10[6]  ;
; N/A                                     ; None                                                ; 78.575 ns       ; sw[2] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 78.572 ns       ; sw[0] ; segment_10[0]  ;
; N/A                                     ; None                                                ; 78.517 ns       ; sw[2] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 78.514 ns       ; sw[0] ; segment_10[2]  ;
; N/A                                     ; None                                                ; 78.437 ns       ; sw[1] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 78.317 ns       ; sw[2] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 78.314 ns       ; sw[0] ; segment_10[3]  ;
; N/A                                     ; None                                                ; 78.013 ns       ; sw[2] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 78.010 ns       ; sw[0] ; segment_10[4]  ;
; N/A                                     ; None                                                ; 55.866 ns       ; sw[8] ; segment_100[4] ;
; N/A                                     ; None                                                ; 55.739 ns       ; sw[9] ; segment_100[4] ;
; N/A                                     ; None                                                ; 55.575 ns       ; sw[4] ; segment_100[4] ;
; N/A                                     ; None                                                ; 55.573 ns       ; sw[7] ; segment_100[4] ;
; N/A                                     ; None                                                ; 55.506 ns       ; sw[5] ; segment_100[4] ;
; N/A                                     ; None                                                ; 55.450 ns       ; sw[6] ; segment_100[4] ;
; N/A                                     ; None                                                ; 55.327 ns       ; sw[8] ; segment_100[1] ;
; N/A                                     ; None                                                ; 55.200 ns       ; sw[9] ; segment_100[1] ;
; N/A                                     ; None                                                ; 55.113 ns       ; sw[8] ; segment_100[6] ;
; N/A                                     ; None                                                ; 55.036 ns       ; sw[4] ; segment_100[1] ;
; N/A                                     ; None                                                ; 55.034 ns       ; sw[7] ; segment_100[1] ;
; N/A                                     ; None                                                ; 54.997 ns       ; sw[8] ; segment_100[2] ;
; N/A                                     ; None                                                ; 54.986 ns       ; sw[9] ; segment_100[6] ;
; N/A                                     ; None                                                ; 54.967 ns       ; sw[5] ; segment_100[1] ;
; N/A                                     ; None                                                ; 54.942 ns       ; sw[8] ; segment_100[5] ;
; N/A                                     ; None                                                ; 54.911 ns       ; sw[6] ; segment_100[1] ;
; N/A                                     ; None                                                ; 54.898 ns       ; sw[8] ; segment_100[0] ;
; N/A                                     ; None                                                ; 54.870 ns       ; sw[9] ; segment_100[2] ;
; N/A                                     ; None                                                ; 54.822 ns       ; sw[4] ; segment_100[6] ;
; N/A                                     ; None                                                ; 54.820 ns       ; sw[7] ; segment_100[6] ;
; N/A                                     ; None                                                ; 54.815 ns       ; sw[9] ; segment_100[5] ;
; N/A                                     ; None                                                ; 54.771 ns       ; sw[9] ; segment_100[0] ;
; N/A                                     ; None                                                ; 54.753 ns       ; sw[5] ; segment_100[6] ;
; N/A                                     ; None                                                ; 54.706 ns       ; sw[4] ; segment_100[2] ;
; N/A                                     ; None                                                ; 54.704 ns       ; sw[7] ; segment_100[2] ;
; N/A                                     ; None                                                ; 54.697 ns       ; sw[6] ; segment_100[6] ;
; N/A                                     ; None                                                ; 54.651 ns       ; sw[4] ; segment_100[5] ;
; N/A                                     ; None                                                ; 54.650 ns       ; sw[8] ; segment_100[3] ;
; N/A                                     ; None                                                ; 54.649 ns       ; sw[7] ; segment_100[5] ;
; N/A                                     ; None                                                ; 54.637 ns       ; sw[5] ; segment_100[2] ;
; N/A                                     ; None                                                ; 54.607 ns       ; sw[4] ; segment_100[0] ;
; N/A                                     ; None                                                ; 54.605 ns       ; sw[7] ; segment_100[0] ;
; N/A                                     ; None                                                ; 54.582 ns       ; sw[5] ; segment_100[5] ;
; N/A                                     ; None                                                ; 54.581 ns       ; sw[6] ; segment_100[2] ;
; N/A                                     ; None                                                ; 54.538 ns       ; sw[5] ; segment_100[0] ;
; N/A                                     ; None                                                ; 54.526 ns       ; sw[6] ; segment_100[5] ;
; N/A                                     ; None                                                ; 54.523 ns       ; sw[9] ; segment_100[3] ;
; N/A                                     ; None                                                ; 54.482 ns       ; sw[6] ; segment_100[0] ;
; N/A                                     ; None                                                ; 54.359 ns       ; sw[4] ; segment_100[3] ;
; N/A                                     ; None                                                ; 54.357 ns       ; sw[7] ; segment_100[3] ;
; N/A                                     ; None                                                ; 54.290 ns       ; sw[5] ; segment_100[3] ;
; N/A                                     ; None                                                ; 54.234 ns       ; sw[6] ; segment_100[3] ;
; N/A                                     ; None                                                ; 53.213 ns       ; sw[3] ; segment_100[4] ;
; N/A                                     ; None                                                ; 52.674 ns       ; sw[3] ; segment_100[1] ;
; N/A                                     ; None                                                ; 52.460 ns       ; sw[3] ; segment_100[6] ;
; N/A                                     ; None                                                ; 52.458 ns       ; sw[1] ; segment_100[4] ;
; N/A                                     ; None                                                ; 52.344 ns       ; sw[3] ; segment_100[2] ;
; N/A                                     ; None                                                ; 52.289 ns       ; sw[3] ; segment_100[5] ;
; N/A                                     ; None                                                ; 52.245 ns       ; sw[3] ; segment_100[0] ;
; N/A                                     ; None                                                ; 52.034 ns       ; sw[2] ; segment_100[4] ;
; N/A                                     ; None                                                ; 52.031 ns       ; sw[0] ; segment_100[4] ;
; N/A                                     ; None                                                ; 51.997 ns       ; sw[3] ; segment_100[3] ;
; N/A                                     ; None                                                ; 51.919 ns       ; sw[1] ; segment_100[1] ;
; N/A                                     ; None                                                ; 51.705 ns       ; sw[1] ; segment_100[6] ;
; N/A                                     ; None                                                ; 51.589 ns       ; sw[1] ; segment_100[2] ;
; N/A                                     ; None                                                ; 51.534 ns       ; sw[1] ; segment_100[5] ;
; N/A                                     ; None                                                ; 51.495 ns       ; sw[2] ; segment_100[1] ;
; N/A                                     ; None                                                ; 51.492 ns       ; sw[0] ; segment_100[1] ;
; N/A                                     ; None                                                ; 51.490 ns       ; sw[1] ; segment_100[0] ;
; N/A                                     ; None                                                ; 51.281 ns       ; sw[2] ; segment_100[6] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;       ;                ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+----------------+


+---------------------------------------------------------------------------------------------------------------+
; th                                                                                                            ;
+---------------+-------------+-----------+-------+--------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                               ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------------------------------+----------+
; N/A           ; None        ; 6.560 ns  ; sw[0] ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0 ; clk_50M  ;
; N/A           ; None        ; 6.153 ns  ; sw[1] ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1 ; clk_50M  ;
+---------------+-------------+-----------+-------+--------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 12 03:27:22 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0" is a latch
    Warning: Node "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "enter_bar" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "WideOr1~0" as buffer
    Info: Detected gated clock "WideOr2~0" as buffer
    Info: Detected ripple clock "state.S2" as buffer
    Info: Detected ripple clock "state.S3" as buffer
    Info: Detected ripple clock "pro_7segment_decoder:pro_7sd|clk_100K" as buffer
    Info: Detected ripple clock "state.S4" as buffer
    Info: Detected ripple clock "pro_7segment_decoder:pro_7sd|clk_1K" as buffer
    Info: Detected ripple clock "pro_7segment_decoder:pro_7sd|clk_10" as buffer
    Info: Detected ripple clock "state.S5" as buffer
    Info: Detected ripple clock "state.S6" as buffer
    Info: Detected ripple clock "state.S7" as buffer
    Info: Detected gated clock "WideOr0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 96.768 ns for clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" between source register "pro_7segment_decoder:pro_7sd|cnt_100K[5]" and destination register "pro_7segment_decoder:pro_7sd|clk_1K"
    Info: Fmax is 309.41 MHz (period= 3.232 ns)
    Info: + Largest register to register requirement is 98.614 ns
        Info: + Setup relationship between source and destination is 100.000 ns
            Info: + Latch edge is 97.581 ns
                Info: Clock period of Destination clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.147 ns
            Info: + Shortest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to destination register is 5.080 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.879 ns) = 2.804 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_100K'
                Info: 4: + IC(1.674 ns) + CELL(0.602 ns) = 5.080 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1K'
                Info: Total cell delay = 1.481 ns ( 29.15 % )
                Info: Total interconnect delay = 3.599 ns ( 70.85 % )
            Info: - Longest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to source register is 6.227 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.879 ns) = 2.804 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_100K'
                Info: 4: + IC(1.825 ns) + CELL(0.000 ns) = 4.629 ns; Loc. = CLKCTRL_G7; Fanout = 6; COMB Node = 'pro_7segment_decoder:pro_7sd|clk_100K~clkctrl'
                Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 6.227 ns; Loc. = LCFF_X49_Y14_N3; Fanout = 2; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_100K[5]'
                Info: Total cell delay = 1.481 ns ( 23.78 % )
                Info: Total interconnect delay = 4.746 ns ( 76.22 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 1.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y14_N3; Fanout = 2; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_100K[5]'
        Info: 2: + IC(0.591 ns) + CELL(0.322 ns) = 0.913 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal34~0'
        Info: 3: + IC(0.316 ns) + CELL(0.521 ns) = 1.750 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|clk_1K~0'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.846 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1K'
        Info: Total cell delay = 0.939 ns ( 50.87 % )
        Info: Total interconnect delay = 0.907 ns ( 49.13 % )
Info: No valid register-to-register data paths exist for clock "clk_50M"
Info: No valid register-to-register data paths exist for clock "enter_bar"
Info: Minimum slack time is 445 ps for clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" between source register "pro_7segment_decoder:pro_7sd|cnt_10M[1]" and destination register "pro_7segment_decoder:pro_7sd|cnt_10M[1]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|cnt_10M~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to destination register is 2.527 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.527 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
                Info: Total cell delay = 0.602 ns ( 23.82 % )
                Info: Total interconnect delay = 1.925 ns ( 76.18 % )
            Info: - Shortest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to source register is 2.527 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.527 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
                Info: Total cell delay = 0.602 ns ( 23.82 % )
                Info: Total interconnect delay = 1.925 ns ( 76.18 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1" (data pin = "sw[1]", clock pin = "clk_50M") is -4.035 ns
    Info: + Longest pin to register delay is 3.307 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 6; PIN Node = 'sw[1]'
        Info: 2: + IC(1.760 ns) + CELL(0.521 ns) = 3.307 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; REG Node = 'pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1'
        Info: Total cell delay = 1.547 ns ( 46.78 % )
        Info: Total interconnect delay = 1.760 ns ( 53.22 % )
    Info: + Micro setup delay of destination is 0.801 ns
    Info: - Shortest clock path from clock "clk_50M" to destination register is 8.143 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 8; CLK Node = 'clk_50M'
        Info: 2: + IC(1.591 ns) + CELL(0.879 ns) = 3.496 ns; Loc. = LCFF_X30_Y13_N11; Fanout = 5; REG Node = 'state.S3'
        Info: 3: + IC(0.374 ns) + CELL(0.178 ns) = 4.048 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 19; COMB Node = 'WideOr1~0'
        Info: 4: + IC(0.495 ns) + CELL(0.322 ns) = 4.865 ns; Loc. = LCCOMB_X31_Y13_N6; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal0~4'
        Info: 5: + IC(1.734 ns) + CELL(0.000 ns) = 6.599 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal0~4clkctrl'
        Info: 6: + IC(1.366 ns) + CELL(0.178 ns) = 8.143 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; REG Node = 'pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1'
        Info: Total cell delay = 2.583 ns ( 31.72 % )
        Info: Total interconnect delay = 5.560 ns ( 68.28 % )
Info: tco from clock "clk_50M" to destination pin "segment_1[3]" through register "pro_7segment_decoder:pro_7sd|clk_1" is 104.599 ns
    Info: + Offset between input clock "clk_50M" and output clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to source register is 9.219 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.879 ns) = 2.804 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_100K'
        Info: 4: + IC(1.674 ns) + CELL(0.879 ns) = 5.357 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1K'
        Info: 5: + IC(0.506 ns) + CELL(0.879 ns) = 6.742 ns; Loc. = LCFF_X48_Y14_N25; Fanout = 2; REG Node = 'pro_7segment_decoder:pro_7sd|clk_10'
        Info: 6: + IC(0.894 ns) + CELL(0.000 ns) = 7.636 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'pro_7segment_decoder:pro_7sd|clk_10~clkctrl'
        Info: 7: + IC(0.981 ns) + CELL(0.602 ns) = 9.219 ns; Loc. = LCFF_X26_Y12_N25; Fanout = 12; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1'
        Info: Total cell delay = 3.239 ns ( 35.13 % )
        Info: Total interconnect delay = 5.980 ns ( 64.87 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 97.522 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N25; Fanout = 12; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1'
        Info: 2: + IC(1.256 ns) + CELL(0.178 ns) = 1.434 ns; Loc. = LCCOMB_X29_Y13_N26; Fanout = 6; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[1]~2'
        Info: 3: + IC(1.227 ns) + CELL(0.517 ns) = 3.178 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[0]~1'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.258 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[1]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.338 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[2]~5'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.418 ns; Loc. = LCCOMB_X25_Y10_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[3]~7'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.498 ns; Loc. = LCCOMB_X25_Y10_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[4]~9'
        Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y10_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[5]~11'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.752 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[6]~13'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.832 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[7]~15'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.912 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[8]~17'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.992 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[9]~19'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.072 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[10]~21'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 4.530 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[11]~22'
        Info: 15: + IC(0.547 ns) + CELL(0.485 ns) = 5.562 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~6'
        Info: 16: + IC(0.289 ns) + CELL(0.178 ns) = 6.029 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 32; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~7'
        Info: 17: + IC(1.547 ns) + CELL(0.620 ns) = 8.196 ns; Loc. = LCCOMB_X31_Y13_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~1'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.276 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~3'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.356 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~5'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 8.436 ns; Loc. = LCCOMB_X31_Y13_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~7'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 8.516 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~9'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 8.596 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~11'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 8.676 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~13'
        Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 9.134 ns; Loc. = LCCOMB_X31_Y13_N28; Fanout = 5; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~14'
        Info: 25: + IC(0.898 ns) + CELL(0.521 ns) = 10.553 ns; Loc. = LCCOMB_X30_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[10]~11'
        Info: 26: + IC(0.559 ns) + CELL(0.544 ns) = 11.656 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[10]~12'
        Info: 27: + IC(0.509 ns) + CELL(0.545 ns) = 12.710 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add1~23'
        Info: 28: + IC(1.091 ns) + CELL(0.620 ns) = 14.421 ns; Loc. = LCCOMB_X34_Y11_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~3'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 14.501 ns; Loc. = LCCOMB_X34_Y11_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~5'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.581 ns; Loc. = LCCOMB_X34_Y11_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 15.039 ns; Loc. = LCCOMB_X34_Y11_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[6]~8'
        Info: 32: + IC(0.834 ns) + CELL(0.521 ns) = 16.394 ns; Loc. = LCCOMB_X30_Y11_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[54]~88'
        Info: 33: + IC(1.078 ns) + CELL(0.517 ns) = 17.989 ns; Loc. = LCCOMB_X35_Y11_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[7]~11'
        Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 18.447 ns; Loc. = LCCOMB_X35_Y11_N28; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[8]~12'
        Info: 35: + IC(0.831 ns) + CELL(0.177 ns) = 19.455 ns; Loc. = LCCOMB_X33_Y11_N22; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~141'
        Info: 36: + IC(1.169 ns) + CELL(0.620 ns) = 21.244 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~1'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 21.324 ns; Loc. = LCCOMB_X35_Y12_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~3'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 21.404 ns; Loc. = LCCOMB_X35_Y12_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~5'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 21.484 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~7'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 21.564 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[6]~9'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 21.644 ns; Loc. = LCCOMB_X35_Y12_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[7]~11'
        Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 22.102 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[8]~12'
        Info: 43: + IC(1.183 ns) + CELL(0.545 ns) = 23.830 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[65]~146'
        Info: 44: + IC(1.446 ns) + CELL(0.495 ns) = 25.771 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[2]~1'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 25.851 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[3]~3'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 25.931 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~5'
        Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 26.011 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~7'
        Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 26.091 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[6]~9'
        Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 26.171 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[7]~11'
        Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 26.629 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[8]~12'
        Info: 51: + IC(1.210 ns) + CELL(0.545 ns) = 28.384 ns; Loc. = LCCOMB_X35_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[78]~148'
        Info: 52: + IC(0.885 ns) + CELL(0.517 ns) = 29.786 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[7]~11'
        Info: 53: + IC(0.000 ns) + CELL(0.458 ns) = 30.244 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[8]~12'
        Info: 54: + IC(1.145 ns) + CELL(0.177 ns) = 31.566 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~159'
        Info: 55: + IC(0.819 ns) + CELL(0.517 ns) = 32.902 ns; Loc. = LCCOMB_X34_Y14_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~1'
        Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 32.982 ns; Loc. = LCCOMB_X34_Y14_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~3'
        Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 33.062 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~5'
        Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 33.142 ns; Loc. = LCCOMB_X34_Y14_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~7'
        Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 33.222 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[6]~9'
        Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 33.302 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[7]~11'
        Info: 61: + IC(0.000 ns) + CELL(0.458 ns) = 33.760 ns; Loc. = LCCOMB_X34_Y14_N14; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[8]~12'
        Info: 62: + IC(1.141 ns) + CELL(0.177 ns) = 35.078 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[89]~165'
        Info: 63: + IC(1.125 ns) + CELL(0.517 ns) = 36.720 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~1'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 36.800 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~3'
        Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 36.880 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~5'
        Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 36.960 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~7'
        Info: 67: + IC(0.000 ns) + CELL(0.174 ns) = 37.134 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[6]~9'
        Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 37.214 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[7]~11'
        Info: 69: + IC(0.000 ns) + CELL(0.458 ns) = 37.672 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 13; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[8]~12'
        Info: 70: + IC(1.111 ns) + CELL(0.322 ns) = 39.105 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[98]~126'
        Info: 71: + IC(1.121 ns) + CELL(0.517 ns) = 40.743 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~3'
        Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 40.823 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~5'
        Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 40.903 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~7'
        Info: 74: + IC(0.000 ns) + CELL(0.174 ns) = 41.077 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[6]~9'
        Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 41.157 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[7]~11'
        Info: 76: + IC(0.000 ns) + CELL(0.458 ns) = 41.615 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[8]~12'
        Info: 77: + IC(1.476 ns) + CELL(0.178 ns) = 43.269 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 20; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_100[0]~9'
        Info: 78: + IC(0.995 ns) + CELL(0.521 ns) = 44.785 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core|romout[0][8]~3'
        Info: 79: + IC(0.851 ns) + CELL(0.517 ns) = 46.153 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~13'
        Info: 80: + IC(0.000 ns) + CELL(0.458 ns) = 46.611 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~14'
        Info: 81: + IC(0.853 ns) + CELL(0.544 ns) = 48.008 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_100[9]~0'
        Info: 82: + IC(0.532 ns) + CELL(0.495 ns) = 49.035 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5'
        Info: 83: + IC(0.000 ns) + CELL(0.458 ns) = 49.493 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6'
        Info: 84: + IC(0.870 ns) + CELL(0.521 ns) = 50.884 ns; Loc. = LCCOMB_X21_Y11_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~81'
        Info: 85: + IC(0.902 ns) + CELL(0.517 ns) = 52.303 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1'
        Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 52.383 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3'
        Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 52.463 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5'
        Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 52.543 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7'
        Info: 89: + IC(0.000 ns) + CELL(0.458 ns) = 53.001 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8'
        Info: 90: + IC(1.205 ns) + CELL(0.177 ns) = 54.383 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~87'
        Info: 91: + IC(0.796 ns) + CELL(0.495 ns) = 55.674 ns; Loc. = LCCOMB_X20_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1'
        Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 55.754 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3'
        Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 55.834 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5'
        Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 55.914 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7'
        Info: 95: + IC(0.000 ns) + CELL(0.458 ns) = 56.372 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8'
        Info: 96: + IC(0.909 ns) + CELL(0.177 ns) = 57.458 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~92'
        Info: 97: + IC(1.182 ns) + CELL(0.517 ns) = 59.157 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1'
        Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 59.237 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3'
        Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 59.317 ns; Loc. = LCCOMB_X20_Y11_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5'
        Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 59.397 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7'
        Info: 101: + IC(0.000 ns) + CELL(0.458 ns) = 59.855 ns; Loc. = LCCOMB_X20_Y11_N30; Fanout = 12; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8'
        Info: 102: + IC(0.930 ns) + CELL(0.461 ns) = 61.246 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[33]~69'
        Info: 103: + IC(0.813 ns) + CELL(0.517 ns) = 62.576 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7'
        Info: 104: + IC(0.000 ns) + CELL(0.458 ns) = 63.034 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8'
        Info: 105: + IC(0.896 ns) + CELL(0.177 ns) = 64.107 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[35]~102'
        Info: 106: + IC(0.928 ns) + CELL(0.517 ns) = 65.552 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[1]~1'
        Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 65.632 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[2]~3'
        Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 65.712 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[3]~5'
        Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 65.792 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[4]~7'
        Info: 110: + IC(0.000 ns) + CELL(0.458 ns) = 66.250 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[5]~8'
        Info: 111: + IC(0.631 ns) + CELL(0.544 ns) = 67.425 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[40]~106'
        Info: 112: + IC(0.320 ns) + CELL(0.517 ns) = 68.262 ns; Loc. = LCCOMB_X24_Y11_N2; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[1]~1'
        Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 68.342 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[2]~3'
        Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 68.422 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[3]~5'
        Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 68.502 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[4]~7'
        Info: 116: + IC(0.000 ns) + CELL(0.458 ns) = 68.960 ns; Loc. = LCCOMB_X24_Y11_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[5]~8'
        Info: 117: + IC(0.291 ns) + CELL(0.178 ns) = 69.429 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_10[0]~8'
        Info: 118: + IC(0.524 ns) + CELL(0.521 ns) = 70.474 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 18; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_10[0]~9'
        Info: 119: + IC(1.640 ns) + CELL(0.545 ns) = 72.659 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add16~2'
        Info: 120: + IC(0.886 ns) + CELL(0.495 ns) = 74.040 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~18'
        Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 74.120 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~20'
        Info: 122: + IC(0.000 ns) + CELL(0.458 ns) = 74.578 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~21'
        Info: 123: + IC(1.095 ns) + CELL(0.322 ns) = 75.995 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~23'
        Info: 124: + IC(0.832 ns) + CELL(0.495 ns) = 77.322 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5'
        Info: 125: + IC(0.000 ns) + CELL(0.458 ns) = 77.780 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6'
        Info: 126: + IC(1.255 ns) + CELL(0.544 ns) = 79.579 ns; Loc. = LCCOMB_X21_Y15_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~39'
        Info: 127: + IC(0.865 ns) + CELL(0.495 ns) = 80.939 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1'
        Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 81.019 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3'
        Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 81.099 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5'
        Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 81.179 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7'
        Info: 131: + IC(0.000 ns) + CELL(0.458 ns) = 81.637 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8'
        Info: 132: + IC(0.850 ns) + CELL(0.544 ns) = 83.031 ns; Loc. = LCCOMB_X20_Y14_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~30'
        Info: 133: + IC(0.781 ns) + CELL(0.495 ns) = 84.307 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1'
        Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 84.387 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3'
        Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 84.467 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5'
        Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 84.547 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7'
        Info: 137: + IC(0.000 ns) + CELL(0.458 ns) = 85.005 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8'
        Info: 138: + IC(0.970 ns) + CELL(0.457 ns) = 86.432 ns; Loc. = LCCOMB_X21_Y16_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~33'
        Info: 139: + IC(0.874 ns) + CELL(0.495 ns) = 87.801 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5'
        Info: 140: + IC(0.000 ns) + CELL(0.080 ns) = 87.881 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7'
        Info: 141: + IC(0.000 ns) + CELL(0.458 ns) = 88.339 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8'
        Info: 142: + IC(0.819 ns) + CELL(0.545 ns) = 89.703 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1[0]~4'
        Info: 143: + IC(1.194 ns) + CELL(0.178 ns) = 91.075 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr3~0'
        Info: 144: + IC(0.547 ns) + CELL(0.545 ns) = 92.167 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr3~1'
        Info: 145: + IC(2.515 ns) + CELL(2.840 ns) = 97.522 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'segment_1[3]'
        Info: Total cell delay = 43.474 ns ( 44.58 % )
        Info: Total interconnect delay = 54.048 ns ( 55.42 % )
Info: Longest tpd from source pin "sw[8]" to destination pin "segment_1[3]" is 101.320 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 15; PIN Node = 'sw[8]'
    Info: 2: + IC(1.950 ns) + CELL(0.517 ns) = 3.493 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[7]~9'
    Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 3.573 ns; Loc. = LCCOMB_X26_Y9_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[8]~11'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.653 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[9]~13'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.733 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[10]~15'
    Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 4.191 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 15; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[11]~16'
    Info: 7: + IC(0.636 ns) + CELL(0.457 ns) = 5.284 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[136]~10'
    Info: 8: + IC(1.566 ns) + CELL(0.620 ns) = 7.470 ns; Loc. = LCCOMB_X25_Y10_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[5]~11'
    Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.550 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[6]~13'
    Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.630 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[7]~15'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.710 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[8]~17'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.790 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[9]~19'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.870 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[10]~21'
    Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 8.328 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[11]~22'
    Info: 15: + IC(0.547 ns) + CELL(0.485 ns) = 9.360 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~6'
    Info: 16: + IC(0.289 ns) + CELL(0.178 ns) = 9.827 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 32; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~7'
    Info: 17: + IC(1.547 ns) + CELL(0.620 ns) = 11.994 ns; Loc. = LCCOMB_X31_Y13_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~1'
    Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 12.074 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~3'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.154 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~5'
    Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 12.234 ns; Loc. = LCCOMB_X31_Y13_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~7'
    Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 12.314 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~9'
    Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.394 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~11'
    Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.474 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~13'
    Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 12.932 ns; Loc. = LCCOMB_X31_Y13_N28; Fanout = 5; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~14'
    Info: 25: + IC(0.898 ns) + CELL(0.521 ns) = 14.351 ns; Loc. = LCCOMB_X30_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[10]~11'
    Info: 26: + IC(0.559 ns) + CELL(0.544 ns) = 15.454 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[10]~12'
    Info: 27: + IC(0.509 ns) + CELL(0.545 ns) = 16.508 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add1~23'
    Info: 28: + IC(1.091 ns) + CELL(0.620 ns) = 18.219 ns; Loc. = LCCOMB_X34_Y11_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~3'
    Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 18.299 ns; Loc. = LCCOMB_X34_Y11_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~5'
    Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 18.379 ns; Loc. = LCCOMB_X34_Y11_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~7'
    Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 18.837 ns; Loc. = LCCOMB_X34_Y11_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[6]~8'
    Info: 32: + IC(0.834 ns) + CELL(0.521 ns) = 20.192 ns; Loc. = LCCOMB_X30_Y11_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[54]~88'
    Info: 33: + IC(1.078 ns) + CELL(0.517 ns) = 21.787 ns; Loc. = LCCOMB_X35_Y11_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[7]~11'
    Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 22.245 ns; Loc. = LCCOMB_X35_Y11_N28; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[8]~12'
    Info: 35: + IC(0.831 ns) + CELL(0.177 ns) = 23.253 ns; Loc. = LCCOMB_X33_Y11_N22; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~141'
    Info: 36: + IC(1.169 ns) + CELL(0.620 ns) = 25.042 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~1'
    Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 25.122 ns; Loc. = LCCOMB_X35_Y12_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~3'
    Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 25.202 ns; Loc. = LCCOMB_X35_Y12_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~5'
    Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 25.282 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~7'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 25.362 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[6]~9'
    Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 25.442 ns; Loc. = LCCOMB_X35_Y12_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[7]~11'
    Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 25.900 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[8]~12'
    Info: 43: + IC(1.183 ns) + CELL(0.545 ns) = 27.628 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[65]~146'
    Info: 44: + IC(1.446 ns) + CELL(0.495 ns) = 29.569 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[2]~1'
    Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 29.649 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[3]~3'
    Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 29.729 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~5'
    Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 29.809 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~7'
    Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 29.889 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[6]~9'
    Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 29.969 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[7]~11'
    Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 30.427 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[8]~12'
    Info: 51: + IC(1.210 ns) + CELL(0.545 ns) = 32.182 ns; Loc. = LCCOMB_X35_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[78]~148'
    Info: 52: + IC(0.885 ns) + CELL(0.517 ns) = 33.584 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[7]~11'
    Info: 53: + IC(0.000 ns) + CELL(0.458 ns) = 34.042 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[8]~12'
    Info: 54: + IC(1.145 ns) + CELL(0.177 ns) = 35.364 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~159'
    Info: 55: + IC(0.819 ns) + CELL(0.517 ns) = 36.700 ns; Loc. = LCCOMB_X34_Y14_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~1'
    Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 36.780 ns; Loc. = LCCOMB_X34_Y14_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~3'
    Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 36.860 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~5'
    Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 36.940 ns; Loc. = LCCOMB_X34_Y14_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~7'
    Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 37.020 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[6]~9'
    Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 37.100 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[7]~11'
    Info: 61: + IC(0.000 ns) + CELL(0.458 ns) = 37.558 ns; Loc. = LCCOMB_X34_Y14_N14; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[8]~12'
    Info: 62: + IC(1.141 ns) + CELL(0.177 ns) = 38.876 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[89]~165'
    Info: 63: + IC(1.125 ns) + CELL(0.517 ns) = 40.518 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~1'
    Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 40.598 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~3'
    Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 40.678 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~5'
    Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 40.758 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~7'
    Info: 67: + IC(0.000 ns) + CELL(0.174 ns) = 40.932 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[6]~9'
    Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 41.012 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[7]~11'
    Info: 69: + IC(0.000 ns) + CELL(0.458 ns) = 41.470 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 13; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[8]~12'
    Info: 70: + IC(1.111 ns) + CELL(0.322 ns) = 42.903 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[98]~126'
    Info: 71: + IC(1.121 ns) + CELL(0.517 ns) = 44.541 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~3'
    Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 44.621 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~5'
    Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 44.701 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~7'
    Info: 74: + IC(0.000 ns) + CELL(0.174 ns) = 44.875 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[6]~9'
    Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 44.955 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[7]~11'
    Info: 76: + IC(0.000 ns) + CELL(0.458 ns) = 45.413 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[8]~12'
    Info: 77: + IC(1.476 ns) + CELL(0.178 ns) = 47.067 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 20; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_100[0]~9'
    Info: 78: + IC(0.995 ns) + CELL(0.521 ns) = 48.583 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core|romout[0][8]~3'
    Info: 79: + IC(0.851 ns) + CELL(0.517 ns) = 49.951 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~13'
    Info: 80: + IC(0.000 ns) + CELL(0.458 ns) = 50.409 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~14'
    Info: 81: + IC(0.853 ns) + CELL(0.544 ns) = 51.806 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_100[9]~0'
    Info: 82: + IC(0.532 ns) + CELL(0.495 ns) = 52.833 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5'
    Info: 83: + IC(0.000 ns) + CELL(0.458 ns) = 53.291 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6'
    Info: 84: + IC(0.870 ns) + CELL(0.521 ns) = 54.682 ns; Loc. = LCCOMB_X21_Y11_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~81'
    Info: 85: + IC(0.902 ns) + CELL(0.517 ns) = 56.101 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1'
    Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 56.181 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3'
    Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 56.261 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5'
    Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 56.341 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7'
    Info: 89: + IC(0.000 ns) + CELL(0.458 ns) = 56.799 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8'
    Info: 90: + IC(1.205 ns) + CELL(0.177 ns) = 58.181 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~87'
    Info: 91: + IC(0.796 ns) + CELL(0.495 ns) = 59.472 ns; Loc. = LCCOMB_X20_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1'
    Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 59.552 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3'
    Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 59.632 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5'
    Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 59.712 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7'
    Info: 95: + IC(0.000 ns) + CELL(0.458 ns) = 60.170 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8'
    Info: 96: + IC(0.909 ns) + CELL(0.177 ns) = 61.256 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~92'
    Info: 97: + IC(1.182 ns) + CELL(0.517 ns) = 62.955 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1'
    Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 63.035 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3'
    Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 63.115 ns; Loc. = LCCOMB_X20_Y11_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5'
    Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 63.195 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7'
    Info: 101: + IC(0.000 ns) + CELL(0.458 ns) = 63.653 ns; Loc. = LCCOMB_X20_Y11_N30; Fanout = 12; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8'
    Info: 102: + IC(0.930 ns) + CELL(0.461 ns) = 65.044 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[33]~69'
    Info: 103: + IC(0.813 ns) + CELL(0.517 ns) = 66.374 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7'
    Info: 104: + IC(0.000 ns) + CELL(0.458 ns) = 66.832 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8'
    Info: 105: + IC(0.896 ns) + CELL(0.177 ns) = 67.905 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[35]~102'
    Info: 106: + IC(0.928 ns) + CELL(0.517 ns) = 69.350 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[1]~1'
    Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 69.430 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[2]~3'
    Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 69.510 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[3]~5'
    Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 69.590 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[4]~7'
    Info: 110: + IC(0.000 ns) + CELL(0.458 ns) = 70.048 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[5]~8'
    Info: 111: + IC(0.631 ns) + CELL(0.544 ns) = 71.223 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[40]~106'
    Info: 112: + IC(0.320 ns) + CELL(0.517 ns) = 72.060 ns; Loc. = LCCOMB_X24_Y11_N2; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[1]~1'
    Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 72.140 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[2]~3'
    Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 72.220 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[3]~5'
    Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 72.300 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[4]~7'
    Info: 116: + IC(0.000 ns) + CELL(0.458 ns) = 72.758 ns; Loc. = LCCOMB_X24_Y11_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[5]~8'
    Info: 117: + IC(0.291 ns) + CELL(0.178 ns) = 73.227 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_10[0]~8'
    Info: 118: + IC(0.524 ns) + CELL(0.521 ns) = 74.272 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 18; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_10[0]~9'
    Info: 119: + IC(1.640 ns) + CELL(0.545 ns) = 76.457 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add16~2'
    Info: 120: + IC(0.886 ns) + CELL(0.495 ns) = 77.838 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~18'
    Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 77.918 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~20'
    Info: 122: + IC(0.000 ns) + CELL(0.458 ns) = 78.376 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~21'
    Info: 123: + IC(1.095 ns) + CELL(0.322 ns) = 79.793 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~23'
    Info: 124: + IC(0.832 ns) + CELL(0.495 ns) = 81.120 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5'
    Info: 125: + IC(0.000 ns) + CELL(0.458 ns) = 81.578 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6'
    Info: 126: + IC(1.255 ns) + CELL(0.544 ns) = 83.377 ns; Loc. = LCCOMB_X21_Y15_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~39'
    Info: 127: + IC(0.865 ns) + CELL(0.495 ns) = 84.737 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1'
    Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 84.817 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3'
    Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 84.897 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5'
    Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 84.977 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7'
    Info: 131: + IC(0.000 ns) + CELL(0.458 ns) = 85.435 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8'
    Info: 132: + IC(0.850 ns) + CELL(0.544 ns) = 86.829 ns; Loc. = LCCOMB_X20_Y14_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~30'
    Info: 133: + IC(0.781 ns) + CELL(0.495 ns) = 88.105 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1'
    Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 88.185 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3'
    Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 88.265 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5'
    Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 88.345 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7'
    Info: 137: + IC(0.000 ns) + CELL(0.458 ns) = 88.803 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8'
    Info: 138: + IC(0.970 ns) + CELL(0.457 ns) = 90.230 ns; Loc. = LCCOMB_X21_Y16_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~33'
    Info: 139: + IC(0.874 ns) + CELL(0.495 ns) = 91.599 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5'
    Info: 140: + IC(0.000 ns) + CELL(0.080 ns) = 91.679 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7'
    Info: 141: + IC(0.000 ns) + CELL(0.458 ns) = 92.137 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8'
    Info: 142: + IC(0.819 ns) + CELL(0.545 ns) = 93.501 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1[0]~4'
    Info: 143: + IC(1.194 ns) + CELL(0.178 ns) = 94.873 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr3~0'
    Info: 144: + IC(0.547 ns) + CELL(0.545 ns) = 95.965 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr3~1'
    Info: 145: + IC(2.515 ns) + CELL(2.840 ns) = 101.320 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'segment_1[3]'
    Info: Total cell delay = 45.603 ns ( 45.01 % )
    Info: Total interconnect delay = 55.717 ns ( 54.99 % )
Info: th for register "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0" (data pin = "sw[0]", clock pin = "clk_50M") is 6.560 ns
    Info: + Longest clock path from clock "clk_50M" to destination register is 9.466 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 8; CLK Node = 'clk_50M'
        Info: 2: + IC(1.591 ns) + CELL(0.879 ns) = 3.496 ns; Loc. = LCFF_X30_Y13_N9; Fanout = 7; REG Node = 'state.S4'
        Info: 3: + IC(0.914 ns) + CELL(0.455 ns) = 4.865 ns; Loc. = LCCOMB_X29_Y13_N4; Fanout = 26; COMB Node = 'WideOr2~0'
        Info: 4: + IC(0.796 ns) + CELL(0.521 ns) = 6.182 ns; Loc. = LCCOMB_X31_Y13_N6; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal0~4'
        Info: 5: + IC(1.734 ns) + CELL(0.000 ns) = 7.916 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal0~4clkctrl'
        Info: 6: + IC(1.372 ns) + CELL(0.178 ns) = 9.466 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; REG Node = 'pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0'
        Info: Total cell delay = 3.059 ns ( 32.32 % )
        Info: Total interconnect delay = 6.407 ns ( 67.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 5; PIN Node = 'sw[0]'
        Info: 2: + IC(1.561 ns) + CELL(0.319 ns) = 2.906 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; REG Node = 'pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0'
        Info: Total cell delay = 1.345 ns ( 46.28 % )
        Info: Total interconnect delay = 1.561 ns ( 53.72 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Tue Dec 12 03:27:23 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


