5 18 1fd81 4 8 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always12.vcd) 2 -o (always12.cdd) 2 -v (always12.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always12.v 1 38 1 
2 1 5 5 5 90009 1 1 1004 0 0 1 1 a
2 2 5 5 5 90009 3 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 6 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 70006 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 70009 1 0 0 0 1 17 0 1 0 0 0 0
4 2 1 3 0 2
4 3 6 2 0 2
3 1 main.u$0 "main.u$0" 0 always12.v 6 16 1 
2 4 7 7 7 b000e 1 0 21004 0 0 1 16 0 0
2 5 7 7 7 b000e 1 47 4 4 0 foobar.b
2 6 7 7 7 30010 1 3b 5002 0 5 1 18 0 1 0 0 0 0 foobar
2 7 8 8 8 70007 1 1 1004 0 0 1 1 a
2 8 8 8 8 30009 1 39 6 7 0
2 9 9 9 9 50009 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 6 11 8 0 6
4 8 0 9 0 6
4 9 0 0 0 6
3 1 main.u$0.u$1 "main.u$0.u$1" 0 always12.v 9 15 1 
2 10 10 10 10 a000a 0 1 1010 0 0 1 1 b
2 11 10 10 10 6000c 0 39 22 10 0
2 12 14 14 14 c000f 0 0 21010 0 0 1 16 0 0
2 13 14 14 14 80008 0 1 1410 0 0 1 1 b
2 14 14 14 14 8000f 0 37 32 12 13
2 15 11 11 11 8000c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
4 11 11 15 14 11
4 15 6 14 0 11
4 14 0 0 0 11
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 always12.v 11 13 1 
2 16 12 12 12 d0010 0 0 21010 0 0 1 16 0 0
2 17 12 12 12 90009 0 1 1410 0 0 1 1 a
2 18 12 12 12 90010 0 37 32 16 17
4 18 11 0 0 18
3 1 main.u$3 "main.u$3" 0 always12.v 18 28 1 
3 3 main.foobar "main.foobar" 0 always12.v 30 36 1 
2 19 33 33 33 4 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$4
1 b 3 31 1000006 1 0 0 0 1 17 1 1 0 0 0 0
1 a 4 32 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 19 11 0 0 19
3 1 main.foobar.u$4 "main.foobar.u$4" 0 always12.v 33 35 1 
2 20 34 34 34 50005 1 1 1004 0 0 1 1 b
2 21 34 34 34 10001 0 1 1410 0 0 1 1 a
2 22 34 34 34 10005 1 37 16 20 21
4 22 11 0 0 22
