Warning (10268): Verilog HDL information at SyncXY.sv(4): always construct contains both blocking and non-blocking assignments File: D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/SyncXY.sv Line: 4
