<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
           Lattice Mapping Report File for Design Module 'ex00_top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial Blatt00_impl1.ngd -o Blatt00_impl1_map.ncd -pr Blatt00_impl1.prf
     -mp Blatt00_impl1.mrp -lpf C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheet
     s/blatt00/impl1/Blatt00_impl1_synplify.lpf -lpf
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt00/Blatt00.lpf -c 0
     -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  05/19/24  13:20:45


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     24 out of  7485 (0%)
      PFU registers:           24 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        16 out of  3432 (0%)
      SLICEs as Logic/ROM:     16 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:         31 out of  6864 (0%)
      Number used as logic LUTs:          5
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 14 + 4(JTAG) out of 207 (9%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net i_clk_c: 13 loads, 13 rising, 0 falling (Driver: PIO i_clk )
   Number of Clock Enables:  0

   Number of local set/reset loads for net i_reset_n_c merged into GSR:  24
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cnt[20]: 2 loads
     Net cnt[21]: 2 loads
     Net cnt[22]: 2 loads
     Net cnt[23]: 2 loads
     Net i_sw_n_c[1]: 2 loads
     Net cnt[0]: 1 loads
     Net cnt[1]: 1 loads
     Net cnt_cry[0]: 1 loads
     Net cnt_s[0]: 1 loads
     Net cnt_s[1]: 1 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'i_reset_n_c' to infer global GSR net.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_led_n[0]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[0]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_reset_n           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_clk               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[3]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[2]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[1]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[7]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[6]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[5]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[4]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| o_led_n[3]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[2]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[1]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block e_and/VCC undriven or does not drive anything - clipped.
Block e_and/GND undriven or does not drive anything - clipped.
Signal i_reset_n_c_i was merged into signal i_reset_n_c
Signal GND undriven or does not drive anything - clipped.
Signal cnt_s_0_S1[23] undriven or does not drive anything - clipped.
Signal cnt_s_0_COUT[23] undriven or does not drive anything - clipped.
Signal cnt_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block i_reset_n_pad_RNICGQ was optimized away.
Block GND was optimized away.

     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'i_reset_n_c' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'i_reset_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        














Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
