---
tags: 計算機組織
aliase: computer organization
created: 2023-02-13 03:54
modified: 星期一 13日 二月 2023 03:54:51
cssclass: TD
---

# 電腦概念
***
## Computer revolution
>[!info]+
><u>Moore's law</u>: 每18個月IC裡的transistor(電晶體)將翻倍
>transistor: 一種閥門(gate)半導體

### Application 應用
- computer in automobiles 車上終端
- cell phone
- world wide web 全球資訊網 www.
- search engine 
	- IDC: internet data center:[網際網路數據中心](https://zh.wikipedia.org/zh-tw/IDC)

### Classes of Computers 類型
- desktop: 個人電腦
	- general purpose 一般用途
- server: 伺服器
	- High capacity, performance, reliability
- super: 超級電腦
	- 高端科學工程研究
- embedded: 嵌入式
	- 手機、汽車終端

### PostPc Era 後PC時代
- PMD personal mobile device 個人移動設備
- cloud computing -> ex: amazon and google
	- Warehouse Scale Computer(WSC)
	- Software As A Service(SAAS)
>WSC: 大型服務器
>SAAS: 軟體即服務 -> 指能不在本地端使用 ex:office 365

## Component of PC
### Inside the Processor (CPU)
CPU 可分為
- Datapath 資料通路
	- 是執行單元的集合，包括ALU、muliplier、register、bus
- Control unit
- Cache memory 快取記憶體
	- Small fast SRAM memory for immediate access to data

關於浮點運算單元：
- code processor (在CPU內)
- float point processor (在主機板上)
>後來被整合浮點運算單元放入CPU內

### A Safe Place For Data
- volatile 易變: 斷電時失去資料(指令)
	- RAM: random access memory
- nonvolatile: 斷電後不影響資料(指令)
	- Magnetic disk 磁盤
	- flash memory
	- Optical(光學) disk: CDRPM DVD

### Networks
- Communication, resource sharing, nonlocal access
- Local area network (LAN): Ethernet
- Wide area network (WAN): the Internet
- Wireless network: WiFi, Bluetooth

### user I/O
- mouse
- keyboard

## Data Hierarchy
- bit(0 or 1)
- character (byte)
- field (string:"like this")
- record (Array of string)
- file (2-D Array of string)
- Database

## Technology Trends 技術趨勢(發展)
|  Year  |  Technology                   |  Relative performance/cost  |
|:-------|:------------------------------|:----------------------------|
|  1951  |  Vacuum tube 真空管              |                          1  |
|  1965  |  Transistor 電晶體               |                         35  |
|  1975  |  Integrated circuit (IC) 積體電路 |                        900  |
|  1995  |  Very large scale IC (VLSI)   |                  2,400,000  |
|  2013  |  Ultra large scale IC         |            250,000,000,000  |  

- increase capacity and performance
- reduce cost

### Semiconductor Technology
Silcon: semiconductor
Add materials to transform properties:
- conductors 導體
- insulators 絕緣體
- Switch

### Manufacturing ICs
![[IC_manufacturing.png]]

### Integrated Circuit
Cost per die = $\dfrac{Cost\ per\ wafer}{Dies\ per\ wafer\times Yield}$ 

Dies per wafer ≈ $\dfrac{Wafer\ area}{Die\ area}$

Yield = $\dfrac{1}{(1+(Defects\ per\ area \times Die\ area/2))^{2}}$

Nonlinear relation to area and defect rate
- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design
>Yield 良率
>Defects 不良品

## Power Trends
![[Power_Trend.png|900]]

<mark style="background: #FFB86CA6;">Power</mark> = <mark style="background: #BBFABBA6;">Capacitive load</mark> $\times$ <mark style="background: #ADCCFFA6;">Voltage<sup>2</sup></mark> $\times$ <mark style="background: #ABF7F7A6;">Frequency</mark>
>power: x30
>Voltage: 5v -> 1v
>Frequency: x1000

### Reducing Power
Suppose a new CPU has
- 85% of capacitive load of old CPU
- 15% voltage and 15% frequency reducion

$\dfrac {P_{new}}{P_{old}}=\dfrac{C_{old}\times 0.85\times({V_{old}\times 0.85}^2)\times F_{old}\times0.85}{C_{old}\times V_{old}^2\times F_{old}}=0.85^4=0.52$

The Power wall
- we can't reduce voltage further 
	- 雜訊
- we can't remove more heat 

How else can we improve performance？
- Constrained by power, instruction-level， parallelism, memory latency

## Multiprocessor
- Require explicity parallel programing 多線程
	- Compare with instruction level parallelism 指令優先度比較
		- Hardware excutes multiple insturctions at once
		- Hidden from the programmer  
- Hard to do 多線程困難點
	- Programming for performance 程式性能設計與優化
	- Load balancing CPU負載平衡
	- Optimizing communcation and synchronization 

## SPEC CPU Benchmark
- Standard Performance Evaluation Corp(SPEC)
	- Develops benchmarks for CPU, I/O, Web
- SPEC CPU2006
	- Elapsed time to excute a selection of programs 程式耗時
	- Normalize relative to reference machine 參考機器
	- Summarize as geometric mean of performance ratio 幾何平均

$\sqrt[n]{\prod_{i=1}^{n} \textnormal{Excution\ time\ ratio}_i}$

## SPEC Power Benchmark
- Power consumption(消耗) of server at different work load levels
	- Performance: ssj_ops/sec 每秒完成多少bussiness operation
	- Power: Watts(Joules/sec)

Overall ssj_ops per watt = $(\sum_{i=0}^{10}\textnormal{ssj\_ops}_i)/(\sum_{i=0}^{10}\textnormal{power}_i)$
> 將sever load(負載)分級 當前負載可完成的bussiness量 / 當前power

![[SPECPowerX5650.png]]
### Fallacy: Low Power at Idle

- 100% load: 258w
- 10% load: 121w(47%)
- Consider designing processors to make power proportional to load

***

