// Seed: 3410198074
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output tri1  id_3
);
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    output supply0 id_5,
    input uwire id_6,
    output wor id_7,
    output uwire id_8
);
  initial
    if (id_1) $display(1, id_1 - id_2);
    else id_0 <= 1 ^ 1;
  assign id_3 = 1;
  module_0(
      id_1, id_1, id_1, id_8
  );
  always id_4 = 1;
  integer id_10;
  rtran (id_3, id_7);
endmodule
