{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 16:55:50 2015 " "Info: Processing started: Tue Nov 17 16:55:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dp3 -c dp3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dp3 -c dp3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register register:regA\|Output\[0\] register register:regA\|Output\[4\] 308.07 MHz 3.246 ns Internal " "Info: Clock \"clock\" has Internal fmax of 308.07 MHz between source register \"register:regA\|Output\[0\]\" and destination register \"register:regA\|Output\[4\]\" (period= 3.246 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.007 ns + Longest register register " "Info: + Longest register to register delay is 3.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:regA\|Output\[0\] 1 REG LCFF_X1_Y13_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 4; REG Node = 'register:regA\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:regA|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.495 ns) 0.867 ns addSub:addSubtractor\|Add0~5 2 COMB LCCOMB_X1_Y13_N2 2 " "Info: 2: + IC(0.372 ns) + CELL(0.495 ns) = 0.867 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.947 ns addSub:addSubtractor\|Add0~8 3 COMB LCCOMB_X1_Y13_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.947 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.027 ns addSub:addSubtractor\|Add0~11 4 COMB LCCOMB_X1_Y13_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.027 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.107 ns addSub:addSubtractor\|Add0~14 5 COMB LCCOMB_X1_Y13_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.107 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.565 ns addSub:addSubtractor\|Add0~16 6 COMB LCCOMB_X1_Y13_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.565 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 2.290 ns outAsel\[4\]~9 7 COMB LCCOMB_X2_Y13_N20 2 " "Info: 7: + IC(0.547 ns) + CELL(0.178 ns) = 2.290 ns; Loc. = LCCOMB_X2_Y13_N20; Fanout = 2; COMB Node = 'outAsel\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { addSub:addSubtractor|Add0~16 outAsel[4]~9 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.413 ns) 3.007 ns register:regA\|Output\[4\] 8 REG LCFF_X2_Y13_N17 4 " "Info: 8: + IC(0.304 ns) + CELL(0.413 ns) = 3.007 ns; Loc. = LCFF_X2_Y13_N17; Fanout = 4; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 59.33 % ) " "Info: Total cell delay = 1.784 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.223 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { register:regA|Output[0] {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.547ns 0.304ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns register:regA\|Output\[4\] 3 REG LCFF_X2_Y13_N17 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X2_Y13_N17; Fanout = 4; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns register:regA\|Output\[0\] 3 REG LCFF_X1_Y13_N29 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 4; REG Node = 'register:regA\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { register:regA|Output[0] {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.547ns 0.304ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register:regA\|Output\[4\] dp1In\[0\] clock 7.638 ns register " "Info: tsu for register \"register:regA\|Output\[4\]\" (data pin = \"dp1In\[0\]\", clock pin = \"clock\") is 7.638 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.538 ns + Longest pin register " "Info: + Longest pin to register delay is 10.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns dp1In\[0\] 1 PIN PIN_H4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_H4; Fanout = 2; PIN Node = 'dp1In\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp1In[0] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.521 ns) 7.099 ns addSub:addSubtractor\|Add0~1 2 COMB LCCOMB_X2_Y13_N16 2 " "Info: 2: + IC(5.724 ns) + CELL(0.521 ns) = 7.099 ns; Loc. = LCCOMB_X2_Y13_N16; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { dp1In[0] addSub:addSubtractor|Add0~1 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.517 ns) 8.398 ns addSub:addSubtractor\|Add0~5 3 COMB LCCOMB_X1_Y13_N2 2 " "Info: 3: + IC(0.782 ns) + CELL(0.517 ns) = 8.398 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { addSub:addSubtractor|Add0~1 addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.478 ns addSub:addSubtractor\|Add0~8 4 COMB LCCOMB_X1_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.478 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.558 ns addSub:addSubtractor\|Add0~11 5 COMB LCCOMB_X1_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.558 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.638 ns addSub:addSubtractor\|Add0~14 6 COMB LCCOMB_X1_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.638 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.096 ns addSub:addSubtractor\|Add0~16 7 COMB LCCOMB_X1_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 9.096 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 9.821 ns outAsel\[4\]~9 8 COMB LCCOMB_X2_Y13_N20 2 " "Info: 8: + IC(0.547 ns) + CELL(0.178 ns) = 9.821 ns; Loc. = LCCOMB_X2_Y13_N20; Fanout = 2; COMB Node = 'outAsel\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { addSub:addSubtractor|Add0~16 outAsel[4]~9 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.413 ns) 10.538 ns register:regA\|Output\[4\] 9 REG LCFF_X2_Y13_N17 4 " "Info: 9: + IC(0.304 ns) + CELL(0.413 ns) = 10.538 ns; Loc. = LCFF_X2_Y13_N17; Fanout = 4; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.181 ns ( 30.19 % ) " "Info: Total cell delay = 3.181 ns ( 30.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.357 ns ( 69.81 % ) " "Info: Total interconnect delay = 7.357 ns ( 69.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.538 ns" { dp1In[0] addSub:addSubtractor|Add0~1 addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.538 ns" { dp1In[0] {} dp1In[0]~combout {} addSub:addSubtractor|Add0~1 {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.000ns 5.724ns 0.782ns 0.000ns 0.000ns 0.000ns 0.000ns 0.547ns 0.304ns } { 0.000ns 0.854ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns register:regA\|Output\[4\] 3 REG LCFF_X2_Y13_N17 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X2_Y13_N17; Fanout = 4; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.538 ns" { dp1In[0] addSub:addSubtractor|Add0~1 addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.538 ns" { dp1In[0] {} dp1In[0]~combout {} addSub:addSubtractor|Add0~1 {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.000ns 5.724ns 0.782ns 0.000ns 0.000ns 0.000ns 0.000ns 0.547ns 0.304ns } { 0.000ns 0.854ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock OutAsel\[6\] register:regA\|Output\[0\] 9.766 ns register " "Info: tco from clock \"clock\" to destination pin \"OutAsel\[6\]\" through register \"register:regA\|Output\[0\]\" is 9.766 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns register:regA\|Output\[0\] 3 REG LCFF_X1_Y13_N29 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 4; REG Node = 'register:regA\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.627 ns + Longest register pin " "Info: + Longest register to pin delay is 6.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:regA\|Output\[0\] 1 REG LCFF_X1_Y13_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 4; REG Node = 'register:regA\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:regA|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.495 ns) 0.867 ns addSub:addSubtractor\|Add0~5 2 COMB LCCOMB_X1_Y13_N2 2 " "Info: 2: + IC(0.372 ns) + CELL(0.495 ns) = 0.867 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.947 ns addSub:addSubtractor\|Add0~8 3 COMB LCCOMB_X1_Y13_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.947 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.027 ns addSub:addSubtractor\|Add0~11 4 COMB LCCOMB_X1_Y13_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.027 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.107 ns addSub:addSubtractor\|Add0~14 5 COMB LCCOMB_X1_Y13_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.107 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.187 ns addSub:addSubtractor\|Add0~17 6 COMB LCCOMB_X1_Y13_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.187 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.267 ns addSub:addSubtractor\|Add0~20 7 COMB LCCOMB_X1_Y13_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.267 ns; Loc. = LCCOMB_X1_Y13_N12; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~17 addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.725 ns addSub:addSubtractor\|Add0~22 8 COMB LCCOMB_X1_Y13_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 1.725 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~20 addSub:addSubtractor|Add0~22 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.319 ns) 2.354 ns outAsel\[6\]~13 9 COMB LCCOMB_X1_Y13_N22 2 " "Info: 9: + IC(0.310 ns) + CELL(0.319 ns) = 2.354 ns; Loc. = LCCOMB_X1_Y13_N22; Fanout = 2; COMB Node = 'outAsel\[6\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { addSub:addSubtractor|Add0~22 outAsel[6]~13 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(2.850 ns) 6.627 ns OutAsel\[6\] 10 PIN PIN_F2 0 " "Info: 10: + IC(1.423 ns) + CELL(2.850 ns) = 6.627 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'OutAsel\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { outAsel[6]~13 OutAsel[6] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.522 ns ( 68.24 % ) " "Info: Total cell delay = 4.522 ns ( 68.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 31.76 % ) " "Info: Total interconnect delay = 2.105 ns ( 31.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~17 addSub:addSubtractor|Add0~20 addSub:addSubtractor|Add0~22 outAsel[6]~13 OutAsel[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { register:regA|Output[0] {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~17 {} addSub:addSubtractor|Add0~20 {} addSub:addSubtractor|Add0~22 {} outAsel[6]~13 {} OutAsel[6] {} } { 0.000ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.310ns 1.423ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~17 addSub:addSubtractor|Add0~20 addSub:addSubtractor|Add0~22 outAsel[6]~13 OutAsel[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { register:regA|Output[0] {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~17 {} addSub:addSubtractor|Add0~20 {} addSub:addSubtractor|Add0~22 {} outAsel[6]~13 {} OutAsel[6] {} } { 0.000ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.310ns 1.423ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dp1In\[0\] OutAsel\[6\] 14.158 ns Longest " "Info: Longest tpd from source pin \"dp1In\[0\]\" to destination pin \"OutAsel\[6\]\" is 14.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns dp1In\[0\] 1 PIN PIN_H4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_H4; Fanout = 2; PIN Node = 'dp1In\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp1In[0] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.521 ns) 7.099 ns addSub:addSubtractor\|Add0~1 2 COMB LCCOMB_X2_Y13_N16 2 " "Info: 2: + IC(5.724 ns) + CELL(0.521 ns) = 7.099 ns; Loc. = LCCOMB_X2_Y13_N16; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { dp1In[0] addSub:addSubtractor|Add0~1 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.517 ns) 8.398 ns addSub:addSubtractor\|Add0~5 3 COMB LCCOMB_X1_Y13_N2 2 " "Info: 3: + IC(0.782 ns) + CELL(0.517 ns) = 8.398 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { addSub:addSubtractor|Add0~1 addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.478 ns addSub:addSubtractor\|Add0~8 4 COMB LCCOMB_X1_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.478 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.558 ns addSub:addSubtractor\|Add0~11 5 COMB LCCOMB_X1_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.558 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.638 ns addSub:addSubtractor\|Add0~14 6 COMB LCCOMB_X1_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.638 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.718 ns addSub:addSubtractor\|Add0~17 7 COMB LCCOMB_X1_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.718 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.798 ns addSub:addSubtractor\|Add0~20 8 COMB LCCOMB_X1_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.798 ns; Loc. = LCCOMB_X1_Y13_N12; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~17 addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.256 ns addSub:addSubtractor\|Add0~22 9 COMB LCCOMB_X1_Y13_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.256 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~20 addSub:addSubtractor|Add0~22 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/addSub.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.319 ns) 9.885 ns outAsel\[6\]~13 10 COMB LCCOMB_X1_Y13_N22 2 " "Info: 10: + IC(0.310 ns) + CELL(0.319 ns) = 9.885 ns; Loc. = LCCOMB_X1_Y13_N22; Fanout = 2; COMB Node = 'outAsel\[6\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { addSub:addSubtractor|Add0~22 outAsel[6]~13 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(2.850 ns) 14.158 ns OutAsel\[6\] 11 PIN PIN_F2 0 " "Info: 11: + IC(1.423 ns) + CELL(2.850 ns) = 14.158 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'OutAsel\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { outAsel[6]~13 OutAsel[6] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.919 ns ( 41.81 % ) " "Info: Total cell delay = 5.919 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.239 ns ( 58.19 % ) " "Info: Total interconnect delay = 8.239 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.158 ns" { dp1In[0] addSub:addSubtractor|Add0~1 addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~17 addSub:addSubtractor|Add0~20 addSub:addSubtractor|Add0~22 outAsel[6]~13 OutAsel[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.158 ns" { dp1In[0] {} dp1In[0]~combout {} addSub:addSubtractor|Add0~1 {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~17 {} addSub:addSubtractor|Add0~20 {} addSub:addSubtractor|Add0~22 {} outAsel[6]~13 {} OutAsel[6] {} } { 0.000ns 0.000ns 5.724ns 0.782ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.310ns 1.423ns } { 0.000ns 0.854ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register:regA\|Output\[6\] Asel\[1\] clock -3.519 ns register " "Info: th for register \"register:regA\|Output\[6\]\" (data pin = \"Asel\[1\]\", clock pin = \"clock\") is -3.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns register:regA\|Output\[6\] 3 REG LCFF_X1_Y13_N23 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N23; Fanout = 4; REG Node = 'register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.667 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Asel\[1\] 1 PIN PIN_N2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 16; PIN Node = 'Asel\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[1] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.216 ns) + CELL(0.491 ns) 6.571 ns outAsel\[6\]~13 2 COMB LCCOMB_X1_Y13_N22 2 " "Info: 2: + IC(5.216 ns) + CELL(0.491 ns) = 6.571 ns; Loc. = LCCOMB_X1_Y13_N22; Fanout = 2; COMB Node = 'outAsel\[6\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { Asel[1] outAsel[6]~13 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.667 ns register:regA\|Output\[6\] 3 REG LCFF_X1_Y13_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.667 ns; Loc. = LCFF_X1_Y13_N23; Fanout = 4; REG Node = 'register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { outAsel[6]~13 register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 21.76 % ) " "Info: Total cell delay = 1.451 ns ( 21.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.216 ns ( 78.24 % ) " "Info: Total interconnect delay = 5.216 ns ( 78.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { Asel[1] outAsel[6]~13 register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { Asel[1] {} Asel[1]~combout {} outAsel[6]~13 {} register:regA|Output[6] {} } { 0.000ns 0.000ns 5.216ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { Asel[1] outAsel[6]~13 register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { Asel[1] {} Asel[1]~combout {} outAsel[6]~13 {} register:regA|Output[6] {} } { 0.000ns 0.000ns 5.216ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 16:55:50 2015 " "Info: Processing ended: Tue Nov 17 16:55:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
