{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575379262896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575379262897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 10:21:02 2019 " "Processing started: Tue Dec  3 10:21:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575379262897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379262897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379262897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575379263170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575379263170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_final-arq_projeto_final " "Found design unit 1: projeto_final-arq_projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279578 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_operacoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada_operacoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_operacoes-arq_entrada_operacoes " "Found design unit 1: entrada_operacoes-arq_entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279579 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada_operacoes " "Found entity 1: entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279579 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"POR\";  expecting \"end\", or \"port\", or \"generic\" saida.vhd(16) " "VHDL syntax error at saida.vhd(16) near text \"POR\";  expecting \"end\", or \"port\", or \"generic\"" {  } { { "saida.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhd 0 0 " "Found 0 design units, including 0 entities, in source file saida.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_ula " "Found design unit 1: ula-arq_ula" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acesso_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acesso_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acesso_ram-arq_acesso_ram " "Found design unit 1: acesso_ram-arq_acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279582 ""} { "Info" "ISGN_ENTITY_NAME" "1 acesso_ram " "Found entity 1: acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_display " "Found design unit 1: display-arq_display" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279583 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arq_decodificador " "Found design unit 1: decodificador-arq_decodificador" {  } { { "decodificador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279584 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-arq_banco_regs " "Found design unit 1: banco_regs-arq_banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279585 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arq_regs " "Found design unit 1: registrador-arq_regs" {  } { { "registrador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279585 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575379279585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575379279702 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  3 10:21:19 2019 " "Processing ended: Tue Dec  3 10:21:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575379279702 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575379279702 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575379279702 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279702 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575379279871 ""}
