{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582689714460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582689714461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone_cycy10_soc 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"wishbone_cycy10_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582689714611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582689714680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582689714680 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582689714757 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582689714757 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582689714757 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdr_clk_o~buf0 4 1 -68 -938 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of -68 degrees (-938 ps) for sdr_clk_o~buf0 port" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 52 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582689714757 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1582689714757 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582689715170 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582689715380 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582689716117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582689716117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582689716117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582689716117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 20641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582689716178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 20643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582689716178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 20645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582689716178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 20647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582689716178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 20649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582689716178 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582689716178 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582689716210 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1582689717026 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdr_clk_o ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1 2.5 V 8mA 0 200 MHz 181 MHz " "Output pin \"sdr_clk_o\" (external output clock of PLL \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 200 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 100 0 0 } } { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_clk_o" } } } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 52 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdr_clk_o } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1582689718055 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582689719455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 PIN_E1 port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC1.sdc(1): PIN_E1 could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1582689719493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_pins port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC1.sdc(1): get_pins could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1582689719493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 1 Argument <targets> is not an object ID " "Ignored create_clock at SDC1.sdc(1): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 83.33 -name clk \{get_pins PIN_E1\} " "create_clock -period 83.33 -name clk \{get_pins PIN_E1\}" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582689719494 ""}  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1582689719494 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1582689719505 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1582689719505 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1582689719505 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1582689719505 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1582689719505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1582689719505 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582689719517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1582689719553 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1582689719769 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582689719776 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582689719776 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582689719776 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000 " "Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582689719776 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1582689719776 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582689719892 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       clk_50 " "   1.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  50.000 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.250 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   0.250 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.250 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   0.250 ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582689719892 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582689719892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582689721813 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582689721813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582689721813 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582689721813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582689721813 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582689721813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdr_clk_o~buf0 (placed in counter C3 of PLL_2) " "Automatically promoted node sdr_clk_o~buf0 (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582689721813 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582689721813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~2  " "Automatically promoted node openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|state.StateReq " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|state.StateReq" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[2\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[2\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[5\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[5\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[6\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[6\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[7\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[7\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[8\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[8\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1582689721813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1582689721813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1582689721813 ""}  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex_mem.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582689721813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582689723947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582689723973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582689723974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582689724001 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1582689724045 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1582689724045 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1582689724045 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1582689724045 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1582689724045 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1582689724045 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1582689724045 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1582689724045 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582689724057 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1582689724058 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1582689724058 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582689724058 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582689724087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582689726217 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1582689726236 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1582689726236 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1582689726236 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "103 " "Created 103 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1582689726236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582689726236 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1 clk\[3\] sdr_clk_o~output " "PLL \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"sdr_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 100 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1582689726479 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582689727279 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582689727362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582689729803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582689736537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582689736731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582689779846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:43 " "Fitter placement operations ending: elapsed time is 00:00:43" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582689779846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582689783406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582689795401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582689795401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582689805044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582689805044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582689805050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.31 " "Total time spent on timing analysis during the Fitter is 14.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582689805528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582689805634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582689807493 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582689807500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582689810345 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582689813718 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582689814973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg " "Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582689816007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5373 " "Peak virtual memory: 5373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582689819096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 12:03:39 2020 " "Processing ended: Wed Feb 26 12:03:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582689819096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582689819096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:37 " "Total CPU time (on all processors): 00:02:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582689819096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582689819096 ""}
