[{"DBLP title": "Fairness Metrics for Multi-Threaded Processors.", "DBLP authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"], "year": 2011, "MAG papers": [{"PaperId": 2145988169, "PaperTitle": "fairness metrics for multi threaded processors", "Year": 2011, "CitationCount": 49, "EstimatedCitation": 70, "Affiliations": {"french institute for research in computer science and automation": 1.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Prefetching in Embedded Mobile Systems Can Be Energy-Efficient.", "DBLP authors": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Chen Liu", "Jean-Luc Gaudiot"], "year": 2011, "MAG papers": [{"PaperId": 2102207460, "PaperTitle": "prefetching in embedded mobile systems can be energy efficient", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california irvine": 1.0, "university of miami": 1.0, "beijing institute of technology": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "DCC: A Dependable Cache Coherence Multicore Architecture.", "DBLP authors": ["Omer Khan", "Mieszko Lis", "Yildiz Sinangil", "Srinivas Devadas"], "year": 2011, "MAG papers": [{"PaperId": 2131999790, "PaperTitle": "dcc a dependable cache coherence multicore architecture", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "DRAMSim2: A Cycle Accurate Memory System Simulator.", "DBLP authors": ["Paul Rosenfeld", "Elliott Cooper-Balis", "Bruce L. Jacob"], "year": 2011, "MAG papers": [{"PaperId": 2162639668, "PaperTitle": "dramsim2 a cycle accurate memory system simulator", "Year": 2011, "CitationCount": 702, "EstimatedCitation": 1011, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting SPMD Horizontal Locality.", "DBLP authors": ["Chunyang Gou", "Georgi Gaydadjiev"], "year": 2011, "MAG papers": [{"PaperId": 2172070096, "PaperTitle": "exploiting spmd horizontal locality", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "GCMS: A Global Contention Management Scheme in Hardware Transactional Memory.", "DBLP authors": ["Xiaoqun Wang", "Zhen Ji", "Chen Fu", "Ming Hu"], "year": 2011, "MAG papers": [{"PaperId": 2106358362, "PaperTitle": "gcms a global contention management scheme in hardware transactional memory", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harbin institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Heterogeneity in \"Homogeneous\" Warehouse-Scale Computers: A Performance Opportunity.", "DBLP authors": ["Jason Mars", "Lingjia Tang", "Robert Hundt"], "year": 2011, "MAG papers": [{"PaperId": 2166942589, "PaperTitle": "heterogeneity in homogeneous warehouse scale computers a performance opportunity", "Year": 2011, "CitationCount": 64, "EstimatedCitation": 105, "Affiliations": {"university of virginia": 2.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Packet Chaining: Efficient Single-Cycle Allocation for On-Chip Networks.", "DBLP authors": ["George Michelogiannakis", "Nan Jiang", "Daniel Becker", "William J. Dally"], "year": 2011, "MAG papers": [{"PaperId": 2073878734, "PaperTitle": "packet chaining efficient single cycle allocation for on chip networks", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stanford university": 4.0}}, {"PaperId": 2163083614, "PaperTitle": "packet chaining efficient single cycle allocation for on chip networks", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 51, "Affiliations": {"stanford university": 4.0}}], "source": "ES"}, {"DBLP title": "Exploring the Interaction Between Device Lifetime Reliability and Security Vulnerabilities.", "DBLP authors": ["Chen-Han Ho", "Garret Staus", "Aaron Ullmer", "Karu Sankaralingam"], "year": 2011, "MAG papers": [{"PaperId": 2170691800, "PaperTitle": "exploring the interaction between device lifetime reliability and security vulnerabilities", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Vertical Link Design for Effective 3D Stacking.", "DBLP authors": ["Carles Hern\u00e1ndez", "Antoni Roca", "Jose Flich", "Federico Silla", "Jos\u00e9 Duato"], "year": 2011, "MAG papers": [{"PaperId": 2163782390, "PaperTitle": "fault tolerant vertical link design for effective 3d stacking", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of valencia": 5.0}}], "source": "ES"}, {"DBLP title": "Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor.", "DBLP authors": ["Inseok Choi", "Minshu Zhao", "Xu Yang", "Donald Yeung"], "year": 2011, "MAG papers": [{"PaperId": 2150669616, "PaperTitle": "experience with improving distributed shared cache performance on tilera s tile processor", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of maryland college park": 4.0}}], "source": "ES"}, {"DBLP title": "Multilevel Cache Modeling for Chip-Multiprocessor Systems.", "DBLP authors": ["Pablo Prieto", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2011, "MAG papers": [{"PaperId": 2049385098, "PaperTitle": "multilevel cache modeling for chip multiprocessor systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of cantabria": 3.0}}], "source": "ES"}, {"DBLP title": "On Supporting Rapid Thermal Analysis.", "DBLP authors": ["Kostas Siozios", "Dimitrios Rodopoulos", "Dimitrios Soudris"], "year": 2011, "MAG papers": [{"PaperId": 2132492115, "PaperTitle": "on supporting rapid thermal analysis", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national and kapodistrian university of athens": 3.0}}], "source": "ES"}]