/*
 * Copyright (c) 2017 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <st/f4/stm32f401.dtsi>

/ {
	soc {
		spi4: spi@40013400 {
			compatible = "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40013400 0x400>;
			interrupts = <84 5>;
			status = "disabled";
			label = "SPI_4";
		};

		spi5: spi@40015000 {
			compatible = "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40015000 0x400>;
			interrupts = <85 5>;
			status = "disabled";
			label = "SPI_5";
		};

		i2s4: i2s@40013400 {
			compatible = "st,stm32-i2s";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40013400 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00002000>;
			interrupts = <84 5>;
			dma = <&dma2 1 4 STM32_DMA_MEMORY_TO_PERIPH
			       STM32_DMA_PRIORITY_LOW 2 2 4 1
			       STM32_DMA_SRC_INCREMENT
			       STM32_DMA_DST_NO_INCREMENT
			       &dma2 0 4 STM32_DMA_PERIPH_TO_MEMORY
			       STM32_DMA_PRIORITY_LOW 2 2 1 4
			       STM32_DMA_SRC_NO_INCREMENT
			       STM32_DMA_DST_INCREMENT>;
			status = "disabled";
			label = "I2S_4";
		};

		i2s5: i2s@40015000 {
			compatible = "st,stm32-i2s";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40015000 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00100000>;
			interrupts = <85 5>;
			dma = <&dma2 6 7 STM32_DMA_MEMORY_TO_PERIPH
			       STM32_DMA_PRIORITY_LOW 2 2 4 1
			       STM32_DMA_SRC_INCREMENT
			       STM32_DMA_DST_NO_INCREMENT
			       &dma2 5 7 STM32_DMA_PERIPH_TO_MEMORY
			       STM32_DMA_PRIORITY_LOW 2 2 1 4
			       STM32_DMA_SRC_NO_INCREMENT
			       STM32_DMA_DST_INCREMENT>;
			status = "disabled";
			label = "I2S_5";
		};
	};
};
