 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: W-2024.09-SP2
Date   : Sun Mar 23 00:29:06 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: col_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gray_addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  col_reg[1]/CK (DFFRX1)                   0.00       0.50 r
  col_reg[1]/Q (DFFRX1)                    0.86       1.36 f
  U569/Y (NAND2BX1)                        0.50       1.86 f
  U571/Y (OR2X1)                           0.49       2.35 f
  U573/Y (OR2X1)                           0.46       2.80 f
  U575/Y (OR2X1)                           0.52       3.32 f
  U303/Y (NOR3XL)                          0.87       4.19 r
  U458/Y (CLKBUFX3)                        0.62       4.82 r
  U468/CO (ADDFXL)                         0.90       5.72 r
  U469/CO (ADDFXL)                         0.50       6.22 r
  U470/CO (ADDFXL)                         0.50       6.71 r
  U467/CO (ADDFXL)                         0.50       7.21 r
  U488/CO (ADDFXL)                         0.50       7.71 r
  U536/Y (XOR3X1)                          0.37       8.08 f
  U684/Y (AOI222XL)                        0.65       8.72 r
  U683/Y (NAND4X1)                         0.26       8.98 f
  U401/Y (MX2XL)                           0.42       9.40 f
  gray_addr_reg[13]/D (DFFRX1)             0.00       9.40 f
  data arrival time                                   9.40

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  gray_addr_reg[13]/CK (DFFRX1)            0.00      10.40 r
  library setup time                      -0.24      10.16
  data required time                                 10.16
  -----------------------------------------------------------
  data required time                                 10.16
  data arrival time                                  -9.40
  -----------------------------------------------------------
  slack (MET)                                         0.77


1
