#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 28 03:03:50 2020
# Process ID: 4684
# Current directory: C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10156 C:\Users\REV\VivadoProjects\ZYNQ_DTW\OSV_DTW_8F\OSV_DTW_8F.xpr
# Log file: C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/vivado.log
# Journal file: C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M07_AXI] [get_bd_cells dtw_4F_32bit_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_cells dtw_2F_32bit_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M08_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (10 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/dtw_8F_32bit_0/s00_axi} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins dtw_8F_32bit_0/s00_axi]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M05_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins dtw_8F_32bit_0/s00_axi]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (10 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpios/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpios/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (10 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpios/S_AXI1} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpios/S_AXI1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (10 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (10 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpios/S_AXI2} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpios/S_AXI2]
endgroup
regenerate_bd_layout
regenerate_bd_layout
set_property location {1 243 482} [get_bd_cells rst_ps7_0_50M]
regenerate_bd_layout
set_property location {1 247 383} [get_bd_cells rst_ps7_0_50M]
set_property location {1 228 491} [get_bd_cells rst_ps7_0_50M]
validate_bd_design
make_wrapper -files [get_files C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs  {design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.ip_user_files -ipstatic_source_dir C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.cache/compile_simlib/modelsim} {questa=C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.cache/compile_simlib/questa} {riviera=C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.cache/compile_simlib/riviera} {activehdl=C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.runs/impl_1/design_1_wrapper.sysdef C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.sdk -hwspec C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.sdk/design_1_wrapper.hdf
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
file copy -force C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.runs/impl_1/design_1_wrapper.sysdef C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.sdk -hwspec C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/OSV_DTW_8F.sdk/design_1_wrapper.hdf
close_design
archive_project C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F_archive.xpr.zip -temp_dir C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO -force -include_local_ip_cache
