
Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002106  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a0  00800060  00002106  0000219a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000024  00800100  00800100  0000223a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000223a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000226c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e0  00000000  00000000  000022a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000047a4  00000000  00000000  00002688  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000017cb  00000000  00000000  00006e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000285e  00000000  00000000  000085f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007d0  00000000  00000000  0000ae58  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000014d3  00000000  00000000  0000b628  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002134  00000000  00000000  0000cafb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c8  00000000  00000000  0000ec2f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4b 0b 	jmp	0x1696	; 0x1696 <__vector_3>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 9e 0b 	jmp	0x173c	; 0x173c <__vector_9>
      28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      2c:	0c 94 34 0c 	jmp	0x1868	; 0x1868 <__vector_11>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	2a 01       	movw	r4, r20
      56:	94 00       	.word	0x0094	; ????
      58:	9a 00       	.word	0x009a	; ????
      5a:	f3 00       	.word	0x00f3	; ????
      5c:	ff 00       	.word	0x00ff	; ????
      5e:	0b 01       	movw	r0, r22
      60:	17 01       	movw	r2, r14
      62:	21 01       	movw	r4, r2

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf e5       	ldi	r28, 0x5F	; 95
      6a:	d8 e0       	ldi	r29, 0x08	; 8
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e6 e0       	ldi	r30, 0x06	; 6
      78:	f1 e2       	ldi	r31, 0x21	; 33
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	a0 30       	cpi	r26, 0x00	; 0
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	21 e0       	ldi	r18, 0x01	; 1
      88:	a0 e0       	ldi	r26, 0x00	; 0
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a4 32       	cpi	r26, 0x24	; 36
      92:	b2 07       	cpc	r27, r18
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 41 06 	call	0xc82	; 0xc82 <main>
      9a:	0c 94 81 10 	jmp	0x2102	; 0x2102 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <app_init>:
Uchar8_t u8_g_startFlag = 0;
Uchar8_t u8_g_stopFlag = 0;

void app_init()
{
	ultrasonic_vInit();
      a2:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <ultrasonic_vInit>
	LCD_Init();
      a6:	0e 94 cb 04 	call	0x996	; 0x996 <LCD_Init>
	PUSH_BTN_intialize();
      aa:	0e 94 aa 05 	call	0xb54	; 0xb54 <PUSH_BTN_intialize>
	TIMER_TMR2NormalModeInit(ENABLED);
      ae:	80 e0       	ldi	r24, 0x00	; 0
      b0:	0e 94 58 0c 	call	0x18b0	; 0x18b0 <TIMER_TMR2NormalModeInit>
	KEYPAD_init();
      b4:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <KEYPAD_init>
	DCM_motorInit(ST_g_carMotors);
      b8:	81 e6       	ldi	r24, 0x61	; 97
      ba:	90 e0       	ldi	r25, 0x00	; 0
      bc:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <DCM_motorInit>
      c0:	08 95       	ret

000000c2 <app_main>:
}

void app_main()
{
      c2:	cf 92       	push	r12
      c4:	df 92       	push	r13
      c6:	ef 92       	push	r14
      c8:	ff 92       	push	r15
	keyState = KEYPAD_getButton();
      ca:	0e 94 ff 02 	call	0x5fe	; 0x5fe <KEYPAD_getButton>
      ce:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <keyState>
	if(keyState == KEY_1 && u8_g_startFlag==0)
      d2:	81 30       	cpi	r24, 0x01	; 1
      d4:	49 f4       	brne	.+18     	; 0xe8 <app_main+0x26>
      d6:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__data_end>
      da:	91 11       	cpse	r25, r1
      dc:	05 c0       	rjmp	.+10     	; 0xe8 <app_main+0x26>
	{
	
	     state = SET_DEFAULT_ROTATION;
      de:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
		 u8_g_startFlag = 1;
      e2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_end>
      e6:	13 c0       	rjmp	.+38     	; 0x10e <app_main+0x4c>
	}
	else if(keyState == KEY_2 && u8_g_startFlag == 1)
      e8:	82 30       	cpi	r24, 0x02	; 2
      ea:	41 f4       	brne	.+16     	; 0xfc <app_main+0x3a>
      ec:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__data_end>
      f0:	91 30       	cpi	r25, 0x01	; 1
      f2:	21 f4       	brne	.+8      	; 0xfc <app_main+0x3a>
	{ 
		state = STOP;
      f4:	87 e0       	ldi	r24, 0x07	; 7
      f6:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
      fa:	09 c0       	rjmp	.+18     	; 0x10e <app_main+0x4c>
	}
	
	else if(keyState == KEY_1 && u8_g_startFlag == 1)
      fc:	81 30       	cpi	r24, 0x01	; 1
      fe:	39 f4       	brne	.+14     	; 0x10e <app_main+0x4c>
     100:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_end>
     104:	81 30       	cpi	r24, 0x01	; 1
     106:	19 f4       	brne	.+6      	; 0x10e <app_main+0x4c>
	{
		state = CAR_SCANING;
     108:	82 e0       	ldi	r24, 0x02	; 2
     10a:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
	}
	
	
	switch(state)
     10e:	e0 91 0b 01 	lds	r30, 0x010B	; 0x80010b <state>
     112:	8e 2f       	mov	r24, r30
     114:	90 e0       	ldi	r25, 0x00	; 0
     116:	88 30       	cpi	r24, 0x08	; 8
     118:	91 05       	cpc	r25, r1
     11a:	08 f0       	brcs	.+2      	; 0x11e <app_main+0x5c>
     11c:	ab c0       	rjmp	.+342    	; 0x274 <app_main+0x1b2>
     11e:	fc 01       	movw	r30, r24
     120:	e6 5d       	subi	r30, 0xD6	; 214
     122:	ff 4f       	sbci	r31, 0xFF	; 255
     124:	0c 94 67 10 	jmp	0x20ce	; 0x20ce <__tablejump2__>
	{
		case SET_DEFAULT_ROTATION :
		{
			setDefaultRotation();
     128:	0e 94 3f 01 	call	0x27e	; 0x27e <setDefaultRotation>
			state = CAR_SCANING;
     12c:	82 e0       	ldi	r24, 0x02	; 2
     12e:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
			break;
     132:	a0 c0       	rjmp	.+320    	; 0x274 <app_main+0x1b2>
		}
		case CAR_SCANING :
		{
			
			ultrasonic_vGetDistance(&obstcaleDistance);
     134:	86 e0       	ldi	r24, 0x06	; 6
     136:	91 e0       	ldi	r25, 0x01	; 1
     138:	0e 94 f7 05 	call	0xbee	; 0xbee <ultrasonic_vGetDistance>
			if(obstcaleDistance > 70)
     13c:	c0 90 06 01 	lds	r12, 0x0106	; 0x800106 <obstcaleDistance>
     140:	d0 90 07 01 	lds	r13, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     144:	e0 90 08 01 	lds	r14, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     148:	f0 90 09 01 	lds	r15, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     14c:	20 e0       	ldi	r18, 0x00	; 0
     14e:	30 e0       	ldi	r19, 0x00	; 0
     150:	4c e8       	ldi	r20, 0x8C	; 140
     152:	52 e4       	ldi	r21, 0x42	; 66
     154:	c7 01       	movw	r24, r14
     156:	b6 01       	movw	r22, r12
     158:	0e 94 e1 0f 	call	0x1fc2	; 0x1fc2 <__gesf2>
     15c:	18 16       	cp	r1, r24
     15e:	24 f4       	brge	.+8      	; 0x168 <app_main+0xa6>
			{
				state = MORE_THAN_70_CM;
     160:	83 e0       	ldi	r24, 0x03	; 3
     162:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
     166:	86 c0       	rjmp	.+268    	; 0x274 <app_main+0x1b2>
			}
			else if(obstcaleDistance <= 70 && obstcaleDistance > 30)
     168:	20 e0       	ldi	r18, 0x00	; 0
     16a:	30 e0       	ldi	r19, 0x00	; 0
     16c:	4c e8       	ldi	r20, 0x8C	; 140
     16e:	52 e4       	ldi	r21, 0x42	; 66
     170:	c7 01       	movw	r24, r14
     172:	b6 01       	movw	r22, r12
     174:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__cmpsf2>
     178:	18 16       	cp	r1, r24
     17a:	74 f0       	brlt	.+28     	; 0x198 <app_main+0xd6>
     17c:	20 e0       	ldi	r18, 0x00	; 0
     17e:	30 e0       	ldi	r19, 0x00	; 0
     180:	40 ef       	ldi	r20, 0xF0	; 240
     182:	51 e4       	ldi	r21, 0x41	; 65
     184:	c7 01       	movw	r24, r14
     186:	b6 01       	movw	r22, r12
     188:	0e 94 e1 0f 	call	0x1fc2	; 0x1fc2 <__gesf2>
     18c:	18 16       	cp	r1, r24
     18e:	24 f4       	brge	.+8      	; 0x198 <app_main+0xd6>
			{
				state = MORE_THAN_30_CM;
     190:	84 e0       	ldi	r24, 0x04	; 4
     192:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
     196:	6e c0       	rjmp	.+220    	; 0x274 <app_main+0x1b2>
			}
			else if(obstcaleDistance <= 30 && obstcaleDistance > 20)
     198:	20 e0       	ldi	r18, 0x00	; 0
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	40 ef       	ldi	r20, 0xF0	; 240
     19e:	51 e4       	ldi	r21, 0x41	; 65
     1a0:	c7 01       	movw	r24, r14
     1a2:	b6 01       	movw	r22, r12
     1a4:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__cmpsf2>
     1a8:	18 16       	cp	r1, r24
     1aa:	74 f0       	brlt	.+28     	; 0x1c8 <app_main+0x106>
     1ac:	20 e0       	ldi	r18, 0x00	; 0
     1ae:	30 e0       	ldi	r19, 0x00	; 0
     1b0:	40 ea       	ldi	r20, 0xA0	; 160
     1b2:	51 e4       	ldi	r21, 0x41	; 65
     1b4:	c7 01       	movw	r24, r14
     1b6:	b6 01       	movw	r22, r12
     1b8:	0e 94 e1 0f 	call	0x1fc2	; 0x1fc2 <__gesf2>
     1bc:	18 16       	cp	r1, r24
     1be:	24 f4       	brge	.+8      	; 0x1c8 <app_main+0x106>
			{
				state = MORE_THAN_20_CM;
     1c0:	85 e0       	ldi	r24, 0x05	; 5
     1c2:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
     1c6:	56 c0       	rjmp	.+172    	; 0x274 <app_main+0x1b2>
			}
			else if(obstcaleDistance < 20)
     1c8:	20 e0       	ldi	r18, 0x00	; 0
     1ca:	30 e0       	ldi	r19, 0x00	; 0
     1cc:	40 ea       	ldi	r20, 0xA0	; 160
     1ce:	51 e4       	ldi	r21, 0x41	; 65
     1d0:	c7 01       	movw	r24, r14
     1d2:	b6 01       	movw	r22, r12
     1d4:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__cmpsf2>
     1d8:	88 23       	and	r24, r24
     1da:	0c f0       	brlt	.+2      	; 0x1de <app_main+0x11c>
     1dc:	4b c0       	rjmp	.+150    	; 0x274 <app_main+0x1b2>
			{
				state = LESS_THAN_20_CM;
     1de:	86 e0       	ldi	r24, 0x06	; 6
     1e0:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
     1e4:	47 c0       	rjmp	.+142    	; 0x274 <app_main+0x1b2>
			
			break;
		}
		case MORE_THAN_70_CM :
		{
			lessThan20Flag = 0;
     1e6:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <lessThan20Flag>
			moreThan30Flag = 0;
     1ea:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <moreThan30Flag>
			u8_g_rot360Flag=0;
     1ee:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <u8_g_rot360Flag>
			obstcaleMoreThan70();
     1f2:	0e 94 01 02 	call	0x402	; 0x402 <obstcaleMoreThan70>
			state = CAR_SCANING;
     1f6:	82 e0       	ldi	r24, 0x02	; 2
     1f8:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
			break;
     1fc:	3b c0       	rjmp	.+118    	; 0x274 <app_main+0x1b2>
		}
		case MORE_THAN_30_CM:
		{
			moreThan70Flag = 0;
     1fe:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <moreThan70Flag>
			lessThan20Flag = 0;
     202:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <lessThan20Flag>
			u8_g_rot360Flag=0;
     206:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <u8_g_rot360Flag>
			obstcaleMoreThan30();
     20a:	0e 94 33 02 	call	0x466	; 0x466 <obstcaleMoreThan30>
			state = CAR_SCANING;
     20e:	82 e0       	ldi	r24, 0x02	; 2
     210:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
			break;
     214:	2f c0       	rjmp	.+94     	; 0x274 <app_main+0x1b2>
		}
		
		case MORE_THAN_20_CM:
		{
			moreThan70Flag = 0;
     216:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <moreThan70Flag>
			lessThan20Flag = 0;
     21a:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <lessThan20Flag>
			moreThan30Flag = 0;
     21e:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <moreThan30Flag>
			obstcaleMoreThan20();
     222:	0e 94 50 02 	call	0x4a0	; 0x4a0 <obstcaleMoreThan20>
			state = CAR_SCANING;
     226:	82 e0       	ldi	r24, 0x02	; 2
     228:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
			break;
     22c:	23 c0       	rjmp	.+70     	; 0x274 <app_main+0x1b2>
		}
		
		
		case LESS_THAN_20_CM:
		{
			moreThan30Flag = 0;
     22e:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <moreThan30Flag>
			moreThan70Flag = 0;
     232:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <moreThan70Flag>
			obstcaleLessThan20();
     236:	0e 94 9d 02 	call	0x53a	; 0x53a <obstcaleLessThan20>
			state = CAR_SCANING;
     23a:	82 e0       	ldi	r24, 0x02	; 2
     23c:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <state>
			break;
     240:	19 c0       	rjmp	.+50     	; 0x274 <app_main+0x1b2>
		}
		
		
		case STOP:
		{
			moreThan70Flag = 0;
     242:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <moreThan70Flag>
			lessThan20Flag = 0;
     246:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <lessThan20Flag>
			moreThan30Flag = 0;
     24a:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <moreThan30Flag>
			Car_Stop();
     24e:	0e 94 cd 02 	call	0x59a	; 0x59a <Car_Stop>
			break;
     252:	10 c0       	rjmp	.+32     	; 0x274 <app_main+0x1b2>
		}
		
		case STATE_IDLE:
		{
			LCD_SetCursor(0,0);
     254:	60 e0       	ldi	r22, 0x00	; 0
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
			LCD_WriteString((Uchar8_t*)"Press Key 1");
     25c:	85 e7       	ldi	r24, 0x75	; 117
     25e:	90 e0       	ldi	r25, 0x00	; 0
     260:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
			LCD_SetCursor(1,0);
     264:	60 e0       	ldi	r22, 0x00	; 0
     266:	81 e0       	ldi	r24, 0x01	; 1
     268:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
			LCD_WriteString((Uchar8_t*)"to start");
     26c:	81 e8       	ldi	r24, 0x81	; 129
     26e:	90 e0       	ldi	r25, 0x00	; 0
     270:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
			break;
		}
	}
	
     274:	ff 90       	pop	r15
     276:	ef 90       	pop	r14
     278:	df 90       	pop	r13
     27a:	cf 90       	pop	r12
     27c:	08 95       	ret

0000027e <setDefaultRotation>:



void setDefaultRotation()
{
	LCD_Clear();
     27e:	0e 94 57 04 	call	0x8ae	; 0x8ae <LCD_Clear>
	LCD_SetCursor(0,0);
     282:	60 e0       	ldi	r22, 0x00	; 0
     284:	80 e0       	ldi	r24, 0x00	; 0
     286:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteString((Uchar8_t*)"Set Def. Rot.");
     28a:	8a e8       	ldi	r24, 0x8A	; 138
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	LCD_SetCursor(1,0);
     292:	60 e0       	ldi	r22, 0x00	; 0
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteString((Uchar8_t*)"Right");
     29a:	88 e9       	ldi	r24, 0x98	; 152
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	TMR_intDelay_ms(5000);
     2a2:	88 e8       	ldi	r24, 0x88	; 136
     2a4:	93 e1       	ldi	r25, 0x13	; 19
     2a6:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
	
	while(u8_g_timeOut != 1)
     2aa:	2d c0       	rjmp	.+90     	; 0x306 <setDefaultRotation+0x88>
	{
		PUSH_BTN_read_state(0,&rotationBtnState);
     2ac:	6a e0       	ldi	r22, 0x0A	; 10
     2ae:	71 e0       	ldi	r23, 0x01	; 1
     2b0:	80 e0       	ldi	r24, 0x00	; 0
     2b2:	0e 94 af 05 	call	0xb5e	; 0xb5e <PUSH_BTN_read_state>
		if(rotationBtnState == PUSH_BTN_STATE_RELEASED)
     2b6:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <rotationBtnState>
     2ba:	81 30       	cpi	r24, 0x01	; 1
     2bc:	21 f5       	brne	.+72     	; 0x306 <setDefaultRotation+0x88>
     2be:	05 c0       	rjmp	.+10     	; 0x2ca <setDefaultRotation+0x4c>
		{
			while(rotationBtnState == PUSH_BTN_STATE_RELEASED)
			{
				PUSH_BTN_read_state(0,&rotationBtnState);
     2c0:	6a e0       	ldi	r22, 0x0A	; 10
     2c2:	71 e0       	ldi	r23, 0x01	; 1
     2c4:	80 e0       	ldi	r24, 0x00	; 0
     2c6:	0e 94 af 05 	call	0xb5e	; 0xb5e <PUSH_BTN_read_state>
	while(u8_g_timeOut != 1)
	{
		PUSH_BTN_read_state(0,&rotationBtnState);
		if(rotationBtnState == PUSH_BTN_STATE_RELEASED)
		{
			while(rotationBtnState == PUSH_BTN_STATE_RELEASED)
     2ca:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <rotationBtnState>
     2ce:	81 30       	cpi	r24, 0x01	; 1
     2d0:	b9 f3       	breq	.-18     	; 0x2c0 <setDefaultRotation+0x42>
			{
				PUSH_BTN_read_state(0,&rotationBtnState);
			}
			if(rotation == ROTATION_R)
     2d2:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     2d6:	81 30       	cpi	r24, 0x01	; 1
     2d8:	51 f4       	brne	.+20     	; 0x2ee <setDefaultRotation+0x70>
			{
				rotation = ROTATION_L;
     2da:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
				LCD_SetCursor(1,0);
     2de:	60 e0       	ldi	r22, 0x00	; 0
     2e0:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
				LCD_WriteString((Uchar8_t*)"Left ");
     2e4:	8e e9       	ldi	r24, 0x9E	; 158
     2e6:	90 e0       	ldi	r25, 0x00	; 0
     2e8:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     2ec:	0c c0       	rjmp	.+24     	; 0x306 <setDefaultRotation+0x88>
				
			}
			else if(rotation == ROTATION_L)
     2ee:	81 11       	cpse	r24, r1
     2f0:	0a c0       	rjmp	.+20     	; 0x306 <setDefaultRotation+0x88>
			{
				rotation = ROTATION_R;
     2f2:	81 e0       	ldi	r24, 0x01	; 1
     2f4:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
				LCD_SetCursor(1,0);
     2f8:	60 e0       	ldi	r22, 0x00	; 0
     2fa:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
				LCD_WriteString((Uchar8_t*)"Right ");
     2fe:	84 ea       	ldi	r24, 0xA4	; 164
     300:	90 e0       	ldi	r25, 0x00	; 0
     302:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	LCD_WriteString((Uchar8_t*)"Set Def. Rot.");
	LCD_SetCursor(1,0);
	LCD_WriteString((Uchar8_t*)"Right");
	TMR_intDelay_ms(5000);
	
	while(u8_g_timeOut != 1)
     306:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     30a:	81 30       	cpi	r24, 0x01	; 1
     30c:	79 f6       	brne	.-98     	; 0x2ac <setDefaultRotation+0x2e>
				LCD_SetCursor(1,0);
				LCD_WriteString((Uchar8_t*)"Right ");
			}
		}
	}
	u8_g_timeOut = 0;
     30e:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
	TMR_intDelay_ms(2000);
     312:	80 ed       	ldi	r24, 0xD0	; 208
     314:	97 e0       	ldi	r25, 0x07	; 7
     316:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
	while(u8_g_timeOut !=1);
     31a:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     31e:	81 30       	cpi	r24, 0x01	; 1
     320:	e1 f7       	brne	.-8      	; 0x31a <setDefaultRotation+0x9c>
	LCD_Clear();
     322:	0e 94 57 04 	call	0x8ae	; 0x8ae <LCD_Clear>
	u8_g_timeOut = 0;
     326:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
     32a:	08 95       	ret

0000032c <LCD_update>:
	}
	
	
}
void LCD_update(EN_speed en_a_speed,EN_direction en_a_direction,float64_t f64_a_distance)
{
     32c:	cf 92       	push	r12
     32e:	df 92       	push	r13
     330:	ef 92       	push	r14
     332:	ff 92       	push	r15
     334:	cf 93       	push	r28
     336:	df 93       	push	r29
     338:	d8 2f       	mov	r29, r24
     33a:	c6 2f       	mov	r28, r22
     33c:	69 01       	movw	r12, r18
     33e:	7a 01       	movw	r14, r20
	
	
	LCD_SetCursor(0,0);
     340:	60 e0       	ldi	r22, 0x00	; 0
     342:	80 e0       	ldi	r24, 0x00	; 0
     344:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteString((Uchar8_t*)"Speed:");
     348:	8b ea       	ldi	r24, 0xAB	; 171
     34a:	90 e0       	ldi	r25, 0x00	; 0
     34c:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
    LCD_SetCursor(0,7);
     350:	67 e0       	ldi	r22, 0x07	; 7
     352:	80 e0       	ldi	r24, 0x00	; 0
     354:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	if(en_a_speed == SPEED_0 )
     358:	d1 11       	cpse	r29, r1
     35a:	05 c0       	rjmp	.+10     	; 0x366 <LCD_update+0x3a>
	{
		LCD_WriteString((Uchar8_t*)"00% ");
     35c:	82 eb       	ldi	r24, 0xB2	; 178
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     364:	0b c0       	rjmp	.+22     	; 0x37c <LCD_update+0x50>
	}
	else if (en_a_speed == SPEED_30)
     366:	d1 30       	cpi	r29, 0x01	; 1
     368:	29 f4       	brne	.+10     	; 0x374 <LCD_update+0x48>
	{
		LCD_WriteString((Uchar8_t*)"30% ");
     36a:	87 eb       	ldi	r24, 0xB7	; 183
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     372:	04 c0       	rjmp	.+8      	; 0x37c <LCD_update+0x50>
	}
	else 
	{
		LCD_WriteString((Uchar8_t*)"50% ");
     374:	8c eb       	ldi	r24, 0xBC	; 188
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	}
	LCD_SetCursor(0,11);
     37c:	6b e0       	ldi	r22, 0x0B	; 11
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteString((Uchar8_t*)"Dir:");
     384:	81 ec       	ldi	r24, 0xC1	; 193
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	LCD_SetCursor(0,15);
     38c:	6f e0       	ldi	r22, 0x0F	; 15
     38e:	80 e0       	ldi	r24, 0x00	; 0
     390:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	if(en_a_direction == DIRECTION_F)
     394:	c1 11       	cpse	r28, r1
     396:	05 c0       	rjmp	.+10     	; 0x3a2 <LCD_update+0x76>
	{
		LCD_WriteString((Uchar8_t*)"F");
     398:	86 ec       	ldi	r24, 0xC6	; 198
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     3a0:	12 c0       	rjmp	.+36     	; 0x3c6 <LCD_update+0x9a>
	}
	else if(en_a_direction == DIRECTION_B)
     3a2:	c1 30       	cpi	r28, 0x01	; 1
     3a4:	29 f4       	brne	.+10     	; 0x3b0 <LCD_update+0x84>
	{
		LCD_WriteString((Uchar8_t*)"B");
     3a6:	88 ec       	ldi	r24, 0xC8	; 200
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     3ae:	0b c0       	rjmp	.+22     	; 0x3c6 <LCD_update+0x9a>
	}
	else if(en_a_direction == DIRECTION_R)
     3b0:	c2 30       	cpi	r28, 0x02	; 2
     3b2:	29 f4       	brne	.+10     	; 0x3be <LCD_update+0x92>
	{
		LCD_WriteString((Uchar8_t*)"R");
     3b4:	8a ec       	ldi	r24, 0xCA	; 202
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     3bc:	04 c0       	rjmp	.+8      	; 0x3c6 <LCD_update+0x9a>
	}
    else
	{
		LCD_WriteString((Uchar8_t*)"S");
     3be:	8c ec       	ldi	r24, 0xCC	; 204
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	}
	
	LCD_SetCursor(1,0);
     3c6:	60 e0       	ldi	r22, 0x00	; 0
     3c8:	81 e0       	ldi	r24, 0x01	; 1
     3ca:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteString((Uchar8_t*)"Dist:");
     3ce:	8e ec       	ldi	r24, 0xCE	; 206
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	LCD_SetCursor(1,5);
     3d6:	65 e0       	ldi	r22, 0x05	; 5
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteNumber(f64_a_distance);
     3de:	c7 01       	movw	r24, r14
     3e0:	b6 01       	movw	r22, r12
     3e2:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <__fixsfsi>
     3e6:	cb 01       	movw	r24, r22
     3e8:	0e 94 61 04 	call	0x8c2	; 0x8c2 <LCD_WriteNumber>
	LCD_WriteString((Uchar8_t*)" Cm");
     3ec:	84 ed       	ldi	r24, 0xD4	; 212
     3ee:	90 e0       	ldi	r25, 0x00	; 0
     3f0:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
	
}
     3f4:	df 91       	pop	r29
     3f6:	cf 91       	pop	r28
     3f8:	ff 90       	pop	r15
     3fa:	ef 90       	pop	r14
     3fc:	df 90       	pop	r13
     3fe:	cf 90       	pop	r12
     400:	08 95       	ret

00000402 <obstcaleMoreThan70>:
}



void obstcaleMoreThan70()
{
     402:	cf 93       	push	r28
	
	
	if(moreThan70Flag == 0)
     404:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <moreThan70Flag>
     408:	81 11       	cpse	r24, r1
     40a:	0f c0       	rjmp	.+30     	; 0x42a <obstcaleMoreThan70+0x28>
	{
		moreThan70Flag = 1;
     40c:	c1 e0       	ldi	r28, 0x01	; 1
     40e:	c0 93 05 01 	sts	0x0105, r28	; 0x800105 <moreThan70Flag>
		DCM_MoveForward(30);
     412:	8e e1       	ldi	r24, 0x1E	; 30
     414:	0e 94 70 05 	call	0xae0	; 0xae0 <DCM_MoveForward>
		speed = SPEED_30;
     418:	c0 93 0d 01 	sts	0x010D, r28	; 0x80010d <speed>
		direction = DIRECTION_F;
     41c:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <direction>
		TMR_intDelay_ms(5000);
     420:	88 e8       	ldi	r24, 0x88	; 136
     422:	93 e1       	ldi	r25, 0x13	; 19
     424:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
     428:	0e c0       	rjmp	.+28     	; 0x446 <obstcaleMoreThan70+0x44>
		
	}
	else if(moreThan70Flag == 1 && u8_g_timeOut == 1)
     42a:	81 30       	cpi	r24, 0x01	; 1
     42c:	61 f4       	brne	.+24     	; 0x446 <obstcaleMoreThan70+0x44>
     42e:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     432:	81 30       	cpi	r24, 0x01	; 1
     434:	41 f4       	brne	.+16     	; 0x446 <obstcaleMoreThan70+0x44>
	{
		
		DCM_MoveForward(50);
     436:	82 e3       	ldi	r24, 0x32	; 50
     438:	0e 94 70 05 	call	0xae0	; 0xae0 <DCM_MoveForward>
		speed = SPEED_50;
     43c:	82 e0       	ldi	r24, 0x02	; 2
     43e:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <speed>
		u8_g_timeOut =0;
     442:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
	}
 
    LCD_update(speed,direction,obstcaleDistance);
     446:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     44a:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     44e:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     452:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     456:	60 91 0c 01 	lds	r22, 0x010C	; 0x80010c <direction>
     45a:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <speed>
     45e:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
}
     462:	cf 91       	pop	r28
     464:	08 95       	ret

00000466 <obstcaleMoreThan30>:

void obstcaleMoreThan30()
{
	if(moreThan30Flag == 0 )
     466:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <moreThan30Flag>
     46a:	81 11       	cpse	r24, r1
     46c:	0a c0       	rjmp	.+20     	; 0x482 <obstcaleMoreThan30+0x1c>
	{
		DCM_MoveForward(30);
     46e:	8e e1       	ldi	r24, 0x1E	; 30
     470:	0e 94 70 05 	call	0xae0	; 0xae0 <DCM_MoveForward>
		speed = SPEED_30;
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <speed>
		direction = DIRECTION_F;
     47a:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <direction>
		moreThan30Flag = 1;
     47e:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <moreThan30Flag>
	}
	LCD_update(speed,direction,obstcaleDistance);
     482:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     486:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     48a:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     48e:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     492:	60 91 0c 01 	lds	r22, 0x010C	; 0x80010c <direction>
     496:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <speed>
     49a:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
     49e:	08 95       	ret

000004a0 <obstcaleMoreThan20>:
}


void obstcaleMoreThan20()
{
	DCM_vdStopDCM();
     4a0:	0e 94 26 05 	call	0xa4c	; 0xa4c <DCM_vdStopDCM>
	LCD_update(SPEED_0,DIRECTION_S,obstcaleDistance);
     4a4:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     4a8:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     4ac:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     4b0:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     4b4:	63 e0       	ldi	r22, 0x03	; 3
     4b6:	80 e0       	ldi	r24, 0x00	; 0
     4b8:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
	TMR_intDelay_ms(1000);
     4bc:	88 ee       	ldi	r24, 0xE8	; 232
     4be:	93 e0       	ldi	r25, 0x03	; 3
     4c0:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
	while(u8_g_timeOut == 0 );
     4c4:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     4c8:	88 23       	and	r24, r24
     4ca:	e1 f3       	breq	.-8      	; 0x4c4 <obstcaleMoreThan20+0x24>
	u8_g_timeOut = 0;
     4cc:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
	if(u8_g_rot360Flag < 4)
     4d0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <u8_g_rot360Flag>
     4d4:	84 30       	cpi	r24, 0x04	; 4
     4d6:	c0 f4       	brcc	.+48     	; 0x508 <obstcaleMoreThan20+0x68>
	{
		LCD_update(SPEED_50,DIRECTION_R,obstcaleDistance);
     4d8:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     4dc:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     4e0:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     4e4:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     4e8:	62 e0       	ldi	r22, 0x02	; 2
     4ea:	82 e0       	ldi	r24, 0x02	; 2
     4ec:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
		DCM_rotateDCM(rotation,50);
     4f0:	62 e3       	ldi	r22, 0x32	; 50
     4f2:	70 e0       	ldi	r23, 0x00	; 0
     4f4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     4f8:	0e 94 3a 05 	call	0xa74	; 0xa74 <DCM_rotateDCM>
		u8_g_rot360Flag++;
     4fc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <u8_g_rot360Flag>
     500:	8f 5f       	subi	r24, 0xFF	; 255
     502:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <u8_g_rot360Flag>
     506:	08 95       	ret
	}
	
	else 
	{
		LCD_update(SPEED_0,DIRECTION_S,obstcaleDistance);
     508:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     50c:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     510:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     514:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     518:	63 e0       	ldi	r22, 0x03	; 3
     51a:	80 e0       	ldi	r24, 0x00	; 0
     51c:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
		TMR_intDelay_ms(3000);
     520:	88 eb       	ldi	r24, 0xB8	; 184
     522:	9b e0       	ldi	r25, 0x0B	; 11
     524:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
		while(u8_g_timeOut == 0 );
     528:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     52c:	88 23       	and	r24, r24
     52e:	e1 f3       	breq	.-8      	; 0x528 <obstcaleMoreThan20+0x88>
		u8_g_timeOut = 0;
     530:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
		u8_g_rot360Flag=0;
     534:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <u8_g_rot360Flag>
     538:	08 95       	ret

0000053a <obstcaleLessThan20>:
	
}

void obstcaleLessThan20()
{
	if(lessThan20Flag == 0 )
     53a:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <lessThan20Flag>
     53e:	81 11       	cpse	r24, r1
     540:	1c c0       	rjmp	.+56     	; 0x57a <obstcaleLessThan20+0x40>
	{
		DCM_vdStopDCM();
     542:	0e 94 26 05 	call	0xa4c	; 0xa4c <DCM_vdStopDCM>
		LCD_update(SPEED_0,DIRECTION_S,obstcaleDistance);
     546:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     54a:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     54e:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     552:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     556:	63 e0       	ldi	r22, 0x03	; 3
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
		TMR_intDelay_ms(1000);
     55e:	88 ee       	ldi	r24, 0xE8	; 232
     560:	93 e0       	ldi	r25, 0x03	; 3
     562:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
		while(u8_g_timeOut == 0 );
     566:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     56a:	88 23       	and	r24, r24
     56c:	e1 f3       	breq	.-8      	; 0x566 <obstcaleLessThan20+0x2c>
		u8_g_timeOut = 0;
     56e:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
		lessThan20Flag = 1;
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <lessThan20Flag>
     578:	08 95       	ret
	}
	
	else {
		LCD_update(SPEED_30,DIRECTION_B,obstcaleDistance);
     57a:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <obstcaleDistance>
     57e:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <obstcaleDistance+0x1>
     582:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <obstcaleDistance+0x2>
     586:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <obstcaleDistance+0x3>
     58a:	61 e0       	ldi	r22, 0x01	; 1
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	0e 94 96 01 	call	0x32c	; 0x32c <LCD_update>
		DCM_MoveBackward(30);
     592:	8e e1       	ldi	r24, 0x1E	; 30
     594:	0e 94 8d 05 	call	0xb1a	; 0xb1a <DCM_MoveBackward>
     598:	08 95       	ret

0000059a <Car_Stop>:
}


void Car_Stop()
{
	DCM_vdStopDCM();
     59a:	0e 94 26 05 	call	0xa4c	; 0xa4c <DCM_vdStopDCM>
	LCD_SetCursor(0,0);
     59e:	60 e0       	ldi	r22, 0x00	; 0
     5a0:	80 e0       	ldi	r24, 0x00	; 0
     5a2:	0e 94 49 04 	call	0x892	; 0x892 <LCD_SetCursor>
	LCD_WriteString((Uchar8_t*)"ROBOT STOPED");
     5a6:	88 ed       	ldi	r24, 0xD8	; 216
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	0e 94 36 04 	call	0x86c	; 0x86c <LCD_WriteString>
     5ae:	08 95       	ret

000005b0 <KEYPAD_init>:
Description : Initializes Rows as Output and Cols as input and put high logic on each pin
Args        : Void
return      : Void
*/
void KEYPAD_init(void)
{
     5b0:	cf 93       	push	r28
	/* declare two local counters for row and col*/
	Uchar8_t u8_loc_colsCounter,u8_loc_rowsCounter;
	
	/* loop from 0 to number of rows defined in config file*/
	for(u8_loc_rowsCounter=0;u8_loc_rowsCounter<NUMBER_OF_ROWS;u8_loc_rowsCounter++)
     5b2:	c0 e0       	ldi	r28, 0x00	; 0
     5b4:	0e c0       	rjmp	.+28     	; 0x5d2 <KEYPAD_init+0x22>
		///* set current row pin direction as output */
		//DIO_s8SETPinDir(st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter],OUTPUT);
		///* set current row pin value as high */
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter],HIGH);
		
		DIO_Initpin(&st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter]);
     5b6:	8c 2f       	mov	r24, r28
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	9c 01       	movw	r18, r24
     5bc:	22 0f       	add	r18, r18
     5be:	33 1f       	adc	r19, r19
     5c0:	22 0f       	add	r18, r18
     5c2:	33 1f       	adc	r19, r19
     5c4:	82 0f       	add	r24, r18
     5c6:	93 1f       	adc	r25, r19
     5c8:	81 51       	subi	r24, 0x11	; 17
     5ca:	9f 4f       	sbci	r25, 0xFF	; 255
     5cc:	0e 94 1f 07 	call	0xe3e	; 0xe3e <DIO_Initpin>
{
	/* declare two local counters for row and col*/
	Uchar8_t u8_loc_colsCounter,u8_loc_rowsCounter;
	
	/* loop from 0 to number of rows defined in config file*/
	for(u8_loc_rowsCounter=0;u8_loc_rowsCounter<NUMBER_OF_ROWS;u8_loc_rowsCounter++)
     5d0:	cf 5f       	subi	r28, 0xFF	; 255
     5d2:	cc 23       	and	r28, r28
     5d4:	81 f3       	breq	.-32     	; 0x5b6 <KEYPAD_init+0x6>
     5d6:	c0 e0       	ldi	r28, 0x00	; 0
     5d8:	0e c0       	rjmp	.+28     	; 0x5f6 <KEYPAD_init+0x46>
	{
		///* set current col pin direction as input */
		//DIO_s8SETPinDir(st_keypad_conf.u8_arr_cols[u8_loc_colsCounter],INPUT);
		///* set current col pin value as high */
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_cols[u8_loc_colsCounter],HIGH);
		DIO_Initpin(&st_keypad_conf.u8_arr_cols[u8_loc_colsCounter]);
     5da:	8c 2f       	mov	r24, r28
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	9c 01       	movw	r18, r24
     5e0:	22 0f       	add	r18, r18
     5e2:	33 1f       	adc	r19, r19
     5e4:	22 0f       	add	r18, r18
     5e6:	33 1f       	adc	r19, r19
     5e8:	82 0f       	add	r24, r18
     5ea:	93 1f       	adc	r25, r19
     5ec:	8b 51       	subi	r24, 0x1B	; 27
     5ee:	9f 4f       	sbci	r25, 0xFF	; 255
     5f0:	0e 94 1f 07 	call	0xe3e	; 0xe3e <DIO_Initpin>
		
		DIO_Initpin(&st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter]);
	}
	
	/* loop from 0 to number of cols defined in config file*/
	for(u8_loc_colsCounter=0;u8_loc_colsCounter<NUMBER_OF_COLS;u8_loc_colsCounter++)
     5f4:	cf 5f       	subi	r28, 0xFF	; 255
     5f6:	c2 30       	cpi	r28, 0x02	; 2
     5f8:	80 f3       	brcs	.-32     	; 0x5da <KEYPAD_init+0x2a>
		//DIO_s8SETPinDir(st_keypad_conf.u8_arr_cols[u8_loc_colsCounter],INPUT);
		///* set current col pin value as high */
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_cols[u8_loc_colsCounter],HIGH);
		DIO_Initpin(&st_keypad_conf.u8_arr_cols[u8_loc_colsCounter]);
	}
}
     5fa:	cf 91       	pop	r28
     5fc:	08 95       	ret

000005fe <KEYPAD_getButton>:
             
Args        : Void
return      : EN_KEYPADKEYS enum holds all possible keys
*/
EN_KEYPAD_KEYS KEYPAD_getButton()
{
     5fe:	cf 92       	push	r12
     600:	df 92       	push	r13
     602:	ef 92       	push	r14
     604:	ff 92       	push	r15
     606:	0f 93       	push	r16
     608:	1f 93       	push	r17
     60a:	cf 93       	push	r28
     60c:	df 93       	push	r29
     60e:	1f 92       	push	r1
     610:	cd b7       	in	r28, 0x3d	; 61
     612:	de b7       	in	r29, 0x3e	; 62
	/* declare two local counters for row and col*/
	Uchar8_t u8_loc_colsCounter,u8_loc_rowsCounter;
	
	/* initialize pinValue variable to holds pin state*/
	Uchar8_t pinValue = 1;
     614:	81 e0       	ldi	r24, 0x01	; 1
     616:	89 83       	std	Y+1, r24	; 0x01
	
	
	/* loop from 0 to number of rows defined in config file*/
	for( u8_loc_rowsCounter = 0 ; u8_loc_rowsCounter < NUMBER_OF_ROWS ; u8_loc_rowsCounter++)
     618:	00 e0       	ldi	r16, 0x00	; 0
     61a:	57 c0       	rjmp	.+174    	; 0x6ca <KEYPAD_getButton+0xcc>
	{
		/* write logic low on current row pin*/
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter],LOW);
		DIO_WritePin(KEPAD_PORT,st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter].dio_pin,DIO_LOW);
     61c:	e0 2e       	mov	r14, r16
     61e:	f1 2c       	mov	r15, r1
     620:	f7 01       	movw	r30, r14
     622:	ee 0f       	add	r30, r30
     624:	ff 1f       	adc	r31, r31
     626:	ee 0f       	add	r30, r30
     628:	ff 1f       	adc	r31, r31
     62a:	ee 0d       	add	r30, r14
     62c:	ff 1d       	adc	r31, r15
     62e:	eb 51       	subi	r30, 0x1B	; 27
     630:	ff 4f       	sbci	r31, 0xFF	; 255
     632:	41 e0       	ldi	r20, 0x01	; 1
     634:	63 85       	ldd	r22, Z+11	; 0x0b
     636:	82 e0       	ldi	r24, 0x02	; 2
     638:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
		/* loop from 0 to number of cols defined in config file*/
		for (u8_loc_colsCounter = 0 ; u8_loc_colsCounter < NUMBER_OF_COLS ; u8_loc_colsCounter++)
     63c:	10 e0       	ldi	r17, 0x00	; 0
     63e:	34 c0       	rjmp	.+104    	; 0x6a8 <KEYPAD_getButton+0xaa>
		{
			/* Get value of current col pin*/
			//DIO_s8GETPinVal (st_keypad_conf.u8_arr_cols[u8_loc_colsCounter] , &pinValue); 
			DIO_read(KEPAD_PORT,st_keypad_conf.u8_arr_cols[u8_loc_colsCounter].dio_pin,&pinValue);
     640:	c1 2e       	mov	r12, r17
     642:	d1 2c       	mov	r13, r1
     644:	f6 01       	movw	r30, r12
     646:	ee 0f       	add	r30, r30
     648:	ff 1f       	adc	r31, r31
     64a:	ee 0f       	add	r30, r30
     64c:	ff 1f       	adc	r31, r31
     64e:	ec 0d       	add	r30, r12
     650:	fd 1d       	adc	r31, r13
     652:	eb 51       	subi	r30, 0x1B	; 27
     654:	ff 4f       	sbci	r31, 0xFF	; 255
     656:	ae 01       	movw	r20, r28
     658:	4f 5f       	subi	r20, 0xFF	; 255
     65a:	5f 4f       	sbci	r21, 0xFF	; 255
     65c:	61 81       	ldd	r22, Z+1	; 0x01
     65e:	82 e0       	ldi	r24, 0x02	; 2
     660:	0e 94 b7 06 	call	0xd6e	; 0xd6e <DIO_read>
			/* check if pressed*/
			if(pinValue == 0) 
     664:	89 81       	ldd	r24, Y+1	; 0x01
     666:	81 11       	cpse	r24, r1
     668:	1e c0       	rjmp	.+60     	; 0x6a6 <KEYPAD_getButton+0xa8>
     66a:	10 c0       	rjmp	.+32     	; 0x68c <KEYPAD_getButton+0x8e>
			{
				/* loop tell it turns high again (user left key) */
				while(pinValue == 0)
				{
		          DIO_read(KEPAD_PORT,st_keypad_conf.u8_arr_cols[u8_loc_colsCounter].dio_pin,&pinValue);
     66c:	f6 01       	movw	r30, r12
     66e:	ee 0f       	add	r30, r30
     670:	ff 1f       	adc	r31, r31
     672:	ee 0f       	add	r30, r30
     674:	ff 1f       	adc	r31, r31
     676:	ec 0d       	add	r30, r12
     678:	fd 1d       	adc	r31, r13
     67a:	eb 51       	subi	r30, 0x1B	; 27
     67c:	ff 4f       	sbci	r31, 0xFF	; 255
     67e:	ae 01       	movw	r20, r28
     680:	4f 5f       	subi	r20, 0xFF	; 255
     682:	5f 4f       	sbci	r21, 0xFF	; 255
     684:	61 81       	ldd	r22, Z+1	; 0x01
     686:	82 e0       	ldi	r24, 0x02	; 2
     688:	0e 94 b7 06 	call	0xd6e	; 0xd6e <DIO_read>
			DIO_read(KEPAD_PORT,st_keypad_conf.u8_arr_cols[u8_loc_colsCounter].dio_pin,&pinValue);
			/* check if pressed*/
			if(pinValue == 0) 
			{
				/* loop tell it turns high again (user left key) */
				while(pinValue == 0)
     68c:	89 81       	ldd	r24, Y+1	; 0x01
     68e:	88 23       	and	r24, r24
     690:	69 f3       	breq	.-38     	; 0x66c <KEYPAD_getButton+0x6e>
				{
		          DIO_read(KEPAD_PORT,st_keypad_conf.u8_arr_cols[u8_loc_colsCounter].dio_pin,&pinValue);
				}
				
				/* return current [row][col] position from config array */
				return st_keypad_conf.u8_arr_keys[u8_loc_rowsCounter][u8_loc_colsCounter];
     692:	c7 01       	movw	r24, r14
     694:	88 0f       	add	r24, r24
     696:	99 1f       	adc	r25, r25
     698:	8b 51       	subi	r24, 0x1B	; 27
     69a:	9f 4f       	sbci	r25, 0xFF	; 255
     69c:	fc 01       	movw	r30, r24
     69e:	ec 0d       	add	r30, r12
     6a0:	fd 1d       	adc	r31, r13
     6a2:	87 85       	ldd	r24, Z+15	; 0x0f
     6a4:	16 c0       	rjmp	.+44     	; 0x6d2 <KEYPAD_getButton+0xd4>
	{
		/* write logic low on current row pin*/
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter],LOW);
		DIO_WritePin(KEPAD_PORT,st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter].dio_pin,DIO_LOW);
		/* loop from 0 to number of cols defined in config file*/
		for (u8_loc_colsCounter = 0 ; u8_loc_colsCounter < NUMBER_OF_COLS ; u8_loc_colsCounter++)
     6a6:	1f 5f       	subi	r17, 0xFF	; 255
     6a8:	12 30       	cpi	r17, 0x02	; 2
     6aa:	50 f2       	brcs	.-108    	; 0x640 <KEYPAD_getButton+0x42>
			}
		}
		
		/* write logic high on current row pin */
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter],HIGH);   
		DIO_WritePin(KEPAD_PORT,st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter].dio_pin,DIO_HIGH);
     6ac:	f7 01       	movw	r30, r14
     6ae:	ee 0f       	add	r30, r30
     6b0:	ff 1f       	adc	r31, r31
     6b2:	ee 0f       	add	r30, r30
     6b4:	ff 1f       	adc	r31, r31
     6b6:	ee 0d       	add	r30, r14
     6b8:	ff 1d       	adc	r31, r15
     6ba:	eb 51       	subi	r30, 0x1B	; 27
     6bc:	ff 4f       	sbci	r31, 0xFF	; 255
     6be:	40 e0       	ldi	r20, 0x00	; 0
     6c0:	63 85       	ldd	r22, Z+11	; 0x0b
     6c2:	82 e0       	ldi	r24, 0x02	; 2
     6c4:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	/* initialize pinValue variable to holds pin state*/
	Uchar8_t pinValue = 1;
	
	
	/* loop from 0 to number of rows defined in config file*/
	for( u8_loc_rowsCounter = 0 ; u8_loc_rowsCounter < NUMBER_OF_ROWS ; u8_loc_rowsCounter++)
     6c8:	0f 5f       	subi	r16, 0xFF	; 255
     6ca:	00 23       	and	r16, r16
     6cc:	09 f4       	brne	.+2      	; 0x6d0 <KEYPAD_getButton+0xd2>
     6ce:	a6 cf       	rjmp	.-180    	; 0x61c <KEYPAD_getButton+0x1e>
		//DIO_s8SETPinVal(st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter],HIGH);   
		DIO_WritePin(KEPAD_PORT,st_keypad_conf.u8_arr_rows[u8_loc_rowsCounter].dio_pin,DIO_HIGH);
	}
	
	/* if nothing pressed */
	return KEY_NOTHING;
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	0f 90       	pop	r0
     6d4:	df 91       	pop	r29
     6d6:	cf 91       	pop	r28
     6d8:	1f 91       	pop	r17
     6da:	0f 91       	pop	r16
     6dc:	ff 90       	pop	r15
     6de:	ef 90       	pop	r14
     6e0:	df 90       	pop	r13
     6e2:	cf 90       	pop	r12
     6e4:	08 95       	ret

000006e6 <WriteIns>:

#elif LCD_MODE ==_4_BIT


static void WriteIns(Uchar8_t ins)
{
     6e6:	cf 93       	push	r28
     6e8:	c8 2f       	mov	r28, r24
	DIO_writepinn(RS,LOW);
     6ea:	60 e0       	ldi	r22, 0x00	; 0
     6ec:	81 e0       	ldi	r24, 0x01	; 1
     6ee:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D7,GET_BIT(ins,P7));
     6f2:	6c 2f       	mov	r22, r28
     6f4:	66 1f       	adc	r22, r22
     6f6:	66 27       	eor	r22, r22
     6f8:	66 1f       	adc	r22, r22
     6fa:	87 e0       	ldi	r24, 0x07	; 7
     6fc:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D6,GET_BIT(ins,P6));
     700:	c6 fb       	bst	r28, 6
     702:	66 27       	eor	r22, r22
     704:	60 f9       	bld	r22, 0
     706:	86 e0       	ldi	r24, 0x06	; 6
     708:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D5,GET_BIT(ins,P5));
     70c:	c5 fb       	bst	r28, 5
     70e:	66 27       	eor	r22, r22
     710:	60 f9       	bld	r22, 0
     712:	85 e0       	ldi	r24, 0x05	; 5
     714:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D4,GET_BIT(ins,P4));
     718:	c4 fb       	bst	r28, 4
     71a:	66 27       	eor	r22, r22
     71c:	60 f9       	bld	r22, 0
     71e:	84 e0       	ldi	r24, 0x04	; 4
     720:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(EN,HIGH);
     724:	61 e0       	ldi	r22, 0x01	; 1
     726:	83 e0       	ldi	r24, 0x03	; 3
     728:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     72c:	89 ef       	ldi	r24, 0xF9	; 249
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	01 97       	sbiw	r24, 0x01	; 1
     732:	f1 f7       	brne	.-4      	; 0x730 <WriteIns+0x4a>
     734:	00 c0       	rjmp	.+0      	; 0x736 <WriteIns+0x50>
     736:	00 00       	nop
	_delay_ms(1);
	DIO_writepinn(EN,LOW);
     738:	60 e0       	ldi	r22, 0x00	; 0
     73a:	83 e0       	ldi	r24, 0x03	; 3
     73c:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     740:	89 ef       	ldi	r24, 0xF9	; 249
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	01 97       	sbiw	r24, 0x01	; 1
     746:	f1 f7       	brne	.-4      	; 0x744 <WriteIns+0x5e>
     748:	00 c0       	rjmp	.+0      	; 0x74a <WriteIns+0x64>
     74a:	00 00       	nop
	_delay_ms(1);
	DIO_writepinn(D7,GET_BIT(ins,P3));
     74c:	c3 fb       	bst	r28, 3
     74e:	66 27       	eor	r22, r22
     750:	60 f9       	bld	r22, 0
     752:	87 e0       	ldi	r24, 0x07	; 7
     754:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D6,GET_BIT(ins,P2));
     758:	c2 fb       	bst	r28, 2
     75a:	66 27       	eor	r22, r22
     75c:	60 f9       	bld	r22, 0
     75e:	86 e0       	ldi	r24, 0x06	; 6
     760:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D5,GET_BIT(ins,P1));
     764:	c1 fb       	bst	r28, 1
     766:	66 27       	eor	r22, r22
     768:	60 f9       	bld	r22, 0
     76a:	85 e0       	ldi	r24, 0x05	; 5
     76c:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D4,GET_BIT(ins,P0));
     770:	6c 2f       	mov	r22, r28
     772:	61 70       	andi	r22, 0x01	; 1
     774:	84 e0       	ldi	r24, 0x04	; 4
     776:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(EN,HIGH);
     77a:	61 e0       	ldi	r22, 0x01	; 1
     77c:	83 e0       	ldi	r24, 0x03	; 3
     77e:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     782:	89 ef       	ldi	r24, 0xF9	; 249
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	01 97       	sbiw	r24, 0x01	; 1
     788:	f1 f7       	brne	.-4      	; 0x786 <WriteIns+0xa0>
     78a:	00 c0       	rjmp	.+0      	; 0x78c <WriteIns+0xa6>
     78c:	00 00       	nop
	_delay_ms(1);
	DIO_writepinn(EN,LOW);
     78e:	60 e0       	ldi	r22, 0x00	; 0
     790:	83 e0       	ldi	r24, 0x03	; 3
     792:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     796:	89 ef       	ldi	r24, 0xF9	; 249
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	01 97       	sbiw	r24, 0x01	; 1
     79c:	f1 f7       	brne	.-4      	; 0x79a <WriteIns+0xb4>
     79e:	00 c0       	rjmp	.+0      	; 0x7a0 <WriteIns+0xba>
     7a0:	00 00       	nop
	_delay_ms(1);
}
     7a2:	cf 91       	pop	r28
     7a4:	08 95       	ret

000007a6 <WriteData>:
static void WriteData(Uchar8_t data)
{
     7a6:	cf 93       	push	r28
     7a8:	c8 2f       	mov	r28, r24
	
	DIO_writepinn(RS,HIGH);
     7aa:	61 e0       	ldi	r22, 0x01	; 1
     7ac:	81 e0       	ldi	r24, 0x01	; 1
     7ae:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D7,GET_BIT(data,P7));
     7b2:	6c 2f       	mov	r22, r28
     7b4:	66 1f       	adc	r22, r22
     7b6:	66 27       	eor	r22, r22
     7b8:	66 1f       	adc	r22, r22
     7ba:	87 e0       	ldi	r24, 0x07	; 7
     7bc:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D6,GET_BIT(data,P6));
     7c0:	c6 fb       	bst	r28, 6
     7c2:	66 27       	eor	r22, r22
     7c4:	60 f9       	bld	r22, 0
     7c6:	86 e0       	ldi	r24, 0x06	; 6
     7c8:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D5,GET_BIT(data,P5));
     7cc:	c5 fb       	bst	r28, 5
     7ce:	66 27       	eor	r22, r22
     7d0:	60 f9       	bld	r22, 0
     7d2:	85 e0       	ldi	r24, 0x05	; 5
     7d4:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D4,GET_BIT(data,P4));
     7d8:	c4 fb       	bst	r28, 4
     7da:	66 27       	eor	r22, r22
     7dc:	60 f9       	bld	r22, 0
     7de:	84 e0       	ldi	r24, 0x04	; 4
     7e0:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>

	DIO_writepinn(EN,HIGH);
     7e4:	61 e0       	ldi	r22, 0x01	; 1
     7e6:	83 e0       	ldi	r24, 0x03	; 3
     7e8:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     7ec:	89 ef       	ldi	r24, 0xF9	; 249
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	01 97       	sbiw	r24, 0x01	; 1
     7f2:	f1 f7       	brne	.-4      	; 0x7f0 <WriteData+0x4a>
     7f4:	00 c0       	rjmp	.+0      	; 0x7f6 <WriteData+0x50>
     7f6:	00 00       	nop
	_delay_ms(1);
	DIO_writepinn(EN,LOW);
     7f8:	60 e0       	ldi	r22, 0x00	; 0
     7fa:	83 e0       	ldi	r24, 0x03	; 3
     7fc:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     800:	89 ef       	ldi	r24, 0xF9	; 249
     802:	90 e0       	ldi	r25, 0x00	; 0
     804:	01 97       	sbiw	r24, 0x01	; 1
     806:	f1 f7       	brne	.-4      	; 0x804 <__DATA_REGION_LENGTH__+0x4>
     808:	00 c0       	rjmp	.+0      	; 0x80a <__DATA_REGION_LENGTH__+0xa>
     80a:	00 00       	nop
	_delay_ms(1);
	DIO_writepinn(D7,GET_BIT(data,P3));
     80c:	c3 fb       	bst	r28, 3
     80e:	66 27       	eor	r22, r22
     810:	60 f9       	bld	r22, 0
     812:	87 e0       	ldi	r24, 0x07	; 7
     814:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D6,GET_BIT(data,P2));
     818:	c2 fb       	bst	r28, 2
     81a:	66 27       	eor	r22, r22
     81c:	60 f9       	bld	r22, 0
     81e:	86 e0       	ldi	r24, 0x06	; 6
     820:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D5,GET_BIT(data,P1));
     824:	c1 fb       	bst	r28, 1
     826:	66 27       	eor	r22, r22
     828:	60 f9       	bld	r22, 0
     82a:	85 e0       	ldi	r24, 0x05	; 5
     82c:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(D4,GET_BIT(data,P0));
     830:	6c 2f       	mov	r22, r28
     832:	61 70       	andi	r22, 0x01	; 1
     834:	84 e0       	ldi	r24, 0x04	; 4
     836:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
	DIO_writepinn(EN,HIGH);
     83a:	61 e0       	ldi	r22, 0x01	; 1
     83c:	83 e0       	ldi	r24, 0x03	; 3
     83e:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     842:	89 ef       	ldi	r24, 0xF9	; 249
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	01 97       	sbiw	r24, 0x01	; 1
     848:	f1 f7       	brne	.-4      	; 0x846 <__DATA_REGION_LENGTH__+0x46>
     84a:	00 c0       	rjmp	.+0      	; 0x84c <__DATA_REGION_LENGTH__+0x4c>
     84c:	00 00       	nop
	_delay_ms(1);
	DIO_writepinn(EN,LOW);
     84e:	60 e0       	ldi	r22, 0x00	; 0
     850:	83 e0       	ldi	r24, 0x03	; 3
     852:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
     856:	89 ef       	ldi	r24, 0xF9	; 249
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	01 97       	sbiw	r24, 0x01	; 1
     85c:	f1 f7       	brne	.-4      	; 0x85a <__DATA_REGION_LENGTH__+0x5a>
     85e:	00 c0       	rjmp	.+0      	; 0x860 <__stack+0x1>
     860:	00 00       	nop
	_delay_ms(1);
}
     862:	cf 91       	pop	r28
     864:	08 95       	ret

00000866 <LCD_WriteChar>:
#endif

//should be send address in ddram befor this function
void LCD_WriteChar(Uchar8_t ch)
{
	WriteData(ch);
     866:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <WriteData>
     86a:	08 95       	ret

0000086c <LCD_WriteString>:
}
void LCD_WriteString(Uchar8_t*str)
{
     86c:	0f 93       	push	r16
     86e:	1f 93       	push	r17
     870:	cf 93       	push	r28
     872:	8c 01       	movw	r16, r24
	Uchar8_t i;
	for (i=0;str[i];i++)
     874:	c0 e0       	ldi	r28, 0x00	; 0
     876:	03 c0       	rjmp	.+6      	; 0x87e <LCD_WriteString+0x12>
	{
		LCD_WriteChar(str[i]);
     878:	0e 94 33 04 	call	0x866	; 0x866 <LCD_WriteChar>
	WriteData(ch);
}
void LCD_WriteString(Uchar8_t*str)
{
	Uchar8_t i;
	for (i=0;str[i];i++)
     87c:	cf 5f       	subi	r28, 0xFF	; 255
     87e:	f8 01       	movw	r30, r16
     880:	ec 0f       	add	r30, r28
     882:	f1 1d       	adc	r31, r1
     884:	80 81       	ld	r24, Z
     886:	81 11       	cpse	r24, r1
     888:	f7 cf       	rjmp	.-18     	; 0x878 <LCD_WriteString+0xc>
	{
		LCD_WriteChar(str[i]);
	}
	
}
     88a:	cf 91       	pop	r28
     88c:	1f 91       	pop	r17
     88e:	0f 91       	pop	r16
     890:	08 95       	ret

00000892 <LCD_SetCursor>:
void LCD_SetCursor(Uchar8_t line,Uchar8_t cell)
{
	if (line==0)
     892:	81 11       	cpse	r24, r1
     894:	05 c0       	rjmp	.+10     	; 0x8a0 <LCD_SetCursor+0xe>
	{
		WriteIns(0x80|cell);
     896:	86 2f       	mov	r24, r22
     898:	80 68       	ori	r24, 0x80	; 128
     89a:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
     89e:	08 95       	ret
	}
	else if (line ==1)
     8a0:	81 30       	cpi	r24, 0x01	; 1
     8a2:	21 f4       	brne	.+8      	; 0x8ac <LCD_SetCursor+0x1a>
	{
		WriteIns(0x80+0x40+cell);
     8a4:	80 ec       	ldi	r24, 0xC0	; 192
     8a6:	86 0f       	add	r24, r22
     8a8:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
     8ac:	08 95       	ret

000008ae <LCD_Clear>:
	}
	
}
void LCD_Clear(void)
{
	WriteIns(CLR_INS);
     8ae:	81 e0       	ldi	r24, 0x01	; 1
     8b0:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
     8b4:	89 ef       	ldi	r24, 0xF9	; 249
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	01 97       	sbiw	r24, 0x01	; 1
     8ba:	f1 f7       	brne	.-4      	; 0x8b8 <LCD_Clear+0xa>
     8bc:	00 c0       	rjmp	.+0      	; 0x8be <LCD_Clear+0x10>
     8be:	00 00       	nop
     8c0:	08 95       	ret

000008c2 <LCD_WriteNumber>:
	_delay_ms(1);
}


void LCD_WriteNumber(Sint32_t num)
{
     8c2:	ef 92       	push	r14
     8c4:	ff 92       	push	r15
     8c6:	1f 93       	push	r17
     8c8:	cf 93       	push	r28
     8ca:	df 93       	push	r29
     8cc:	cd b7       	in	r28, 0x3d	; 61
     8ce:	de b7       	in	r29, 0x3e	; 62
     8d0:	2a 97       	sbiw	r28, 0x0a	; 10
     8d2:	0f b6       	in	r0, 0x3f	; 63
     8d4:	f8 94       	cli
     8d6:	de bf       	out	0x3e, r29	; 62
     8d8:	0f be       	out	0x3f, r0	; 63
     8da:	cd bf       	out	0x3d, r28	; 61
     8dc:	7c 01       	movw	r14, r24
	Uchar8_t str[10],i=0,j;
	if (num==0)
     8de:	00 97       	sbiw	r24, 0x00	; 0
     8e0:	21 f4       	brne	.+8      	; 0x8ea <LCD_WriteNumber+0x28>
	{
		LCD_WriteChar('0');
     8e2:	80 e3       	ldi	r24, 0x30	; 48
     8e4:	0e 94 33 04 	call	0x866	; 0x866 <LCD_WriteChar>
     8e8:	2d c0       	rjmp	.+90     	; 0x944 <LCD_WriteNumber+0x82>
		return;
	}
	if (num<0)
     8ea:	99 23       	and	r25, r25
     8ec:	34 f4       	brge	.+12     	; 0x8fa <LCD_WriteNumber+0x38>
	{
		num=num*(-1);
     8ee:	f1 94       	neg	r15
     8f0:	e1 94       	neg	r14
     8f2:	f1 08       	sbc	r15, r1
		LCD_WriteChar('-');
     8f4:	8d e2       	ldi	r24, 0x2D	; 45
     8f6:	0e 94 33 04 	call	0x866	; 0x866 <LCD_WriteChar>
	_delay_ms(1);
}


void LCD_WriteNumber(Sint32_t num)
{
     8fa:	10 e0       	ldi	r17, 0x00	; 0
     8fc:	10 c0       	rjmp	.+32     	; 0x91e <LCD_WriteNumber+0x5c>
		LCD_WriteChar('-');
	}
	
	while(num)
	{
		str[i]=num%10 +'0';
     8fe:	c7 01       	movw	r24, r14
     900:	6a e0       	ldi	r22, 0x0A	; 10
     902:	70 e0       	ldi	r23, 0x00	; 0
     904:	0e 94 53 10 	call	0x20a6	; 0x20a6 <__divmodhi4>
     908:	e1 e0       	ldi	r30, 0x01	; 1
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	ec 0f       	add	r30, r28
     90e:	fd 1f       	adc	r31, r29
     910:	e1 0f       	add	r30, r17
     912:	f1 1d       	adc	r31, r1
     914:	80 5d       	subi	r24, 0xD0	; 208
     916:	80 83       	st	Z, r24
		i++;
     918:	1f 5f       	subi	r17, 0xFF	; 255
		num=num/10;
     91a:	e6 2e       	mov	r14, r22
     91c:	f7 2e       	mov	r15, r23
	{
		num=num*(-1);
		LCD_WriteChar('-');
	}
	
	while(num)
     91e:	e1 14       	cp	r14, r1
     920:	f1 04       	cpc	r15, r1
     922:	69 f7       	brne	.-38     	; 0x8fe <LCD_WriteNumber+0x3c>
     924:	0d c0       	rjmp	.+26     	; 0x940 <LCD_WriteNumber+0x7e>
		i++;
		num=num/10;
	}
	for (j=i;j>0;j--)
	{
		LCD_WriteChar(str[j-1]);
     926:	e1 2f       	mov	r30, r17
     928:	f0 e0       	ldi	r31, 0x00	; 0
     92a:	31 97       	sbiw	r30, 0x01	; 1
     92c:	81 e0       	ldi	r24, 0x01	; 1
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	8c 0f       	add	r24, r28
     932:	9d 1f       	adc	r25, r29
     934:	e8 0f       	add	r30, r24
     936:	f9 1f       	adc	r31, r25
     938:	80 81       	ld	r24, Z
     93a:	0e 94 33 04 	call	0x866	; 0x866 <LCD_WriteChar>
	{
		str[i]=num%10 +'0';
		i++;
		num=num/10;
	}
	for (j=i;j>0;j--)
     93e:	11 50       	subi	r17, 0x01	; 1
     940:	11 11       	cpse	r17, r1
     942:	f1 cf       	rjmp	.-30     	; 0x926 <LCD_WriteNumber+0x64>
	{
		LCD_WriteChar(str[j-1]);
	}

}
     944:	2a 96       	adiw	r28, 0x0a	; 10
     946:	0f b6       	in	r0, 0x3f	; 63
     948:	f8 94       	cli
     94a:	de bf       	out	0x3e, r29	; 62
     94c:	0f be       	out	0x3f, r0	; 63
     94e:	cd bf       	out	0x3d, r28	; 61
     950:	df 91       	pop	r29
     952:	cf 91       	pop	r28
     954:	1f 91       	pop	r17
     956:	ff 90       	pop	r15
     958:	ef 90       	pop	r14
     95a:	08 95       	ret

0000095c <LCD_PinsInit>:
void LCD_PinsInit ()
{
	DIO_initpinn(RS,OUTPUT);
     95c:	60 e0       	ldi	r22, 0x00	; 0
     95e:	81 e0       	ldi	r24, 0x01	; 1
     960:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
	DIO_initpinn(EN,OUTPUT);
     964:	60 e0       	ldi	r22, 0x00	; 0
     966:	83 e0       	ldi	r24, 0x03	; 3
     968:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
	DIO_initpinn(RW,OUTPUT);
     96c:	60 e0       	ldi	r22, 0x00	; 0
     96e:	82 e0       	ldi	r24, 0x02	; 2
     970:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
	DIO_initpinn(D4,OUTPUT);
     974:	60 e0       	ldi	r22, 0x00	; 0
     976:	84 e0       	ldi	r24, 0x04	; 4
     978:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
	DIO_initpinn(D5,OUTPUT);
     97c:	60 e0       	ldi	r22, 0x00	; 0
     97e:	85 e0       	ldi	r24, 0x05	; 5
     980:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
	DIO_initpinn(D6,OUTPUT);
     984:	60 e0       	ldi	r22, 0x00	; 0
     986:	86 e0       	ldi	r24, 0x06	; 6
     988:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
	DIO_initpinn(D7,OUTPUT);
     98c:	60 e0       	ldi	r22, 0x00	; 0
     98e:	87 e0       	ldi	r24, 0x07	; 7
     990:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
     994:	08 95       	ret

00000996 <LCD_Init>:



void LCD_Init(void)
{
	LCD_PinsInit();
     996:	0e 94 ae 04 	call	0x95c	; 0x95c <LCD_PinsInit>
     99a:	87 ea       	ldi	r24, 0xA7	; 167
     99c:	91 e6       	ldi	r25, 0x61	; 97
     99e:	01 97       	sbiw	r24, 0x01	; 1
     9a0:	f1 f7       	brne	.-4      	; 0x99e <LCD_Init+0x8>
     9a2:	00 c0       	rjmp	.+0      	; 0x9a4 <LCD_Init+0xe>
     9a4:	00 00       	nop
	_delay_ms(100);
	WriteIns(0x02);
     9a6:	82 e0       	ldi	r24, 0x02	; 2
     9a8:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
	WriteIns(0x28);//5*7 2 lines
     9ac:	88 e2       	ldi	r24, 0x28	; 40
     9ae:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
	WriteIns(0x0c);//0x0c,0x0e,0x0f cursor
     9b2:	8c e0       	ldi	r24, 0x0C	; 12
     9b4:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
	WriteIns(0x01);//clear screen
     9b8:	81 e0       	ldi	r24, 0x01	; 1
     9ba:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
     9be:	89 ef       	ldi	r24, 0xF9	; 249
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	01 97       	sbiw	r24, 0x01	; 1
     9c4:	f1 f7       	brne	.-4      	; 0x9c2 <LCD_Init+0x2c>
     9c6:	00 c0       	rjmp	.+0      	; 0x9c8 <LCD_Init+0x32>
     9c8:	00 00       	nop
	_delay_ms(1);
	WriteIns(0x06);// increment DDRAM address, no shift
     9ca:	86 e0       	ldi	r24, 0x06	; 6
     9cc:	0e 94 73 03 	call	0x6e6	; 0x6e6 <WriteIns>
     9d0:	08 95       	ret

000009d2 <DCM_motorInit>:
}

/****************************************************************************************************************************************/
void DCM_updateStopFlag(void)
{
	DCM_g_stopFlag = TRUE;
     9d2:	ef 92       	push	r14
     9d4:	ff 92       	push	r15
     9d6:	1f 93       	push	r17
     9d8:	cf 93       	push	r28
     9da:	df 93       	push	r29
     9dc:	00 97       	sbiw	r24, 0x00	; 0
     9de:	b9 f4       	brne	.+46     	; 0xa0e <DCM_motorInit+0x3c>
     9e0:	81 e0       	ldi	r24, 0x01	; 1
     9e2:	1b c0       	rjmp	.+54     	; 0xa1a <DCM_motorInit+0x48>
     9e4:	c1 2f       	mov	r28, r17
     9e6:	d0 e0       	ldi	r29, 0x00	; 0
     9e8:	ce 01       	movw	r24, r28
     9ea:	88 0f       	add	r24, r24
     9ec:	99 1f       	adc	r25, r25
     9ee:	c8 0f       	add	r28, r24
     9f0:	d9 1f       	adc	r29, r25
     9f2:	ce 0d       	add	r28, r14
     9f4:	df 1d       	adc	r29, r15
     9f6:	41 e0       	ldi	r20, 0x01	; 1
     9f8:	6a 81       	ldd	r22, Y+2	; 0x02
     9fa:	88 81       	ld	r24, Y
     9fc:	0e 94 10 0a 	call	0x1420	; 0x1420 <DIO_InitDCM>
     a00:	41 e0       	ldi	r20, 0x01	; 1
     a02:	6a 81       	ldd	r22, Y+2	; 0x02
     a04:	89 81       	ldd	r24, Y+1	; 0x01
     a06:	0e 94 10 0a 	call	0x1420	; 0x1420 <DIO_InitDCM>
     a0a:	1f 5f       	subi	r17, 0xFF	; 255
     a0c:	02 c0       	rjmp	.+4      	; 0xa12 <DCM_motorInit+0x40>
     a0e:	7c 01       	movw	r14, r24
     a10:	10 e0       	ldi	r17, 0x00	; 0
     a12:	12 30       	cpi	r17, 0x02	; 2
     a14:	38 f3       	brcs	.-50     	; 0x9e4 <DCM_motorInit+0x12>
     a16:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <TIMER0_initPWM>
     a1a:	df 91       	pop	r29
     a1c:	cf 91       	pop	r28
     a1e:	1f 91       	pop	r17
     a20:	ff 90       	pop	r15
     a22:	ef 90       	pop	r14
     a24:	08 95       	ret

00000a26 <DCM_changeDCMDirection>:
     a26:	00 97       	sbiw	r24, 0x00	; 0
     a28:	79 f0       	breq	.+30     	; 0xa48 <DCM_changeDCMDirection+0x22>
     a2a:	70 e0       	ldi	r23, 0x00	; 0
     a2c:	fb 01       	movw	r30, r22
     a2e:	ee 0f       	add	r30, r30
     a30:	ff 1f       	adc	r31, r31
     a32:	6e 0f       	add	r22, r30
     a34:	7f 1f       	adc	r23, r31
     a36:	fc 01       	movw	r30, r24
     a38:	e6 0f       	add	r30, r22
     a3a:	f7 1f       	adc	r31, r23
     a3c:	60 81       	ld	r22, Z
     a3e:	82 81       	ldd	r24, Z+2	; 0x02
     a40:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <DIO_toggle>
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	08 95       	ret
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	08 95       	ret

00000a4c <DCM_vdStopDCM>:
     a4c:	41 e0       	ldi	r20, 0x01	; 1
     a4e:	60 e0       	ldi	r22, 0x00	; 0
     a50:	82 e0       	ldi	r24, 0x02	; 2
     a52:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
     a56:	41 e0       	ldi	r20, 0x01	; 1
     a58:	61 e0       	ldi	r22, 0x01	; 1
     a5a:	82 e0       	ldi	r24, 0x02	; 2
     a5c:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
     a60:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <TIMER0_stop>
     a64:	08 95       	ret

00000a66 <DCM_u8SetDutyCycleOfPWM>:
     a66:	85 36       	cpi	r24, 0x65	; 101
     a68:	10 f0       	brcs	.+4      	; 0xa6e <DCM_u8SetDutyCycleOfPWM+0x8>
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	08 95       	ret
     a6e:	0e 94 15 0c 	call	0x182a	; 0x182a <TIMER0_setPwm>
     a72:	08 95       	ret

00000a74 <DCM_rotateDCM>:
/****************************************************************************************************************************************/
/* you need to specify which motor you want to rotate*/
EN_DCM_ERROR_T DCM_rotateDCM(EN_DCM_MOTORSIDE DCM_l_motorNumber, u16 DCM_a_rotateSpeed)
{
	
	if(DCM_l_motorNumber == MOTOR_RIGHT)
     a74:	81 11       	cpse	r24, r1
     a76:	1a c0       	rjmp	.+52     	; 0xaac <DCM_rotateDCM+0x38>
	{
		DCM_changeDCMDirection(ST_g_carMotors, MOTOR_RIGHT);
     a78:	60 e0       	ldi	r22, 0x00	; 0
     a7a:	81 e6       	ldi	r24, 0x61	; 97
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	0e 94 13 05 	call	0xa26	; 0xa26 <DCM_changeDCMDirection>
		// High delay to see it on simulation
		TMR_intDelay_ms(620);
     a82:	8c e6       	ldi	r24, 0x6C	; 108
     a84:	92 e0       	ldi	r25, 0x02	; 2
     a86:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
		DCM_u8SetDutyCycleOfPWM(ROTATION_DUTY_CYCLE);
     a8a:	82 e3       	ldi	r24, 0x32	; 50
     a8c:	0e 94 33 05 	call	0xa66	; 0xa66 <DCM_u8SetDutyCycleOfPWM>
		while(u8_g_timeOut == 0);
     a90:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     a94:	88 23       	and	r24, r24
     a96:	e1 f3       	breq	.-8      	; 0xa90 <DCM_rotateDCM+0x1c>
		TIMER0_stop();
     a98:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <TIMER0_stop>
		u8_g_timeOut = 0;
     a9c:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
		DCM_changeDCMDirection(ST_g_carMotors, MOTOR_RIGHT);	
     aa0:	60 e0       	ldi	r22, 0x00	; 0
     aa2:	81 e6       	ldi	r24, 0x61	; 97
     aa4:	90 e0       	ldi	r25, 0x00	; 0
     aa6:	0e 94 13 05 	call	0xa26	; 0xa26 <DCM_changeDCMDirection>
     aaa:	08 95       	ret
	}
	else
	{
		DCM_changeDCMDirection(ST_g_carMotors, MOTOR_LEFT);
     aac:	61 e0       	ldi	r22, 0x01	; 1
     aae:	81 e6       	ldi	r24, 0x61	; 97
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	0e 94 13 05 	call	0xa26	; 0xa26 <DCM_changeDCMDirection>
		TMR_intDelay_ms(620);
     ab6:	8c e6       	ldi	r24, 0x6C	; 108
     ab8:	92 e0       	ldi	r25, 0x02	; 2
     aba:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <TMR_intDelay_ms>
		DCM_u8SetDutyCycleOfPWM(ROTATION_DUTY_CYCLE);
     abe:	82 e3       	ldi	r24, 0x32	; 50
     ac0:	0e 94 33 05 	call	0xa66	; 0xa66 <DCM_u8SetDutyCycleOfPWM>
		while(u8_g_timeOut == 0);
     ac4:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <u8_g_timeOut>
     ac8:	88 23       	and	r24, r24
     aca:	e1 f3       	breq	.-8      	; 0xac4 <DCM_rotateDCM+0x50>
		TIMER0_stop();
     acc:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <TIMER0_stop>
		u8_g_timeOut = 0;
     ad0:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <u8_g_timeOut>
		DCM_changeDCMDirection(ST_g_carMotors, MOTOR_LEFT);		
     ad4:	61 e0       	ldi	r22, 0x01	; 1
     ad6:	81 e6       	ldi	r24, 0x61	; 97
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	0e 94 13 05 	call	0xa26	; 0xa26 <DCM_changeDCMDirection>
	}

}
     ade:	08 95       	ret

00000ae0 <DCM_MoveForward>:

/****************************************************************************************************************************************/

void DCM_MoveForward(u8 u8_a_speed)
{
     ae0:	cf 93       	push	r28
     ae2:	df 93       	push	r29
	DCM_u8SetDutyCycleOfPWM(u8_a_speed);
     ae4:	0e 94 33 05 	call	0xa66	; 0xa66 <DCM_u8SetDutyCycleOfPWM>
	DIO_WritePin(ST_g_carMotors[0].DCM_g_motEnPortNumber,ST_g_carMotors[0].DCM_g_motEnPinNumber0,DIO_HIGH);
     ae8:	c1 e6       	ldi	r28, 0x61	; 97
     aea:	d0 e0       	ldi	r29, 0x00	; 0
     aec:	68 81       	ld	r22, Y
     aee:	40 e0       	ldi	r20, 0x00	; 0
     af0:	8a 81       	ldd	r24, Y+2	; 0x02
     af2:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	DIO_WritePin(ST_g_carMotors[0].DCM_g_motEnPortNumber,ST_g_carMotors[0].DCM_g_motEnPinNumber1,DIO_LOW);
     af6:	69 81       	ldd	r22, Y+1	; 0x01
     af8:	41 e0       	ldi	r20, 0x01	; 1
     afa:	8a 81       	ldd	r24, Y+2	; 0x02
     afc:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	DIO_WritePin(ST_g_carMotors[1].DCM_g_motEnPortNumber,ST_g_carMotors[1].DCM_g_motEnPinNumber0,DIO_HIGH);
     b00:	6b 81       	ldd	r22, Y+3	; 0x03
     b02:	40 e0       	ldi	r20, 0x00	; 0
     b04:	8d 81       	ldd	r24, Y+5	; 0x05
     b06:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	DIO_WritePin(ST_g_carMotors[1].DCM_g_motEnPortNumber,ST_g_carMotors[1].DCM_g_motEnPinNumber1,DIO_LOW);
     b0a:	6c 81       	ldd	r22, Y+4	; 0x04
     b0c:	41 e0       	ldi	r20, 0x01	; 1
     b0e:	8d 81       	ldd	r24, Y+5	; 0x05
     b10:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
}
     b14:	df 91       	pop	r29
     b16:	cf 91       	pop	r28
     b18:	08 95       	ret

00000b1a <DCM_MoveBackward>:


void DCM_MoveBackward(u8 u8_a_speed)
{
     b1a:	cf 93       	push	r28
     b1c:	df 93       	push	r29
	DCM_u8SetDutyCycleOfPWM(u8_a_speed);
     b1e:	0e 94 33 05 	call	0xa66	; 0xa66 <DCM_u8SetDutyCycleOfPWM>
	DIO_WritePin(ST_g_carMotors[0].DCM_g_motEnPortNumber,ST_g_carMotors[0].DCM_g_motEnPinNumber0,DIO_LOW);
     b22:	c1 e6       	ldi	r28, 0x61	; 97
     b24:	d0 e0       	ldi	r29, 0x00	; 0
     b26:	68 81       	ld	r22, Y
     b28:	41 e0       	ldi	r20, 0x01	; 1
     b2a:	8a 81       	ldd	r24, Y+2	; 0x02
     b2c:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	DIO_WritePin(ST_g_carMotors[0].DCM_g_motEnPortNumber,ST_g_carMotors[0].DCM_g_motEnPinNumber1,DIO_HIGH);
     b30:	69 81       	ldd	r22, Y+1	; 0x01
     b32:	40 e0       	ldi	r20, 0x00	; 0
     b34:	8a 81       	ldd	r24, Y+2	; 0x02
     b36:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	DIO_WritePin(ST_g_carMotors[1].DCM_g_motEnPortNumber,ST_g_carMotors[1].DCM_g_motEnPinNumber0,DIO_LOW);
     b3a:	6b 81       	ldd	r22, Y+3	; 0x03
     b3c:	41 e0       	ldi	r20, 0x01	; 1
     b3e:	8d 81       	ldd	r24, Y+5	; 0x05
     b40:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	DIO_WritePin(ST_g_carMotors[1].DCM_g_motEnPortNumber,ST_g_carMotors[1].DCM_g_motEnPinNumber1,DIO_HIGH);
     b44:	6c 81       	ldd	r22, Y+4	; 0x04
     b46:	40 e0       	ldi	r20, 0x00	; 0
     b48:	8d 81       	ldd	r24, Y+5	; 0x05
     b4a:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
     b4e:	df 91       	pop	r29
     b50:	cf 91       	pop	r28
     b52:	08 95       	ret

00000b54 <PUSH_BTN_intialize>:

extern const ST_PUSH_BTN_t A_pbConfig[NUMBER_OF_PUSH_BUTTONS];

void PUSH_BTN_intialize()
{
	DIO_initpinn(PINC4,INPULL);
     b54:	62 e0       	ldi	r22, 0x02	; 2
     b56:	84 e1       	ldi	r24, 0x14	; 20
     b58:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
     b5c:	08 95       	ret

00000b5e <PUSH_BTN_read_state>:
}

void PUSH_BTN_read_state(Uchar8_t btnNumber, EN_PUSH_BTN_state_t *btn_state)
{
     b5e:	ef 92       	push	r14
     b60:	ff 92       	push	r15
     b62:	0f 93       	push	r16
     b64:	1f 93       	push	r17
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	1f 92       	push	r1
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
     b70:	7b 01       	movw	r14, r22

		en_dio_value_t pin_logic_status = DIO_LOW;
     b72:	91 e0       	ldi	r25, 0x01	; 1
     b74:	99 83       	std	Y+1, r25	; 0x01
		DIO_read(A_pbConfig[btnNumber].PUSH_BTN_pin.dio_port,A_pbConfig[btnNumber].PUSH_BTN_pin.dio_pin,&pin_logic_status);
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	8c 01       	movw	r16, r24
     b7a:	00 0f       	add	r16, r16
     b7c:	11 1f       	adc	r17, r17
     b7e:	00 0f       	add	r16, r16
     b80:	11 1f       	adc	r17, r17
     b82:	00 0f       	add	r16, r16
     b84:	11 1f       	adc	r17, r17
     b86:	08 1b       	sub	r16, r24
     b88:	19 0b       	sbc	r17, r25
     b8a:	0a 50       	subi	r16, 0x0A	; 10
     b8c:	1f 4f       	sbci	r17, 0xFF	; 255
     b8e:	ae 01       	movw	r20, r28
     b90:	4f 5f       	subi	r20, 0xFF	; 255
     b92:	5f 4f       	sbci	r21, 0xFF	; 255
     b94:	f8 01       	movw	r30, r16
     b96:	61 81       	ldd	r22, Z+1	; 0x01
     b98:	80 81       	ld	r24, Z
     b9a:	0e 94 b7 06 	call	0xd6e	; 0xd6e <DIO_read>
		
		if(PUSH_BTN_PULL_UP == A_pbConfig[btnNumber].PUSH_BTN_connection)
     b9e:	f8 01       	movw	r30, r16
     ba0:	86 81       	ldd	r24, Z+6	; 0x06
     ba2:	81 11       	cpse	r24, r1
     ba4:	0a c0       	rjmp	.+20     	; 0xbba <PUSH_BTN_read_state+0x5c>
		{
			if(DIO_HIGH == pin_logic_status)
     ba6:	89 81       	ldd	r24, Y+1	; 0x01
     ba8:	81 11       	cpse	r24, r1
     baa:	04 c0       	rjmp	.+8      	; 0xbb4 <PUSH_BTN_read_state+0x56>
			{
				*btn_state = PUSH_BTN_STATE_RELEASED;
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	f7 01       	movw	r30, r14
     bb0:	80 83       	st	Z, r24
     bb2:	0e c0       	rjmp	.+28     	; 0xbd0 <PUSH_BTN_read_state+0x72>
			}
			else
			{
				*btn_state = PUSH_BTN_STATE_PRESSED;
     bb4:	f7 01       	movw	r30, r14
     bb6:	10 82       	st	Z, r1
     bb8:	0b c0       	rjmp	.+22     	; 0xbd0 <PUSH_BTN_read_state+0x72>
			}
		}
		else if(PUSH_BTN_PULL_DOWN == A_pbConfig[btnNumber].PUSH_BTN_connection)
     bba:	81 30       	cpi	r24, 0x01	; 1
     bbc:	49 f4       	brne	.+18     	; 0xbd0 <PUSH_BTN_read_state+0x72>
		{
			if(DIO_HIGH == pin_logic_status)
     bbe:	89 81       	ldd	r24, Y+1	; 0x01
     bc0:	81 11       	cpse	r24, r1
     bc2:	03 c0       	rjmp	.+6      	; 0xbca <PUSH_BTN_read_state+0x6c>
			{
				*btn_state = PUSH_BTN_STATE_PRESSED;
     bc4:	f7 01       	movw	r30, r14
     bc6:	10 82       	st	Z, r1
     bc8:	03 c0       	rjmp	.+6      	; 0xbd0 <PUSH_BTN_read_state+0x72>
			}
			else
			{
				*btn_state = PUSH_BTN_STATE_RELEASED;
     bca:	81 e0       	ldi	r24, 0x01	; 1
     bcc:	f7 01       	movw	r30, r14
     bce:	80 83       	st	Z, r24
			}
		}
}
     bd0:	0f 90       	pop	r0
     bd2:	df 91       	pop	r29
     bd4:	cf 91       	pop	r28
     bd6:	1f 91       	pop	r17
     bd8:	0f 91       	pop	r16
     bda:	ff 90       	pop	r15
     bdc:	ef 90       	pop	r14
     bde:	08 95       	ret

00000be0 <ultrasonic_vInit>:

void ultrasonic_vInit()
{
	
	
	DIO_Initpin(&(ultra.triggerpin));
     be0:	87 e6       	ldi	r24, 0x67	; 103
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	0e 94 1f 07 	call	0xe3e	; 0xe3e <DIO_Initpin>
	MCU_vEnableInterrupt();
     be8:	0e 94 b5 0b 	call	0x176a	; 0x176a <MCU_vEnableInterrupt>
     bec:	08 95       	ret

00000bee <ultrasonic_vGetDistance>:
}

void ultrasonic_vGetDistance(float64_t *Copy_f64distance)
{
     bee:	0f 93       	push	r16
     bf0:	1f 93       	push	r17
     bf2:	cf 93       	push	r28
     bf4:	df 93       	push	r29
     bf6:	00 d0       	rcall	.+0      	; 0xbf8 <ultrasonic_vGetDistance+0xa>
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
     bfc:	8c 01       	movw	r16, r24
	
	
	Uint32_t val = 0;
     bfe:	1a 82       	std	Y+2, r1	; 0x02
     c00:	19 82       	std	Y+1, r1	; 0x01
	DIO_WritePin(DIO_PORTB,DIO_PIN3,DIO_HIGH);
     c02:	40 e0       	ldi	r20, 0x00	; 0
     c04:	63 e0       	ldi	r22, 0x03	; 3
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
     c0c:	83 ec       	ldi	r24, 0xC3	; 195
     c0e:	99 e0       	ldi	r25, 0x09	; 9
     c10:	01 97       	sbiw	r24, 0x01	; 1
     c12:	f1 f7       	brne	.-4      	; 0xc10 <ultrasonic_vGetDistance+0x22>
     c14:	00 c0       	rjmp	.+0      	; 0xc16 <ultrasonic_vGetDistance+0x28>
     c16:	00 00       	nop

	_delay_ms(10);
	
	DIO_WritePin(DIO_PORTB,DIO_PIN3,DIO_LOW);
     c18:	41 e0       	ldi	r20, 0x01	; 1
     c1a:	63 e0       	ldi	r22, 0x03	; 3
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	0e 94 46 06 	call	0xc8c	; 0xc8c <DIO_WritePin>
	ICU_RisingEdgeCapture();
     c22:	0e 94 35 0b 	call	0x166a	; 0x166a <ICU_RisingEdgeCapture>

	
	while(ICU_g_flag != 1);
     c26:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <ICU_g_flag>
     c2a:	81 30       	cpi	r24, 0x01	; 1
     c2c:	e1 f7       	brne	.-8      	; 0xc26 <ultrasonic_vGetDistance+0x38>
	ICU_getValue(&val);
     c2e:	ce 01       	movw	r24, r28
     c30:	01 96       	adiw	r24, 0x01	; 1
     c32:	0e 94 90 0a 	call	0x1520	; 0x1520 <ICU_getValue>

	*Copy_f64distance = ((float)val / 466.47*8)+1;	
     c36:	69 81       	ldd	r22, Y+1	; 0x01
     c38:	7a 81       	ldd	r23, Y+2	; 0x02
     c3a:	80 e0       	ldi	r24, 0x00	; 0
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <__floatunsisf>
     c42:	29 e2       	ldi	r18, 0x29	; 41
     c44:	3c e3       	ldi	r19, 0x3C	; 60
     c46:	49 ee       	ldi	r20, 0xE9	; 233
     c48:	53 e4       	ldi	r21, 0x43	; 67
     c4a:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__divsf3>
     c4e:	20 e0       	ldi	r18, 0x00	; 0
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	40 e0       	ldi	r20, 0x00	; 0
     c54:	51 e4       	ldi	r21, 0x41	; 65
     c56:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	40 e8       	ldi	r20, 0x80	; 128
     c60:	5f e3       	ldi	r21, 0x3F	; 63
     c62:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <__addsf3>
     c66:	f8 01       	movw	r30, r16
     c68:	60 83       	st	Z, r22
     c6a:	71 83       	std	Z+1, r23	; 0x01
     c6c:	82 83       	std	Z+2, r24	; 0x02
     c6e:	93 83       	std	Z+3, r25	; 0x03
	ICU_g_flag = 0;
     c70:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <ICU_g_flag>
}
     c74:	0f 90       	pop	r0
     c76:	0f 90       	pop	r0
     c78:	df 91       	pop	r29
     c7a:	cf 91       	pop	r28
     c7c:	1f 91       	pop	r17
     c7e:	0f 91       	pop	r16
     c80:	08 95       	ret

00000c82 <main>:

#include "APPLICATION/app/apph.h"

void main(void)
{
	app_init();
     c82:	0e 94 51 00 	call	0xa2	; 0xa2 <app_init>
	while(1)
	{
	app_main();
     c86:	0e 94 61 00 	call	0xc2	; 0xc2 <app_main>
     c8a:	fd cf       	rjmp	.-6      	; 0xc86 <main+0x4>

00000c8c <DIO_WritePin>:
			break;
			case PC:
			TOGGLE_BIT(DIO_PORTC_PORT_REG,pin_num);
			break;
			case PD:
			TOGGLE_BIT(DIO_PORTD_PORT_REG,pin_num);
     c8c:	44 23       	and	r20, r20
     c8e:	19 f0       	breq	.+6      	; 0xc96 <DIO_WritePin+0xa>
     c90:	41 30       	cpi	r20, 0x01	; 1
     c92:	a9 f1       	breq	.+106    	; 0xcfe <DIO_WritePin+0x72>
     c94:	08 95       	ret
     c96:	81 30       	cpi	r24, 0x01	; 1
     c98:	89 f0       	breq	.+34     	; 0xcbc <DIO_WritePin+0x30>
     c9a:	28 f0       	brcs	.+10     	; 0xca6 <DIO_WritePin+0x1a>
     c9c:	82 30       	cpi	r24, 0x02	; 2
     c9e:	c9 f0       	breq	.+50     	; 0xcd2 <DIO_WritePin+0x46>
     ca0:	83 30       	cpi	r24, 0x03	; 3
     ca2:	11 f1       	breq	.+68     	; 0xce8 <DIO_WritePin+0x5c>
     ca4:	08 95       	ret
     ca6:	2b b3       	in	r18, 0x1b	; 27
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	02 c0       	rjmp	.+4      	; 0xcb2 <DIO_WritePin+0x26>
     cae:	88 0f       	add	r24, r24
     cb0:	99 1f       	adc	r25, r25
     cb2:	6a 95       	dec	r22
     cb4:	e2 f7       	brpl	.-8      	; 0xcae <DIO_WritePin+0x22>
     cb6:	82 2b       	or	r24, r18
     cb8:	8b bb       	out	0x1b, r24	; 27
     cba:	08 95       	ret
     cbc:	28 b3       	in	r18, 0x18	; 24
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	02 c0       	rjmp	.+4      	; 0xcc8 <DIO_WritePin+0x3c>
     cc4:	88 0f       	add	r24, r24
     cc6:	99 1f       	adc	r25, r25
     cc8:	6a 95       	dec	r22
     cca:	e2 f7       	brpl	.-8      	; 0xcc4 <DIO_WritePin+0x38>
     ccc:	82 2b       	or	r24, r18
     cce:	88 bb       	out	0x18, r24	; 24
     cd0:	08 95       	ret
     cd2:	25 b3       	in	r18, 0x15	; 21
     cd4:	81 e0       	ldi	r24, 0x01	; 1
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	02 c0       	rjmp	.+4      	; 0xcde <DIO_WritePin+0x52>
     cda:	88 0f       	add	r24, r24
     cdc:	99 1f       	adc	r25, r25
     cde:	6a 95       	dec	r22
     ce0:	e2 f7       	brpl	.-8      	; 0xcda <DIO_WritePin+0x4e>
     ce2:	82 2b       	or	r24, r18
     ce4:	85 bb       	out	0x15, r24	; 21
     ce6:	08 95       	ret
     ce8:	22 b3       	in	r18, 0x12	; 18
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	02 c0       	rjmp	.+4      	; 0xcf4 <DIO_WritePin+0x68>
     cf0:	88 0f       	add	r24, r24
     cf2:	99 1f       	adc	r25, r25
     cf4:	6a 95       	dec	r22
     cf6:	e2 f7       	brpl	.-8      	; 0xcf0 <DIO_WritePin+0x64>
     cf8:	82 2b       	or	r24, r18
     cfa:	82 bb       	out	0x12, r24	; 18
     cfc:	08 95       	ret
     cfe:	81 30       	cpi	r24, 0x01	; 1
     d00:	91 f0       	breq	.+36     	; 0xd26 <DIO_WritePin+0x9a>
     d02:	28 f0       	brcs	.+10     	; 0xd0e <DIO_WritePin+0x82>
     d04:	82 30       	cpi	r24, 0x02	; 2
     d06:	d9 f0       	breq	.+54     	; 0xd3e <DIO_WritePin+0xb2>
     d08:	83 30       	cpi	r24, 0x03	; 3
     d0a:	29 f1       	breq	.+74     	; 0xd56 <DIO_WritePin+0xca>
     d0c:	08 95       	ret
     d0e:	2b b3       	in	r18, 0x1b	; 27
     d10:	81 e0       	ldi	r24, 0x01	; 1
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	02 c0       	rjmp	.+4      	; 0xd1a <DIO_WritePin+0x8e>
     d16:	88 0f       	add	r24, r24
     d18:	99 1f       	adc	r25, r25
     d1a:	6a 95       	dec	r22
     d1c:	e2 f7       	brpl	.-8      	; 0xd16 <DIO_WritePin+0x8a>
     d1e:	80 95       	com	r24
     d20:	82 23       	and	r24, r18
     d22:	8b bb       	out	0x1b, r24	; 27
     d24:	08 95       	ret
     d26:	28 b3       	in	r18, 0x18	; 24
     d28:	81 e0       	ldi	r24, 0x01	; 1
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <DIO_WritePin+0xa6>
     d2e:	88 0f       	add	r24, r24
     d30:	99 1f       	adc	r25, r25
     d32:	6a 95       	dec	r22
     d34:	e2 f7       	brpl	.-8      	; 0xd2e <DIO_WritePin+0xa2>
     d36:	80 95       	com	r24
     d38:	82 23       	and	r24, r18
     d3a:	88 bb       	out	0x18, r24	; 24
     d3c:	08 95       	ret
     d3e:	25 b3       	in	r18, 0x15	; 21
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	02 c0       	rjmp	.+4      	; 0xd4a <DIO_WritePin+0xbe>
     d46:	88 0f       	add	r24, r24
     d48:	99 1f       	adc	r25, r25
     d4a:	6a 95       	dec	r22
     d4c:	e2 f7       	brpl	.-8      	; 0xd46 <DIO_WritePin+0xba>
     d4e:	80 95       	com	r24
     d50:	82 23       	and	r24, r18
     d52:	85 bb       	out	0x15, r24	; 21
     d54:	08 95       	ret
     d56:	22 b3       	in	r18, 0x12	; 18
     d58:	81 e0       	ldi	r24, 0x01	; 1
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	02 c0       	rjmp	.+4      	; 0xd62 <DIO_WritePin+0xd6>
     d5e:	88 0f       	add	r24, r24
     d60:	99 1f       	adc	r25, r25
     d62:	6a 95       	dec	r22
     d64:	e2 f7       	brpl	.-8      	; 0xd5e <DIO_WritePin+0xd2>
     d66:	80 95       	com	r24
     d68:	82 23       	and	r24, r18
     d6a:	82 bb       	out	0x12, r24	; 18
     d6c:	08 95       	ret

00000d6e <DIO_read>:
     d6e:	81 30       	cpi	r24, 0x01	; 1
     d70:	89 f0       	breq	.+34     	; 0xd94 <DIO_read+0x26>
     d72:	28 f0       	brcs	.+10     	; 0xd7e <DIO_read+0x10>
     d74:	82 30       	cpi	r24, 0x02	; 2
     d76:	c9 f0       	breq	.+50     	; 0xdaa <DIO_read+0x3c>
     d78:	83 30       	cpi	r24, 0x03	; 3
     d7a:	11 f1       	breq	.+68     	; 0xdc0 <DIO_read+0x52>
     d7c:	08 95       	ret
     d7e:	89 b3       	in	r24, 0x19	; 25
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	02 c0       	rjmp	.+4      	; 0xd88 <DIO_read+0x1a>
     d84:	95 95       	asr	r25
     d86:	87 95       	ror	r24
     d88:	6a 95       	dec	r22
     d8a:	e2 f7       	brpl	.-8      	; 0xd84 <DIO_read+0x16>
     d8c:	81 70       	andi	r24, 0x01	; 1
     d8e:	fa 01       	movw	r30, r20
     d90:	80 83       	st	Z, r24
     d92:	08 95       	ret
     d94:	86 b3       	in	r24, 0x16	; 22
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	02 c0       	rjmp	.+4      	; 0xd9e <DIO_read+0x30>
     d9a:	95 95       	asr	r25
     d9c:	87 95       	ror	r24
     d9e:	6a 95       	dec	r22
     da0:	e2 f7       	brpl	.-8      	; 0xd9a <DIO_read+0x2c>
     da2:	81 70       	andi	r24, 0x01	; 1
     da4:	fa 01       	movw	r30, r20
     da6:	80 83       	st	Z, r24
     da8:	08 95       	ret
     daa:	83 b3       	in	r24, 0x13	; 19
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	02 c0       	rjmp	.+4      	; 0xdb4 <DIO_read+0x46>
     db0:	95 95       	asr	r25
     db2:	87 95       	ror	r24
     db4:	6a 95       	dec	r22
     db6:	e2 f7       	brpl	.-8      	; 0xdb0 <DIO_read+0x42>
     db8:	81 70       	andi	r24, 0x01	; 1
     dba:	fa 01       	movw	r30, r20
     dbc:	80 83       	st	Z, r24
     dbe:	08 95       	ret
     dc0:	80 b3       	in	r24, 0x10	; 16
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	02 c0       	rjmp	.+4      	; 0xdca <DIO_read+0x5c>
     dc6:	95 95       	asr	r25
     dc8:	87 95       	ror	r24
     dca:	6a 95       	dec	r22
     dcc:	e2 f7       	brpl	.-8      	; 0xdc6 <DIO_read+0x58>
     dce:	81 70       	andi	r24, 0x01	; 1
     dd0:	fa 01       	movw	r30, r20
     dd2:	80 83       	st	Z, r24
     dd4:	08 95       	ret

00000dd6 <DIO_toggle>:
     dd6:	81 30       	cpi	r24, 0x01	; 1
     dd8:	89 f0       	breq	.+34     	; 0xdfc <DIO_toggle+0x26>
     dda:	28 f0       	brcs	.+10     	; 0xde6 <DIO_toggle+0x10>
     ddc:	82 30       	cpi	r24, 0x02	; 2
     dde:	c9 f0       	breq	.+50     	; 0xe12 <DIO_toggle+0x3c>
     de0:	83 30       	cpi	r24, 0x03	; 3
     de2:	11 f1       	breq	.+68     	; 0xe28 <DIO_toggle+0x52>
     de4:	08 95       	ret
     de6:	2b b3       	in	r18, 0x1b	; 27
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <DIO_toggle+0x1c>
     dee:	88 0f       	add	r24, r24
     df0:	99 1f       	adc	r25, r25
     df2:	6a 95       	dec	r22
     df4:	e2 f7       	brpl	.-8      	; 0xdee <DIO_toggle+0x18>
     df6:	82 27       	eor	r24, r18
     df8:	8b bb       	out	0x1b, r24	; 27
     dfa:	08 95       	ret
     dfc:	28 b3       	in	r18, 0x18	; 24
     dfe:	81 e0       	ldi	r24, 0x01	; 1
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	02 c0       	rjmp	.+4      	; 0xe08 <DIO_toggle+0x32>
     e04:	88 0f       	add	r24, r24
     e06:	99 1f       	adc	r25, r25
     e08:	6a 95       	dec	r22
     e0a:	e2 f7       	brpl	.-8      	; 0xe04 <DIO_toggle+0x2e>
     e0c:	82 27       	eor	r24, r18
     e0e:	88 bb       	out	0x18, r24	; 24
     e10:	08 95       	ret
     e12:	25 b3       	in	r18, 0x15	; 21
     e14:	81 e0       	ldi	r24, 0x01	; 1
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <DIO_toggle+0x48>
     e1a:	88 0f       	add	r24, r24
     e1c:	99 1f       	adc	r25, r25
     e1e:	6a 95       	dec	r22
     e20:	e2 f7       	brpl	.-8      	; 0xe1a <DIO_toggle+0x44>
     e22:	82 27       	eor	r24, r18
     e24:	85 bb       	out	0x15, r24	; 21
     e26:	08 95       	ret
     e28:	22 b3       	in	r18, 0x12	; 18
     e2a:	81 e0       	ldi	r24, 0x01	; 1
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <DIO_toggle+0x5e>
     e30:	88 0f       	add	r24, r24
     e32:	99 1f       	adc	r25, r25
     e34:	6a 95       	dec	r22
     e36:	e2 f7       	brpl	.-8      	; 0xe30 <DIO_toggle+0x5a>
     e38:	82 27       	eor	r24, r18
     e3a:	82 bb       	out	0x12, r24	; 18
     e3c:	08 95       	ret

00000e3e <DIO_Initpin>:
     e3e:	fc 01       	movw	r30, r24
     e40:	82 81       	ldd	r24, Z+2	; 0x02
     e42:	81 11       	cpse	r24, r1
     e44:	b5 c0       	rjmp	.+362    	; 0xfb0 <DIO_Initpin+0x172>
     e46:	80 81       	ld	r24, Z
     e48:	81 30       	cpi	r24, 0x01	; 1
     e4a:	99 f0       	breq	.+38     	; 0xe72 <DIO_Initpin+0x34>
     e4c:	28 f0       	brcs	.+10     	; 0xe58 <DIO_Initpin+0x1a>
     e4e:	82 30       	cpi	r24, 0x02	; 2
     e50:	e9 f0       	breq	.+58     	; 0xe8c <DIO_Initpin+0x4e>
     e52:	83 30       	cpi	r24, 0x03	; 3
     e54:	41 f1       	breq	.+80     	; 0xea6 <DIO_Initpin+0x68>
     e56:	33 c0       	rjmp	.+102    	; 0xebe <DIO_Initpin+0x80>
     e58:	2a b3       	in	r18, 0x1a	; 26
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	01 80       	ldd	r0, Z+1	; 0x01
     e60:	02 c0       	rjmp	.+4      	; 0xe66 <DIO_Initpin+0x28>
     e62:	88 0f       	add	r24, r24
     e64:	99 1f       	adc	r25, r25
     e66:	0a 94       	dec	r0
     e68:	e2 f7       	brpl	.-8      	; 0xe62 <DIO_Initpin+0x24>
     e6a:	80 95       	com	r24
     e6c:	82 23       	and	r24, r18
     e6e:	8a bb       	out	0x1a, r24	; 26
     e70:	26 c0       	rjmp	.+76     	; 0xebe <DIO_Initpin+0x80>
     e72:	27 b3       	in	r18, 0x17	; 23
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	01 80       	ldd	r0, Z+1	; 0x01
     e7a:	02 c0       	rjmp	.+4      	; 0xe80 <DIO_Initpin+0x42>
     e7c:	88 0f       	add	r24, r24
     e7e:	99 1f       	adc	r25, r25
     e80:	0a 94       	dec	r0
     e82:	e2 f7       	brpl	.-8      	; 0xe7c <DIO_Initpin+0x3e>
     e84:	80 95       	com	r24
     e86:	82 23       	and	r24, r18
     e88:	87 bb       	out	0x17, r24	; 23
     e8a:	19 c0       	rjmp	.+50     	; 0xebe <DIO_Initpin+0x80>
     e8c:	24 b3       	in	r18, 0x14	; 20
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	01 80       	ldd	r0, Z+1	; 0x01
     e94:	02 c0       	rjmp	.+4      	; 0xe9a <DIO_Initpin+0x5c>
     e96:	88 0f       	add	r24, r24
     e98:	99 1f       	adc	r25, r25
     e9a:	0a 94       	dec	r0
     e9c:	e2 f7       	brpl	.-8      	; 0xe96 <DIO_Initpin+0x58>
     e9e:	80 95       	com	r24
     ea0:	82 23       	and	r24, r18
     ea2:	84 bb       	out	0x14, r24	; 20
     ea4:	0c c0       	rjmp	.+24     	; 0xebe <DIO_Initpin+0x80>
     ea6:	21 b3       	in	r18, 0x11	; 17
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	01 80       	ldd	r0, Z+1	; 0x01
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <DIO_Initpin+0x76>
     eb0:	88 0f       	add	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	0a 94       	dec	r0
     eb6:	e2 f7       	brpl	.-8      	; 0xeb0 <DIO_Initpin+0x72>
     eb8:	80 95       	com	r24
     eba:	82 23       	and	r24, r18
     ebc:	81 bb       	out	0x11, r24	; 17
     ebe:	83 81       	ldd	r24, Z+3	; 0x03
     ec0:	81 30       	cpi	r24, 0x01	; 1
     ec2:	c9 f5       	brne	.+114    	; 0xf36 <DIO_Initpin+0xf8>
     ec4:	80 81       	ld	r24, Z
     ec6:	81 30       	cpi	r24, 0x01	; 1
     ec8:	91 f0       	breq	.+36     	; 0xeee <DIO_Initpin+0xb0>
     eca:	28 f0       	brcs	.+10     	; 0xed6 <DIO_Initpin+0x98>
     ecc:	82 30       	cpi	r24, 0x02	; 2
     ece:	d9 f0       	breq	.+54     	; 0xf06 <DIO_Initpin+0xc8>
     ed0:	83 30       	cpi	r24, 0x03	; 3
     ed2:	29 f1       	breq	.+74     	; 0xf1e <DIO_Initpin+0xe0>
     ed4:	08 95       	ret
     ed6:	2b b3       	in	r18, 0x1b	; 27
     ed8:	81 e0       	ldi	r24, 0x01	; 1
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	01 80       	ldd	r0, Z+1	; 0x01
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <DIO_Initpin+0xa6>
     ee0:	88 0f       	add	r24, r24
     ee2:	99 1f       	adc	r25, r25
     ee4:	0a 94       	dec	r0
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <DIO_Initpin+0xa2>
     ee8:	82 2b       	or	r24, r18
     eea:	8b bb       	out	0x1b, r24	; 27
     eec:	08 95       	ret
     eee:	28 b3       	in	r18, 0x18	; 24
     ef0:	81 e0       	ldi	r24, 0x01	; 1
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	01 80       	ldd	r0, Z+1	; 0x01
     ef6:	02 c0       	rjmp	.+4      	; 0xefc <DIO_Initpin+0xbe>
     ef8:	88 0f       	add	r24, r24
     efa:	99 1f       	adc	r25, r25
     efc:	0a 94       	dec	r0
     efe:	e2 f7       	brpl	.-8      	; 0xef8 <DIO_Initpin+0xba>
     f00:	82 2b       	or	r24, r18
     f02:	88 bb       	out	0x18, r24	; 24
     f04:	08 95       	ret
     f06:	25 b3       	in	r18, 0x15	; 21
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	01 80       	ldd	r0, Z+1	; 0x01
     f0e:	02 c0       	rjmp	.+4      	; 0xf14 <DIO_Initpin+0xd6>
     f10:	88 0f       	add	r24, r24
     f12:	99 1f       	adc	r25, r25
     f14:	0a 94       	dec	r0
     f16:	e2 f7       	brpl	.-8      	; 0xf10 <DIO_Initpin+0xd2>
     f18:	82 2b       	or	r24, r18
     f1a:	85 bb       	out	0x15, r24	; 21
     f1c:	08 95       	ret
     f1e:	22 b3       	in	r18, 0x12	; 18
     f20:	81 e0       	ldi	r24, 0x01	; 1
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	01 80       	ldd	r0, Z+1	; 0x01
     f26:	02 c0       	rjmp	.+4      	; 0xf2c <DIO_Initpin+0xee>
     f28:	88 0f       	add	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	0a 94       	dec	r0
     f2e:	e2 f7       	brpl	.-8      	; 0xf28 <DIO_Initpin+0xea>
     f30:	82 2b       	or	r24, r18
     f32:	82 bb       	out	0x12, r24	; 18
     f34:	08 95       	ret
     f36:	80 81       	ld	r24, Z
     f38:	81 30       	cpi	r24, 0x01	; 1
     f3a:	99 f0       	breq	.+38     	; 0xf62 <DIO_Initpin+0x124>
     f3c:	28 f0       	brcs	.+10     	; 0xf48 <DIO_Initpin+0x10a>
     f3e:	82 30       	cpi	r24, 0x02	; 2
     f40:	e9 f0       	breq	.+58     	; 0xf7c <DIO_Initpin+0x13e>
     f42:	83 30       	cpi	r24, 0x03	; 3
     f44:	41 f1       	breq	.+80     	; 0xf96 <DIO_Initpin+0x158>
     f46:	08 95       	ret
     f48:	2b b3       	in	r18, 0x1b	; 27
     f4a:	81 e0       	ldi	r24, 0x01	; 1
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	01 80       	ldd	r0, Z+1	; 0x01
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <DIO_Initpin+0x118>
     f52:	88 0f       	add	r24, r24
     f54:	99 1f       	adc	r25, r25
     f56:	0a 94       	dec	r0
     f58:	e2 f7       	brpl	.-8      	; 0xf52 <DIO_Initpin+0x114>
     f5a:	80 95       	com	r24
     f5c:	82 23       	and	r24, r18
     f5e:	8b bb       	out	0x1b, r24	; 27
     f60:	08 95       	ret
     f62:	28 b3       	in	r18, 0x18	; 24
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	01 80       	ldd	r0, Z+1	; 0x01
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <DIO_Initpin+0x132>
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	0a 94       	dec	r0
     f72:	e2 f7       	brpl	.-8      	; 0xf6c <DIO_Initpin+0x12e>
     f74:	80 95       	com	r24
     f76:	82 23       	and	r24, r18
     f78:	88 bb       	out	0x18, r24	; 24
     f7a:	08 95       	ret
     f7c:	25 b3       	in	r18, 0x15	; 21
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	01 80       	ldd	r0, Z+1	; 0x01
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <DIO_Initpin+0x14c>
     f86:	88 0f       	add	r24, r24
     f88:	99 1f       	adc	r25, r25
     f8a:	0a 94       	dec	r0
     f8c:	e2 f7       	brpl	.-8      	; 0xf86 <DIO_Initpin+0x148>
     f8e:	80 95       	com	r24
     f90:	82 23       	and	r24, r18
     f92:	85 bb       	out	0x15, r24	; 21
     f94:	08 95       	ret
     f96:	22 b3       	in	r18, 0x12	; 18
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	01 80       	ldd	r0, Z+1	; 0x01
     f9e:	02 c0       	rjmp	.+4      	; 0xfa4 <DIO_Initpin+0x166>
     fa0:	88 0f       	add	r24, r24
     fa2:	99 1f       	adc	r25, r25
     fa4:	0a 94       	dec	r0
     fa6:	e2 f7       	brpl	.-8      	; 0xfa0 <DIO_Initpin+0x162>
     fa8:	80 95       	com	r24
     faa:	82 23       	and	r24, r18
     fac:	82 bb       	out	0x12, r24	; 18
     fae:	08 95       	ret
     fb0:	81 30       	cpi	r24, 0x01	; 1
     fb2:	09 f0       	breq	.+2      	; 0xfb6 <DIO_Initpin+0x178>
     fb4:	b0 c0       	rjmp	.+352    	; 0x1116 <DIO_Initpin+0x2d8>
     fb6:	80 81       	ld	r24, Z
     fb8:	81 30       	cpi	r24, 0x01	; 1
     fba:	91 f0       	breq	.+36     	; 0xfe0 <DIO_Initpin+0x1a2>
     fbc:	28 f0       	brcs	.+10     	; 0xfc8 <DIO_Initpin+0x18a>
     fbe:	82 30       	cpi	r24, 0x02	; 2
     fc0:	d9 f0       	breq	.+54     	; 0xff8 <DIO_Initpin+0x1ba>
     fc2:	83 30       	cpi	r24, 0x03	; 3
     fc4:	29 f1       	breq	.+74     	; 0x1010 <DIO_Initpin+0x1d2>
     fc6:	2f c0       	rjmp	.+94     	; 0x1026 <DIO_Initpin+0x1e8>
     fc8:	2a b3       	in	r18, 0x1a	; 26
     fca:	81 e0       	ldi	r24, 0x01	; 1
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	01 80       	ldd	r0, Z+1	; 0x01
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <DIO_Initpin+0x198>
     fd2:	88 0f       	add	r24, r24
     fd4:	99 1f       	adc	r25, r25
     fd6:	0a 94       	dec	r0
     fd8:	e2 f7       	brpl	.-8      	; 0xfd2 <DIO_Initpin+0x194>
     fda:	82 2b       	or	r24, r18
     fdc:	8a bb       	out	0x1a, r24	; 26
     fde:	23 c0       	rjmp	.+70     	; 0x1026 <DIO_Initpin+0x1e8>
     fe0:	27 b3       	in	r18, 0x17	; 23
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	01 80       	ldd	r0, Z+1	; 0x01
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <DIO_Initpin+0x1b0>
     fea:	88 0f       	add	r24, r24
     fec:	99 1f       	adc	r25, r25
     fee:	0a 94       	dec	r0
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <DIO_Initpin+0x1ac>
     ff2:	82 2b       	or	r24, r18
     ff4:	87 bb       	out	0x17, r24	; 23
     ff6:	17 c0       	rjmp	.+46     	; 0x1026 <DIO_Initpin+0x1e8>
     ff8:	24 b3       	in	r18, 0x14	; 20
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	01 80       	ldd	r0, Z+1	; 0x01
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <DIO_Initpin+0x1c8>
    1002:	88 0f       	add	r24, r24
    1004:	99 1f       	adc	r25, r25
    1006:	0a 94       	dec	r0
    1008:	e2 f7       	brpl	.-8      	; 0x1002 <DIO_Initpin+0x1c4>
    100a:	82 2b       	or	r24, r18
    100c:	84 bb       	out	0x14, r24	; 20
    100e:	0b c0       	rjmp	.+22     	; 0x1026 <DIO_Initpin+0x1e8>
    1010:	21 b3       	in	r18, 0x11	; 17
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	01 80       	ldd	r0, Z+1	; 0x01
    1018:	02 c0       	rjmp	.+4      	; 0x101e <DIO_Initpin+0x1e0>
    101a:	88 0f       	add	r24, r24
    101c:	99 1f       	adc	r25, r25
    101e:	0a 94       	dec	r0
    1020:	e2 f7       	brpl	.-8      	; 0x101a <DIO_Initpin+0x1dc>
    1022:	82 2b       	or	r24, r18
    1024:	81 bb       	out	0x11, r24	; 17
    1026:	83 81       	ldd	r24, Z+3	; 0x03
    1028:	81 11       	cpse	r24, r1
    102a:	39 c0       	rjmp	.+114    	; 0x109e <DIO_Initpin+0x260>
    102c:	80 81       	ld	r24, Z
    102e:	81 30       	cpi	r24, 0x01	; 1
    1030:	91 f0       	breq	.+36     	; 0x1056 <DIO_Initpin+0x218>
    1032:	28 f0       	brcs	.+10     	; 0x103e <DIO_Initpin+0x200>
    1034:	82 30       	cpi	r24, 0x02	; 2
    1036:	d9 f0       	breq	.+54     	; 0x106e <DIO_Initpin+0x230>
    1038:	83 30       	cpi	r24, 0x03	; 3
    103a:	29 f1       	breq	.+74     	; 0x1086 <DIO_Initpin+0x248>
    103c:	08 95       	ret
    103e:	2b b3       	in	r18, 0x1b	; 27
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	01 80       	ldd	r0, Z+1	; 0x01
    1046:	02 c0       	rjmp	.+4      	; 0x104c <DIO_Initpin+0x20e>
    1048:	88 0f       	add	r24, r24
    104a:	99 1f       	adc	r25, r25
    104c:	0a 94       	dec	r0
    104e:	e2 f7       	brpl	.-8      	; 0x1048 <DIO_Initpin+0x20a>
    1050:	82 2b       	or	r24, r18
    1052:	8b bb       	out	0x1b, r24	; 27
    1054:	08 95       	ret
    1056:	28 b3       	in	r18, 0x18	; 24
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	01 80       	ldd	r0, Z+1	; 0x01
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <DIO_Initpin+0x226>
    1060:	88 0f       	add	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	0a 94       	dec	r0
    1066:	e2 f7       	brpl	.-8      	; 0x1060 <DIO_Initpin+0x222>
    1068:	82 2b       	or	r24, r18
    106a:	88 bb       	out	0x18, r24	; 24
    106c:	08 95       	ret
    106e:	25 b3       	in	r18, 0x15	; 21
    1070:	81 e0       	ldi	r24, 0x01	; 1
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	01 80       	ldd	r0, Z+1	; 0x01
    1076:	02 c0       	rjmp	.+4      	; 0x107c <DIO_Initpin+0x23e>
    1078:	88 0f       	add	r24, r24
    107a:	99 1f       	adc	r25, r25
    107c:	0a 94       	dec	r0
    107e:	e2 f7       	brpl	.-8      	; 0x1078 <DIO_Initpin+0x23a>
    1080:	82 2b       	or	r24, r18
    1082:	85 bb       	out	0x15, r24	; 21
    1084:	08 95       	ret
    1086:	22 b3       	in	r18, 0x12	; 18
    1088:	81 e0       	ldi	r24, 0x01	; 1
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	01 80       	ldd	r0, Z+1	; 0x01
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <DIO_Initpin+0x256>
    1090:	88 0f       	add	r24, r24
    1092:	99 1f       	adc	r25, r25
    1094:	0a 94       	dec	r0
    1096:	e2 f7       	brpl	.-8      	; 0x1090 <DIO_Initpin+0x252>
    1098:	82 2b       	or	r24, r18
    109a:	82 bb       	out	0x12, r24	; 18
    109c:	08 95       	ret
    109e:	80 81       	ld	r24, Z
    10a0:	81 30       	cpi	r24, 0x01	; 1
    10a2:	99 f0       	breq	.+38     	; 0x10ca <DIO_Initpin+0x28c>
    10a4:	28 f0       	brcs	.+10     	; 0x10b0 <DIO_Initpin+0x272>
    10a6:	82 30       	cpi	r24, 0x02	; 2
    10a8:	e9 f0       	breq	.+58     	; 0x10e4 <DIO_Initpin+0x2a6>
    10aa:	83 30       	cpi	r24, 0x03	; 3
    10ac:	41 f1       	breq	.+80     	; 0x10fe <DIO_Initpin+0x2c0>
    10ae:	08 95       	ret
    10b0:	2b b3       	in	r18, 0x1b	; 27
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	01 80       	ldd	r0, Z+1	; 0x01
    10b8:	02 c0       	rjmp	.+4      	; 0x10be <DIO_Initpin+0x280>
    10ba:	88 0f       	add	r24, r24
    10bc:	99 1f       	adc	r25, r25
    10be:	0a 94       	dec	r0
    10c0:	e2 f7       	brpl	.-8      	; 0x10ba <DIO_Initpin+0x27c>
    10c2:	80 95       	com	r24
    10c4:	82 23       	and	r24, r18
    10c6:	8b bb       	out	0x1b, r24	; 27
    10c8:	08 95       	ret
    10ca:	28 b3       	in	r18, 0x18	; 24
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	01 80       	ldd	r0, Z+1	; 0x01
    10d2:	02 c0       	rjmp	.+4      	; 0x10d8 <DIO_Initpin+0x29a>
    10d4:	88 0f       	add	r24, r24
    10d6:	99 1f       	adc	r25, r25
    10d8:	0a 94       	dec	r0
    10da:	e2 f7       	brpl	.-8      	; 0x10d4 <DIO_Initpin+0x296>
    10dc:	80 95       	com	r24
    10de:	82 23       	and	r24, r18
    10e0:	88 bb       	out	0x18, r24	; 24
    10e2:	08 95       	ret
    10e4:	25 b3       	in	r18, 0x15	; 21
    10e6:	81 e0       	ldi	r24, 0x01	; 1
    10e8:	90 e0       	ldi	r25, 0x00	; 0
    10ea:	01 80       	ldd	r0, Z+1	; 0x01
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <DIO_Initpin+0x2b4>
    10ee:	88 0f       	add	r24, r24
    10f0:	99 1f       	adc	r25, r25
    10f2:	0a 94       	dec	r0
    10f4:	e2 f7       	brpl	.-8      	; 0x10ee <DIO_Initpin+0x2b0>
    10f6:	80 95       	com	r24
    10f8:	82 23       	and	r24, r18
    10fa:	85 bb       	out	0x15, r24	; 21
    10fc:	08 95       	ret
    10fe:	22 b3       	in	r18, 0x12	; 18
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	01 80       	ldd	r0, Z+1	; 0x01
    1106:	02 c0       	rjmp	.+4      	; 0x110c <DIO_Initpin+0x2ce>
    1108:	88 0f       	add	r24, r24
    110a:	99 1f       	adc	r25, r25
    110c:	0a 94       	dec	r0
    110e:	e2 f7       	brpl	.-8      	; 0x1108 <DIO_Initpin+0x2ca>
    1110:	80 95       	com	r24
    1112:	82 23       	and	r24, r18
    1114:	82 bb       	out	0x12, r24	; 18
    1116:	08 95       	ret

00001118 <DIO_initpinn>:
    1118:	98 2f       	mov	r25, r24
    111a:	96 95       	lsr	r25
    111c:	96 95       	lsr	r25
    111e:	96 95       	lsr	r25
    1120:	87 70       	andi	r24, 0x07	; 7
    1122:	61 30       	cpi	r22, 0x01	; 1
    1124:	09 f4       	brne	.+2      	; 0x1128 <DIO_initpinn+0x10>
    1126:	55 c0       	rjmp	.+170    	; 0x11d2 <DIO_initpinn+0xba>
    1128:	20 f0       	brcs	.+8      	; 0x1132 <DIO_initpinn+0x1a>
    112a:	62 30       	cpi	r22, 0x02	; 2
    112c:	09 f4       	brne	.+2      	; 0x1130 <DIO_initpinn+0x18>
    112e:	a1 c0       	rjmp	.+322    	; 0x1272 <DIO_initpinn+0x15a>
    1130:	08 95       	ret
    1132:	91 30       	cpi	r25, 0x01	; 1
    1134:	c1 f0       	breq	.+48     	; 0x1166 <DIO_initpinn+0x4e>
    1136:	28 f0       	brcs	.+10     	; 0x1142 <DIO_initpinn+0x2a>
    1138:	92 30       	cpi	r25, 0x02	; 2
    113a:	39 f1       	breq	.+78     	; 0x118a <DIO_initpinn+0x72>
    113c:	93 30       	cpi	r25, 0x03	; 3
    113e:	b9 f1       	breq	.+110    	; 0x11ae <DIO_initpinn+0x96>
    1140:	08 95       	ret
    1142:	4a b3       	in	r20, 0x1a	; 26
    1144:	21 e0       	ldi	r18, 0x01	; 1
    1146:	30 e0       	ldi	r19, 0x00	; 0
    1148:	b9 01       	movw	r22, r18
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <DIO_initpinn+0x38>
    114c:	66 0f       	add	r22, r22
    114e:	77 1f       	adc	r23, r23
    1150:	8a 95       	dec	r24
    1152:	e2 f7       	brpl	.-8      	; 0x114c <DIO_initpinn+0x34>
    1154:	cb 01       	movw	r24, r22
    1156:	94 2f       	mov	r25, r20
    1158:	98 2b       	or	r25, r24
    115a:	9a bb       	out	0x1a, r25	; 26
    115c:	9b b3       	in	r25, 0x1b	; 27
    115e:	80 95       	com	r24
    1160:	89 23       	and	r24, r25
    1162:	8b bb       	out	0x1b, r24	; 27
    1164:	08 95       	ret
    1166:	47 b3       	in	r20, 0x17	; 23
    1168:	21 e0       	ldi	r18, 0x01	; 1
    116a:	30 e0       	ldi	r19, 0x00	; 0
    116c:	b9 01       	movw	r22, r18
    116e:	02 c0       	rjmp	.+4      	; 0x1174 <DIO_initpinn+0x5c>
    1170:	66 0f       	add	r22, r22
    1172:	77 1f       	adc	r23, r23
    1174:	8a 95       	dec	r24
    1176:	e2 f7       	brpl	.-8      	; 0x1170 <DIO_initpinn+0x58>
    1178:	cb 01       	movw	r24, r22
    117a:	94 2f       	mov	r25, r20
    117c:	98 2b       	or	r25, r24
    117e:	97 bb       	out	0x17, r25	; 23
    1180:	98 b3       	in	r25, 0x18	; 24
    1182:	80 95       	com	r24
    1184:	89 23       	and	r24, r25
    1186:	88 bb       	out	0x18, r24	; 24
    1188:	08 95       	ret
    118a:	44 b3       	in	r20, 0x14	; 20
    118c:	21 e0       	ldi	r18, 0x01	; 1
    118e:	30 e0       	ldi	r19, 0x00	; 0
    1190:	b9 01       	movw	r22, r18
    1192:	02 c0       	rjmp	.+4      	; 0x1198 <DIO_initpinn+0x80>
    1194:	66 0f       	add	r22, r22
    1196:	77 1f       	adc	r23, r23
    1198:	8a 95       	dec	r24
    119a:	e2 f7       	brpl	.-8      	; 0x1194 <DIO_initpinn+0x7c>
    119c:	cb 01       	movw	r24, r22
    119e:	94 2f       	mov	r25, r20
    11a0:	98 2b       	or	r25, r24
    11a2:	94 bb       	out	0x14, r25	; 20
    11a4:	95 b3       	in	r25, 0x15	; 21
    11a6:	80 95       	com	r24
    11a8:	89 23       	and	r24, r25
    11aa:	85 bb       	out	0x15, r24	; 21
    11ac:	08 95       	ret
    11ae:	41 b3       	in	r20, 0x11	; 17
    11b0:	21 e0       	ldi	r18, 0x01	; 1
    11b2:	30 e0       	ldi	r19, 0x00	; 0
    11b4:	b9 01       	movw	r22, r18
    11b6:	02 c0       	rjmp	.+4      	; 0x11bc <DIO_initpinn+0xa4>
    11b8:	66 0f       	add	r22, r22
    11ba:	77 1f       	adc	r23, r23
    11bc:	8a 95       	dec	r24
    11be:	e2 f7       	brpl	.-8      	; 0x11b8 <DIO_initpinn+0xa0>
    11c0:	cb 01       	movw	r24, r22
    11c2:	94 2f       	mov	r25, r20
    11c4:	98 2b       	or	r25, r24
    11c6:	91 bb       	out	0x11, r25	; 17
    11c8:	92 b3       	in	r25, 0x12	; 18
    11ca:	80 95       	com	r24
    11cc:	89 23       	and	r24, r25
    11ce:	82 bb       	out	0x12, r24	; 18
    11d0:	08 95       	ret
    11d2:	91 30       	cpi	r25, 0x01	; 1
    11d4:	c1 f0       	breq	.+48     	; 0x1206 <DIO_initpinn+0xee>
    11d6:	28 f0       	brcs	.+10     	; 0x11e2 <DIO_initpinn+0xca>
    11d8:	92 30       	cpi	r25, 0x02	; 2
    11da:	39 f1       	breq	.+78     	; 0x122a <DIO_initpinn+0x112>
    11dc:	93 30       	cpi	r25, 0x03	; 3
    11de:	b9 f1       	breq	.+110    	; 0x124e <DIO_initpinn+0x136>
    11e0:	08 95       	ret
    11e2:	4a b3       	in	r20, 0x1a	; 26
    11e4:	21 e0       	ldi	r18, 0x01	; 1
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	b9 01       	movw	r22, r18
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <DIO_initpinn+0xd8>
    11ec:	66 0f       	add	r22, r22
    11ee:	77 1f       	adc	r23, r23
    11f0:	8a 95       	dec	r24
    11f2:	e2 f7       	brpl	.-8      	; 0x11ec <DIO_initpinn+0xd4>
    11f4:	cb 01       	movw	r24, r22
    11f6:	80 95       	com	r24
    11f8:	94 2f       	mov	r25, r20
    11fa:	98 23       	and	r25, r24
    11fc:	9a bb       	out	0x1a, r25	; 26
    11fe:	9b b3       	in	r25, 0x1b	; 27
    1200:	89 23       	and	r24, r25
    1202:	8b bb       	out	0x1b, r24	; 27
    1204:	08 95       	ret
    1206:	47 b3       	in	r20, 0x17	; 23
    1208:	21 e0       	ldi	r18, 0x01	; 1
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	b9 01       	movw	r22, r18
    120e:	02 c0       	rjmp	.+4      	; 0x1214 <DIO_initpinn+0xfc>
    1210:	66 0f       	add	r22, r22
    1212:	77 1f       	adc	r23, r23
    1214:	8a 95       	dec	r24
    1216:	e2 f7       	brpl	.-8      	; 0x1210 <DIO_initpinn+0xf8>
    1218:	cb 01       	movw	r24, r22
    121a:	80 95       	com	r24
    121c:	94 2f       	mov	r25, r20
    121e:	98 23       	and	r25, r24
    1220:	97 bb       	out	0x17, r25	; 23
    1222:	98 b3       	in	r25, 0x18	; 24
    1224:	89 23       	and	r24, r25
    1226:	88 bb       	out	0x18, r24	; 24
    1228:	08 95       	ret
    122a:	44 b3       	in	r20, 0x14	; 20
    122c:	21 e0       	ldi	r18, 0x01	; 1
    122e:	30 e0       	ldi	r19, 0x00	; 0
    1230:	b9 01       	movw	r22, r18
    1232:	02 c0       	rjmp	.+4      	; 0x1238 <DIO_initpinn+0x120>
    1234:	66 0f       	add	r22, r22
    1236:	77 1f       	adc	r23, r23
    1238:	8a 95       	dec	r24
    123a:	e2 f7       	brpl	.-8      	; 0x1234 <DIO_initpinn+0x11c>
    123c:	cb 01       	movw	r24, r22
    123e:	80 95       	com	r24
    1240:	94 2f       	mov	r25, r20
    1242:	98 23       	and	r25, r24
    1244:	94 bb       	out	0x14, r25	; 20
    1246:	95 b3       	in	r25, 0x15	; 21
    1248:	89 23       	and	r24, r25
    124a:	85 bb       	out	0x15, r24	; 21
    124c:	08 95       	ret
    124e:	41 b3       	in	r20, 0x11	; 17
    1250:	21 e0       	ldi	r18, 0x01	; 1
    1252:	30 e0       	ldi	r19, 0x00	; 0
    1254:	b9 01       	movw	r22, r18
    1256:	02 c0       	rjmp	.+4      	; 0x125c <DIO_initpinn+0x144>
    1258:	66 0f       	add	r22, r22
    125a:	77 1f       	adc	r23, r23
    125c:	8a 95       	dec	r24
    125e:	e2 f7       	brpl	.-8      	; 0x1258 <DIO_initpinn+0x140>
    1260:	cb 01       	movw	r24, r22
    1262:	80 95       	com	r24
    1264:	94 2f       	mov	r25, r20
    1266:	98 23       	and	r25, r24
    1268:	91 bb       	out	0x11, r25	; 17
    126a:	92 b3       	in	r25, 0x12	; 18
    126c:	89 23       	and	r24, r25
    126e:	82 bb       	out	0x12, r24	; 18
    1270:	08 95       	ret
    1272:	91 30       	cpi	r25, 0x01	; 1
    1274:	c1 f0       	breq	.+48     	; 0x12a6 <DIO_initpinn+0x18e>
    1276:	28 f0       	brcs	.+10     	; 0x1282 <DIO_initpinn+0x16a>
    1278:	92 30       	cpi	r25, 0x02	; 2
    127a:	39 f1       	breq	.+78     	; 0x12ca <DIO_initpinn+0x1b2>
    127c:	93 30       	cpi	r25, 0x03	; 3
    127e:	b9 f1       	breq	.+110    	; 0x12ee <DIO_initpinn+0x1d6>
    1280:	08 95       	ret
    1282:	4a b3       	in	r20, 0x1a	; 26
    1284:	21 e0       	ldi	r18, 0x01	; 1
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	b9 01       	movw	r22, r18
    128a:	02 c0       	rjmp	.+4      	; 0x1290 <DIO_initpinn+0x178>
    128c:	66 0f       	add	r22, r22
    128e:	77 1f       	adc	r23, r23
    1290:	8a 95       	dec	r24
    1292:	e2 f7       	brpl	.-8      	; 0x128c <DIO_initpinn+0x174>
    1294:	cb 01       	movw	r24, r22
    1296:	96 2f       	mov	r25, r22
    1298:	90 95       	com	r25
    129a:	94 23       	and	r25, r20
    129c:	9a bb       	out	0x1a, r25	; 26
    129e:	9b b3       	in	r25, 0x1b	; 27
    12a0:	89 2b       	or	r24, r25
    12a2:	8b bb       	out	0x1b, r24	; 27
    12a4:	08 95       	ret
    12a6:	47 b3       	in	r20, 0x17	; 23
    12a8:	21 e0       	ldi	r18, 0x01	; 1
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	b9 01       	movw	r22, r18
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <DIO_initpinn+0x19c>
    12b0:	66 0f       	add	r22, r22
    12b2:	77 1f       	adc	r23, r23
    12b4:	8a 95       	dec	r24
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <DIO_initpinn+0x198>
    12b8:	cb 01       	movw	r24, r22
    12ba:	96 2f       	mov	r25, r22
    12bc:	90 95       	com	r25
    12be:	94 23       	and	r25, r20
    12c0:	97 bb       	out	0x17, r25	; 23
    12c2:	98 b3       	in	r25, 0x18	; 24
    12c4:	89 2b       	or	r24, r25
    12c6:	88 bb       	out	0x18, r24	; 24
    12c8:	08 95       	ret
    12ca:	44 b3       	in	r20, 0x14	; 20
    12cc:	21 e0       	ldi	r18, 0x01	; 1
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	b9 01       	movw	r22, r18
    12d2:	02 c0       	rjmp	.+4      	; 0x12d8 <DIO_initpinn+0x1c0>
    12d4:	66 0f       	add	r22, r22
    12d6:	77 1f       	adc	r23, r23
    12d8:	8a 95       	dec	r24
    12da:	e2 f7       	brpl	.-8      	; 0x12d4 <DIO_initpinn+0x1bc>
    12dc:	cb 01       	movw	r24, r22
    12de:	96 2f       	mov	r25, r22
    12e0:	90 95       	com	r25
    12e2:	94 23       	and	r25, r20
    12e4:	94 bb       	out	0x14, r25	; 20
    12e6:	95 b3       	in	r25, 0x15	; 21
    12e8:	89 2b       	or	r24, r25
    12ea:	85 bb       	out	0x15, r24	; 21
    12ec:	08 95       	ret
    12ee:	41 b3       	in	r20, 0x11	; 17
    12f0:	21 e0       	ldi	r18, 0x01	; 1
    12f2:	30 e0       	ldi	r19, 0x00	; 0
    12f4:	b9 01       	movw	r22, r18
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <DIO_initpinn+0x1e4>
    12f8:	66 0f       	add	r22, r22
    12fa:	77 1f       	adc	r23, r23
    12fc:	8a 95       	dec	r24
    12fe:	e2 f7       	brpl	.-8      	; 0x12f8 <DIO_initpinn+0x1e0>
    1300:	cb 01       	movw	r24, r22
    1302:	96 2f       	mov	r25, r22
    1304:	90 95       	com	r25
    1306:	94 23       	and	r25, r20
    1308:	91 bb       	out	0x11, r25	; 17
    130a:	92 b3       	in	r25, 0x12	; 18
    130c:	89 2b       	or	r24, r25
    130e:	82 bb       	out	0x12, r24	; 18
    1310:	08 95       	ret

00001312 <DIO_writepinn>:
    1312:	98 2f       	mov	r25, r24
    1314:	96 95       	lsr	r25
    1316:	96 95       	lsr	r25
    1318:	96 95       	lsr	r25
    131a:	87 70       	andi	r24, 0x07	; 7
    131c:	66 23       	and	r22, r22
    131e:	09 f4       	brne	.+2      	; 0x1322 <DIO_writepinn+0x10>
    1320:	3f c0       	rjmp	.+126    	; 0x13a0 <DIO_writepinn+0x8e>
    1322:	61 30       	cpi	r22, 0x01	; 1
    1324:	09 f0       	breq	.+2      	; 0x1328 <DIO_writepinn+0x16>
    1326:	7b c0       	rjmp	.+246    	; 0x141e <DIO_writepinn+0x10c>
    1328:	91 30       	cpi	r25, 0x01	; 1
    132a:	99 f0       	breq	.+38     	; 0x1352 <DIO_writepinn+0x40>
    132c:	28 f0       	brcs	.+10     	; 0x1338 <DIO_writepinn+0x26>
    132e:	92 30       	cpi	r25, 0x02	; 2
    1330:	e9 f0       	breq	.+58     	; 0x136c <DIO_writepinn+0x5a>
    1332:	93 30       	cpi	r25, 0x03	; 3
    1334:	41 f1       	breq	.+80     	; 0x1386 <DIO_writepinn+0x74>
    1336:	08 95       	ret
    1338:	4b b3       	in	r20, 0x1b	; 27
    133a:	21 e0       	ldi	r18, 0x01	; 1
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	b9 01       	movw	r22, r18
    1340:	02 c0       	rjmp	.+4      	; 0x1346 <DIO_writepinn+0x34>
    1342:	66 0f       	add	r22, r22
    1344:	77 1f       	adc	r23, r23
    1346:	8a 95       	dec	r24
    1348:	e2 f7       	brpl	.-8      	; 0x1342 <DIO_writepinn+0x30>
    134a:	cb 01       	movw	r24, r22
    134c:	84 2b       	or	r24, r20
    134e:	8b bb       	out	0x1b, r24	; 27
    1350:	08 95       	ret
    1352:	48 b3       	in	r20, 0x18	; 24
    1354:	21 e0       	ldi	r18, 0x01	; 1
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	b9 01       	movw	r22, r18
    135a:	02 c0       	rjmp	.+4      	; 0x1360 <DIO_writepinn+0x4e>
    135c:	66 0f       	add	r22, r22
    135e:	77 1f       	adc	r23, r23
    1360:	8a 95       	dec	r24
    1362:	e2 f7       	brpl	.-8      	; 0x135c <DIO_writepinn+0x4a>
    1364:	cb 01       	movw	r24, r22
    1366:	84 2b       	or	r24, r20
    1368:	88 bb       	out	0x18, r24	; 24
    136a:	08 95       	ret
    136c:	45 b3       	in	r20, 0x15	; 21
    136e:	21 e0       	ldi	r18, 0x01	; 1
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	b9 01       	movw	r22, r18
    1374:	02 c0       	rjmp	.+4      	; 0x137a <DIO_writepinn+0x68>
    1376:	66 0f       	add	r22, r22
    1378:	77 1f       	adc	r23, r23
    137a:	8a 95       	dec	r24
    137c:	e2 f7       	brpl	.-8      	; 0x1376 <DIO_writepinn+0x64>
    137e:	cb 01       	movw	r24, r22
    1380:	84 2b       	or	r24, r20
    1382:	85 bb       	out	0x15, r24	; 21
    1384:	08 95       	ret
    1386:	42 b3       	in	r20, 0x12	; 18
    1388:	21 e0       	ldi	r18, 0x01	; 1
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	b9 01       	movw	r22, r18
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <DIO_writepinn+0x82>
    1390:	66 0f       	add	r22, r22
    1392:	77 1f       	adc	r23, r23
    1394:	8a 95       	dec	r24
    1396:	e2 f7       	brpl	.-8      	; 0x1390 <DIO_writepinn+0x7e>
    1398:	cb 01       	movw	r24, r22
    139a:	84 2b       	or	r24, r20
    139c:	82 bb       	out	0x12, r24	; 18
    139e:	08 95       	ret
    13a0:	91 30       	cpi	r25, 0x01	; 1
    13a2:	a1 f0       	breq	.+40     	; 0x13cc <DIO_writepinn+0xba>
    13a4:	28 f0       	brcs	.+10     	; 0x13b0 <DIO_writepinn+0x9e>
    13a6:	92 30       	cpi	r25, 0x02	; 2
    13a8:	f9 f0       	breq	.+62     	; 0x13e8 <DIO_writepinn+0xd6>
    13aa:	93 30       	cpi	r25, 0x03	; 3
    13ac:	59 f1       	breq	.+86     	; 0x1404 <DIO_writepinn+0xf2>
    13ae:	08 95       	ret
    13b0:	4b b3       	in	r20, 0x1b	; 27
    13b2:	21 e0       	ldi	r18, 0x01	; 1
    13b4:	30 e0       	ldi	r19, 0x00	; 0
    13b6:	b9 01       	movw	r22, r18
    13b8:	02 c0       	rjmp	.+4      	; 0x13be <DIO_writepinn+0xac>
    13ba:	66 0f       	add	r22, r22
    13bc:	77 1f       	adc	r23, r23
    13be:	8a 95       	dec	r24
    13c0:	e2 f7       	brpl	.-8      	; 0x13ba <DIO_writepinn+0xa8>
    13c2:	cb 01       	movw	r24, r22
    13c4:	80 95       	com	r24
    13c6:	84 23       	and	r24, r20
    13c8:	8b bb       	out	0x1b, r24	; 27
    13ca:	08 95       	ret
    13cc:	48 b3       	in	r20, 0x18	; 24
    13ce:	21 e0       	ldi	r18, 0x01	; 1
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	b9 01       	movw	r22, r18
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <DIO_writepinn+0xc8>
    13d6:	66 0f       	add	r22, r22
    13d8:	77 1f       	adc	r23, r23
    13da:	8a 95       	dec	r24
    13dc:	e2 f7       	brpl	.-8      	; 0x13d6 <DIO_writepinn+0xc4>
    13de:	cb 01       	movw	r24, r22
    13e0:	80 95       	com	r24
    13e2:	84 23       	and	r24, r20
    13e4:	88 bb       	out	0x18, r24	; 24
    13e6:	08 95       	ret
    13e8:	45 b3       	in	r20, 0x15	; 21
    13ea:	21 e0       	ldi	r18, 0x01	; 1
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	b9 01       	movw	r22, r18
    13f0:	02 c0       	rjmp	.+4      	; 0x13f6 <DIO_writepinn+0xe4>
    13f2:	66 0f       	add	r22, r22
    13f4:	77 1f       	adc	r23, r23
    13f6:	8a 95       	dec	r24
    13f8:	e2 f7       	brpl	.-8      	; 0x13f2 <DIO_writepinn+0xe0>
    13fa:	cb 01       	movw	r24, r22
    13fc:	80 95       	com	r24
    13fe:	84 23       	and	r24, r20
    1400:	85 bb       	out	0x15, r24	; 21
    1402:	08 95       	ret
    1404:	42 b3       	in	r20, 0x12	; 18
    1406:	21 e0       	ldi	r18, 0x01	; 1
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	b9 01       	movw	r22, r18
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <DIO_writepinn+0x100>
    140e:	66 0f       	add	r22, r22
    1410:	77 1f       	adc	r23, r23
    1412:	8a 95       	dec	r24
    1414:	e2 f7       	brpl	.-8      	; 0x140e <DIO_writepinn+0xfc>
    1416:	cb 01       	movw	r24, r22
    1418:	80 95       	com	r24
    141a:	84 23       	and	r24, r20
    141c:	82 bb       	out	0x12, r24	; 18
    141e:	08 95       	ret

00001420 <DIO_InitDCM>:



void DIO_InitDCM(u8 pin, u8 port,u8 mode)
{
		if ( mode == DIO_MODE_INPUT)
    1420:	41 11       	cpse	r20, r1
    1422:	40 c0       	rjmp	.+128    	; 0x14a4 <DIO_InitDCM+0x84>
		{
			switch(port)
    1424:	61 30       	cpi	r22, 0x01	; 1
    1426:	a1 f0       	breq	.+40     	; 0x1450 <DIO_InitDCM+0x30>
    1428:	28 f0       	brcs	.+10     	; 0x1434 <DIO_InitDCM+0x14>
    142a:	62 30       	cpi	r22, 0x02	; 2
    142c:	f9 f0       	breq	.+62     	; 0x146c <DIO_InitDCM+0x4c>
    142e:	63 30       	cpi	r22, 0x03	; 3
    1430:	59 f1       	breq	.+86     	; 0x1488 <DIO_InitDCM+0x68>
    1432:	08 95       	ret
			{
				case DIO_PORTA:	CLEAR_BIT(DIO_PORTA_DDR_REG,pin);	break;
    1434:	4a b3       	in	r20, 0x1a	; 26
    1436:	21 e0       	ldi	r18, 0x01	; 1
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	b9 01       	movw	r22, r18
    143c:	02 c0       	rjmp	.+4      	; 0x1442 <DIO_InitDCM+0x22>
    143e:	66 0f       	add	r22, r22
    1440:	77 1f       	adc	r23, r23
    1442:	8a 95       	dec	r24
    1444:	e2 f7       	brpl	.-8      	; 0x143e <DIO_InitDCM+0x1e>
    1446:	cb 01       	movw	r24, r22
    1448:	80 95       	com	r24
    144a:	84 23       	and	r24, r20
    144c:	8a bb       	out	0x1a, r24	; 26
    144e:	08 95       	ret
				case DIO_PORTB:	CLEAR_BIT(DIO_PORTB_DDR_REG,pin);	break;
    1450:	47 b3       	in	r20, 0x17	; 23
    1452:	21 e0       	ldi	r18, 0x01	; 1
    1454:	30 e0       	ldi	r19, 0x00	; 0
    1456:	b9 01       	movw	r22, r18
    1458:	02 c0       	rjmp	.+4      	; 0x145e <DIO_InitDCM+0x3e>
    145a:	66 0f       	add	r22, r22
    145c:	77 1f       	adc	r23, r23
    145e:	8a 95       	dec	r24
    1460:	e2 f7       	brpl	.-8      	; 0x145a <DIO_InitDCM+0x3a>
    1462:	cb 01       	movw	r24, r22
    1464:	80 95       	com	r24
    1466:	84 23       	and	r24, r20
    1468:	87 bb       	out	0x17, r24	; 23
    146a:	08 95       	ret
				case DIO_PORTC:	CLEAR_BIT(DIO_PORTC_DDR_REG,pin);	break;
    146c:	44 b3       	in	r20, 0x14	; 20
    146e:	21 e0       	ldi	r18, 0x01	; 1
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	b9 01       	movw	r22, r18
    1474:	02 c0       	rjmp	.+4      	; 0x147a <DIO_InitDCM+0x5a>
    1476:	66 0f       	add	r22, r22
    1478:	77 1f       	adc	r23, r23
    147a:	8a 95       	dec	r24
    147c:	e2 f7       	brpl	.-8      	; 0x1476 <DIO_InitDCM+0x56>
    147e:	cb 01       	movw	r24, r22
    1480:	80 95       	com	r24
    1482:	84 23       	and	r24, r20
    1484:	84 bb       	out	0x14, r24	; 20
    1486:	08 95       	ret
				case DIO_PORTD:	CLEAR_BIT(DIO_PORTD_DDR_REG,pin);	break;
    1488:	41 b3       	in	r20, 0x11	; 17
    148a:	21 e0       	ldi	r18, 0x01	; 1
    148c:	30 e0       	ldi	r19, 0x00	; 0
    148e:	b9 01       	movw	r22, r18
    1490:	02 c0       	rjmp	.+4      	; 0x1496 <DIO_InitDCM+0x76>
    1492:	66 0f       	add	r22, r22
    1494:	77 1f       	adc	r23, r23
    1496:	8a 95       	dec	r24
    1498:	e2 f7       	brpl	.-8      	; 0x1492 <DIO_InitDCM+0x72>
    149a:	cb 01       	movw	r24, r22
    149c:	80 95       	com	r24
    149e:	84 23       	and	r24, r20
    14a0:	81 bb       	out	0x11, r24	; 17
    14a2:	08 95       	ret
				default:			break;
			}
		}
		else if ( mode == DIO_MODE_OUTPUT)
    14a4:	41 30       	cpi	r20, 0x01	; 1
    14a6:	d9 f5       	brne	.+118    	; 0x151e <DIO_InitDCM+0xfe>
		{
			switch( port )
    14a8:	61 30       	cpi	r22, 0x01	; 1
    14aa:	99 f0       	breq	.+38     	; 0x14d2 <DIO_InitDCM+0xb2>
    14ac:	28 f0       	brcs	.+10     	; 0x14b8 <DIO_InitDCM+0x98>
    14ae:	62 30       	cpi	r22, 0x02	; 2
    14b0:	e9 f0       	breq	.+58     	; 0x14ec <DIO_InitDCM+0xcc>
    14b2:	63 30       	cpi	r22, 0x03	; 3
    14b4:	41 f1       	breq	.+80     	; 0x1506 <DIO_InitDCM+0xe6>
    14b6:	08 95       	ret
			{
				case DIO_PORTA:	SET_BIT(DIO_PORTA_DDR_REG,pin);	break;
    14b8:	4a b3       	in	r20, 0x1a	; 26
    14ba:	21 e0       	ldi	r18, 0x01	; 1
    14bc:	30 e0       	ldi	r19, 0x00	; 0
    14be:	b9 01       	movw	r22, r18
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <DIO_InitDCM+0xa6>
    14c2:	66 0f       	add	r22, r22
    14c4:	77 1f       	adc	r23, r23
    14c6:	8a 95       	dec	r24
    14c8:	e2 f7       	brpl	.-8      	; 0x14c2 <DIO_InitDCM+0xa2>
    14ca:	cb 01       	movw	r24, r22
    14cc:	84 2b       	or	r24, r20
    14ce:	8a bb       	out	0x1a, r24	; 26
    14d0:	08 95       	ret
				case DIO_PORTB:	SET_BIT(DIO_PORTB_DDR_REG,pin);	break;
    14d2:	47 b3       	in	r20, 0x17	; 23
    14d4:	21 e0       	ldi	r18, 0x01	; 1
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	b9 01       	movw	r22, r18
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <DIO_InitDCM+0xc0>
    14dc:	66 0f       	add	r22, r22
    14de:	77 1f       	adc	r23, r23
    14e0:	8a 95       	dec	r24
    14e2:	e2 f7       	brpl	.-8      	; 0x14dc <DIO_InitDCM+0xbc>
    14e4:	cb 01       	movw	r24, r22
    14e6:	84 2b       	or	r24, r20
    14e8:	87 bb       	out	0x17, r24	; 23
    14ea:	08 95       	ret
				case DIO_PORTC:	SET_BIT(DIO_PORTC_DDR_REG,pin);	break;
    14ec:	44 b3       	in	r20, 0x14	; 20
    14ee:	21 e0       	ldi	r18, 0x01	; 1
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	b9 01       	movw	r22, r18
    14f4:	02 c0       	rjmp	.+4      	; 0x14fa <DIO_InitDCM+0xda>
    14f6:	66 0f       	add	r22, r22
    14f8:	77 1f       	adc	r23, r23
    14fa:	8a 95       	dec	r24
    14fc:	e2 f7       	brpl	.-8      	; 0x14f6 <DIO_InitDCM+0xd6>
    14fe:	cb 01       	movw	r24, r22
    1500:	84 2b       	or	r24, r20
    1502:	84 bb       	out	0x14, r24	; 20
    1504:	08 95       	ret
				case DIO_PORTD:	SET_BIT(DIO_PORTD_DDR_REG,pin);	break;
    1506:	41 b3       	in	r20, 0x11	; 17
    1508:	21 e0       	ldi	r18, 0x01	; 1
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	b9 01       	movw	r22, r18
    150e:	02 c0       	rjmp	.+4      	; 0x1514 <DIO_InitDCM+0xf4>
    1510:	66 0f       	add	r22, r22
    1512:	77 1f       	adc	r23, r23
    1514:	8a 95       	dec	r24
    1516:	e2 f7       	brpl	.-8      	; 0x1510 <DIO_InitDCM+0xf0>
    1518:	cb 01       	movw	r24, r22
    151a:	84 2b       	or	r24, r20
    151c:	81 bb       	out	0x11, r24	; 17
    151e:	08 95       	ret

00001520 <ICU_getValue>:
}
 
 
void ICU_getValue(u32 *u32_l_ICR_value)
{
	*u32_l_ICR_value = ICU_g_Count;
    1520:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <ICU_g_Count>
    1524:	30 91 0f 01 	lds	r19, 0x010F	; 0x80010f <ICU_g_Count+0x1>
    1528:	fc 01       	movw	r30, r24
    152a:	31 83       	std	Z+1, r19	; 0x01
    152c:	20 83       	st	Z, r18
    152e:	08 95       	ret

00001530 <EXI_enablePIE>:
 */

void EXI_enablePIE( Uchar8_t u8_a_interruptId, Uchar8_t u8_a_senseControl )
{

        SET_BIT(TIMER_U8_SREG_REG, GLOBAL_INTERRUPT_ENABLE_BIT);
    1530:	8f b7       	in	r24, 0x3f	; 63
    1532:	80 68       	ori	r24, 0x80	; 128
    1534:	8f bf       	out	0x3f, r24	; 63

        SET_BIT( EXI_U8_GICR_REG, EXI_U8_INT2_BIT );
    1536:	8b b7       	in	r24, 0x3b	; 59
    1538:	80 62       	ori	r24, 0x20	; 32
    153a:	8b bf       	out	0x3b, r24	; 59

                /* Check 1.1.1: Required SenseControl */
                switch ( u8_a_senseControl )
    153c:	62 30       	cpi	r22, 0x02	; 2
    153e:	19 f0       	breq	.+6      	; 0x1546 <EXI_enablePIE+0x16>
    1540:	63 30       	cpi	r22, 0x03	; 3
    1542:	29 f0       	breq	.+10     	; 0x154e <EXI_enablePIE+0x1e>
    1544:	08 95       	ret
                {
                    //case EXI_U8_SENSE_LOW_LEVEL		: CLEAR_BIT( EXI_U8_MCUCR_REG, EXI_U8_ISC00_BIT ); CLEAR_BIT( EXI_U8_MCUCR_REG, EXI_U8_ISC01_BIT ); break;
                   // case EXI_U8_SENSE_LOGICAL_CHANGE: SET_BIT( EXI_U8_MCUCR_REG, EXI_U8_ISC00_BIT ); CLEAR_BIT( EXI_U8_MCUCR_REG, EXI_U8_ISC01_BIT ); break;
                    case EXI_U8_SENSE_FALLING_EDGE	: CLEAR_BIT( EXI_U8_MCUCSR_REG, 6 ); break;
    1546:	84 b7       	in	r24, 0x34	; 52
    1548:	8f 7b       	andi	r24, 0xBF	; 191
    154a:	84 bf       	out	0x34, r24	; 52
    154c:	08 95       	ret
                    case EXI_U8_SENSE_RISING_EDGE	: SET_BIT( EXI_U8_MCUCSR_REG, 6 );  break;
    154e:	84 b7       	in	r24, 0x34	; 52
    1550:	80 64       	ori	r24, 0x40	; 64
    1552:	84 bf       	out	0x34, r24	; 52
    1554:	08 95       	ret

00001556 <TIMER_tmr1NormalModeInit>:
 * @return An EN_TMR_ERROR_T value indicating the success or failure of the operation
 *         (TMR_OK if the operation succeeded, TMR_ERROR otherwise)
 */
EN_TIMER_ERROR_T TIMER_tmr1NormalModeInit(EN_TIMER_INTERRPUT_T en_a_interrputEnable)
{
	switch (en_a_interrputEnable)
    1556:	88 23       	and	r24, r24
    1558:	19 f0       	breq	.+6      	; 0x1560 <TIMER_tmr1NormalModeInit+0xa>
    155a:	81 30       	cpi	r24, 0x01	; 1
    155c:	d9 f0       	breq	.+54     	; 0x1594 <TIMER_tmr1NormalModeInit+0x3e>
    155e:	2e c0       	rjmp	.+92     	; 0x15bc <TIMER_tmr1NormalModeInit+0x66>
	{
	case ENABLED:
		//* select the normal mode for the timer, timer is not start yet.*//*
		CLEAR_BIT(TMR_U8_TCCR1A_REG, TMR_U8_WGM10_BIT);
    1560:	8f b5       	in	r24, 0x2f	; 47
    1562:	8e 7f       	andi	r24, 0xFE	; 254
    1564:	8f bd       	out	0x2f, r24	; 47
		CLEAR_BIT(TMR_U8_TCCR1A_REG, TMR_U8_WGM11_BIT);
    1566:	8f b5       	in	r24, 0x2f	; 47
    1568:	8d 7f       	andi	r24, 0xFD	; 253
    156a:	8f bd       	out	0x2f, r24	; 47
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_WGM12_BIT);
    156c:	8e b5       	in	r24, 0x2e	; 46
    156e:	87 7f       	andi	r24, 0xF7	; 247
    1570:	8e bd       	out	0x2e, r24	; 46
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_WGM13_BIT);
    1572:	8e b5       	in	r24, 0x2e	; 46
    1574:	8f 7e       	andi	r24, 0xEF	; 239
    1576:	8e bd       	out	0x2e, r24	; 46
		//*must be set for the non_PWM mode*//*
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1A_BIT);
    1578:	8f b5       	in	r24, 0x2f	; 47
    157a:	88 60       	ori	r24, 0x08	; 8
    157c:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1B_BIT);
    157e:	8f b5       	in	r24, 0x2f	; 47
    1580:	84 60       	ori	r24, 0x04	; 4
    1582:	8f bd       	out	0x2f, r24	; 47
		//*Enable the global interrupt enable bit.*//*
		SET_BIT(TMR_U8_SREG_REG, GLOBAL_INTERRUPT_ENABLE_BIT);
    1584:	8f b7       	in	r24, 0x3f	; 63
    1586:	80 68       	ori	r24, 0x80	; 128
    1588:	8f bf       	out	0x3f, r24	; 63
		//* Enable the interrupt for timer0 overflow.*//*
		SET_BIT(TMR_U8_TIMSK_REG, TMR_U8_TOIE1_BIT);
    158a:	89 b7       	in	r24, 0x39	; 57
    158c:	84 60       	ori	r24, 0x04	; 4
    158e:	89 bf       	out	0x39, r24	; 57
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1B_BIT);
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    1590:	80 e0       	ldi	r24, 0x00	; 0
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1B_BIT);
		//*Enable the global interrupt enable bit.*//*
		SET_BIT(TMR_U8_SREG_REG, GLOBAL_INTERRUPT_ENABLE_BIT);
		//* Enable the interrupt for timer0 overflow.*//*
		SET_BIT(TMR_U8_TIMSK_REG, TMR_U8_TOIE1_BIT);
		break;
    1592:	08 95       	ret
	case DISABLED:
		//* select the normal mode for the timer, timer is not start yet.*//*
		CLEAR_BIT(TMR_U8_TCCR1A_REG, TMR_U8_WGM10_BIT);
    1594:	8f b5       	in	r24, 0x2f	; 47
    1596:	8e 7f       	andi	r24, 0xFE	; 254
    1598:	8f bd       	out	0x2f, r24	; 47
		CLEAR_BIT(TMR_U8_TCCR1A_REG, TMR_U8_WGM11_BIT);
    159a:	8f b5       	in	r24, 0x2f	; 47
    159c:	8d 7f       	andi	r24, 0xFD	; 253
    159e:	8f bd       	out	0x2f, r24	; 47
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_WGM12_BIT);
    15a0:	8e b5       	in	r24, 0x2e	; 46
    15a2:	87 7f       	andi	r24, 0xF7	; 247
    15a4:	8e bd       	out	0x2e, r24	; 46
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_WGM13_BIT);
    15a6:	8e b5       	in	r24, 0x2e	; 46
    15a8:	8f 7e       	andi	r24, 0xEF	; 239
    15aa:	8e bd       	out	0x2e, r24	; 46
		//*must be set for the non_PWM mode*//*
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1A_BIT);
    15ac:	8f b5       	in	r24, 0x2f	; 47
    15ae:	88 60       	ori	r24, 0x08	; 8
    15b0:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1B_BIT);
    15b2:	8f b5       	in	r24, 0x2f	; 47
    15b4:	84 60       	ori	r24, 0x04	; 4
    15b6:	8f bd       	out	0x2f, r24	; 47
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    15b8:	80 e0       	ldi	r24, 0x00	; 0
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_WGM12_BIT);
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_WGM13_BIT);
		//*must be set for the non_PWM mode*//*
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1A_BIT);
		SET_BIT(TMR_U8_TCCR1A_REG, TMR_U8_FOC1B_BIT);
		break;
    15ba:	08 95       	ret
	default:
		return TIMER_ERROR;
    15bc:	81 e0       	ldi	r24, 0x01	; 1
	}
	return TIMER_OK;
}
    15be:	08 95       	ret

000015c0 <TIMER_tmr1Start>:
 *         (TMR_OK if the operation succeeded, TMR_ERROR otherwise)
 */
EN_TIMER_ERROR_T TIMER_tmr1Start(Uint16_t u16_a_prescaler)
{
	//select the required prescaler value
	switch(u16_a_prescaler)
    15c0:	80 34       	cpi	r24, 0x40	; 64
    15c2:	91 05       	cpc	r25, r1
    15c4:	29 f1       	breq	.+74     	; 0x1610 <TIMER_tmr1Start+0x50>
    15c6:	30 f4       	brcc	.+12     	; 0x15d4 <TIMER_tmr1Start+0x14>
    15c8:	81 30       	cpi	r24, 0x01	; 1
    15ca:	91 05       	cpc	r25, r1
    15cc:	59 f0       	breq	.+22     	; 0x15e4 <TIMER_tmr1Start+0x24>
    15ce:	08 97       	sbiw	r24, 0x08	; 8
    15d0:	a1 f0       	breq	.+40     	; 0x15fa <TIMER_tmr1Start+0x3a>
    15d2:	3f c0       	rjmp	.+126    	; 0x1652 <TIMER_tmr1Start+0x92>
    15d4:	81 15       	cp	r24, r1
    15d6:	21 e0       	ldi	r18, 0x01	; 1
    15d8:	92 07       	cpc	r25, r18
    15da:	29 f1       	breq	.+74     	; 0x1626 <TIMER_tmr1Start+0x66>
    15dc:	81 15       	cp	r24, r1
    15de:	94 40       	sbci	r25, 0x04	; 4
    15e0:	69 f1       	breq	.+90     	; 0x163c <TIMER_tmr1Start+0x7c>
    15e2:	37 c0       	rjmp	.+110    	; 0x1652 <TIMER_tmr1Start+0x92>
	{
	case 1:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
    15e4:	8e b5       	in	r24, 0x2e	; 46
    15e6:	8d 7f       	andi	r24, 0xFD	; 253
    15e8:	8e bd       	out	0x2e, r24	; 46
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
    15ea:	8e b5       	in	r24, 0x2e	; 46
    15ec:	8b 7f       	andi	r24, 0xFB	; 251
    15ee:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
    15f0:	8e b5       	in	r24, 0x2e	; 46
    15f2:	81 60       	ori	r24, 0x01	; 1
    15f4:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    15f6:	80 e0       	ldi	r24, 0x00	; 0
	{
	case 1:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
    15f8:	08 95       	ret
	case 8:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
    15fa:	8e b5       	in	r24, 0x2e	; 46
    15fc:	8e 7f       	andi	r24, 0xFE	; 254
    15fe:	8e bd       	out	0x2e, r24	; 46
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
    1600:	8e b5       	in	r24, 0x2e	; 46
    1602:	8b 7f       	andi	r24, 0xFB	; 251
    1604:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
    1606:	8e b5       	in	r24, 0x2e	; 46
    1608:	82 60       	ori	r24, 0x02	; 2
    160a:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    160c:	80 e0       	ldi	r24, 0x00	; 0
		break;
	case 8:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
		break;
    160e:	08 95       	ret
	case 64:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
    1610:	8e b5       	in	r24, 0x2e	; 46
    1612:	8b 7f       	andi	r24, 0xFB	; 251
    1614:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
    1616:	8e b5       	in	r24, 0x2e	; 46
    1618:	82 60       	ori	r24, 0x02	; 2
    161a:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
    161c:	8e b5       	in	r24, 0x2e	; 46
    161e:	81 60       	ori	r24, 0x01	; 1
    1620:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    1622:	80 e0       	ldi	r24, 0x00	; 0
		break;
	case 64:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
    1624:	08 95       	ret
	case 256:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
    1626:	8e b5       	in	r24, 0x2e	; 46
    1628:	8d 7f       	andi	r24, 0xFD	; 253
    162a:	8e bd       	out	0x2e, r24	; 46
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
    162c:	8e b5       	in	r24, 0x2e	; 46
    162e:	8e 7f       	andi	r24, 0xFE	; 254
    1630:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
    1632:	8e b5       	in	r24, 0x2e	; 46
    1634:	84 60       	ori	r24, 0x04	; 4
    1636:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    1638:	80 e0       	ldi	r24, 0x00	; 0
		break;
	case 256:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
		break;
    163a:	08 95       	ret
	case 1024:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
    163c:	8e b5       	in	r24, 0x2e	; 46
    163e:	8d 7f       	andi	r24, 0xFD	; 253
    1640:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
    1642:	8e b5       	in	r24, 0x2e	; 46
    1644:	84 60       	ori	r24, 0x04	; 4
    1646:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
    1648:	8e b5       	in	r24, 0x2e	; 46
    164a:	81 60       	ori	r24, 0x01	; 1
    164c:	8e bd       	out	0x2e, r24	; 46
		break;
	default:
		return TIMER_ERROR;
	}
	return TIMER_OK;
    164e:	80 e0       	ldi	r24, 0x00	; 0
		break;
	case 1024:
		CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
		SET_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
		break;
    1650:	08 95       	ret
	default:
		return TIMER_ERROR;
    1652:	81 e0       	ldi	r24, 0x01	; 1
	}
	return TIMER_OK;
}
    1654:	08 95       	ret

00001656 <TIMER_tmr1Stop>:

void TIMER_tmr1Stop(void)
{
 //Stop the timer by clearing the prescaler

	CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS10_BIT);
    1656:	8e b5       	in	r24, 0x2e	; 46
    1658:	8e 7f       	andi	r24, 0xFE	; 254
    165a:	8e bd       	out	0x2e, r24	; 46
	CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS11_BIT);
    165c:	8e b5       	in	r24, 0x2e	; 46
    165e:	8d 7f       	andi	r24, 0xFD	; 253
    1660:	8e bd       	out	0x2e, r24	; 46
	CLEAR_BIT(TMR_U8_TCCR1B_REG, TMR_U8_CS12_BIT);
    1662:	8e b5       	in	r24, 0x2e	; 46
    1664:	8b 7f       	andi	r24, 0xFB	; 251
    1666:	8e bd       	out	0x2e, r24	; 46
    1668:	08 95       	ret

0000166a <ICU_RisingEdgeCapture>:
 * @param[in] void.
 *
 * @return void.
 */
void ICU_RisingEdgeCapture(void)
{
    166a:	cf 93       	push	r28
    166c:	df 93       	push	r29
	TIMER_tmr1NormalModeInit(ST_g_softwareICU->timer1_ISR);
    166e:	c1 e7       	ldi	r28, 0x71	; 113
    1670:	d0 e0       	ldi	r29, 0x00	; 0
    1672:	8b 81       	ldd	r24, Y+3	; 0x03
    1674:	0e 94 ab 0a 	call	0x1556	; 0x1556 <TIMER_tmr1NormalModeInit>
	TIMER_tmr1Stop();
    1678:	0e 94 2b 0b 	call	0x1656	; 0x1656 <TIMER_tmr1Stop>
	
	EXI_enablePIE( ST_g_softwareICU->ICU_exti, ST_g_softwareICU->ICU_firstSenseControl);
    167c:	69 81       	ldd	r22, Y+1	; 0x01
    167e:	88 81       	ld	r24, Y
    1680:	0e 94 98 0a 	call	0x1530	; 0x1530 <EXI_enablePIE>
	ICU_g_edgeFlag = RISING;
    1684:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <ICU_g_edgeFlag>
	TIMER_tmr1Start(1);
    1688:	81 e0       	ldi	r24, 0x01	; 1
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <TIMER_tmr1Start>
}
    1690:	df 91       	pop	r29
    1692:	cf 91       	pop	r28
    1694:	08 95       	ret

00001696 <__vector_3>:
	
/**
 * ISR function implementation of INT2
 * */
ISR(EXT_INT_2)
{
    1696:	1f 92       	push	r1
    1698:	0f 92       	push	r0
    169a:	0f b6       	in	r0, 0x3f	; 63
    169c:	0f 92       	push	r0
    169e:	11 24       	eor	r1, r1
    16a0:	2f 93       	push	r18
    16a2:	3f 93       	push	r19
    16a4:	4f 93       	push	r20
    16a6:	5f 93       	push	r21
    16a8:	6f 93       	push	r22
    16aa:	7f 93       	push	r23
    16ac:	8f 93       	push	r24
    16ae:	9f 93       	push	r25
    16b0:	af 93       	push	r26
    16b2:	bf 93       	push	r27
    16b4:	ef 93       	push	r30
    16b6:	ff 93       	push	r31
    /* Save the current value of the timer/counter register  */
	TIMER_g_timer1RegValue = TMR_U16_TCNT1_REG;
    16b8:	8c b5       	in	r24, 0x2c	; 44
    16ba:	9d b5       	in	r25, 0x2d	; 45
    16bc:	90 93 18 01 	sts	0x0118, r25	; 0x800118 <TIMER_g_timer1RegValue+0x1>
    16c0:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <TIMER_g_timer1RegValue>
	if(ICU_g_edgeFlag == RISING)
    16c4:	20 91 23 01 	lds	r18, 0x0123	; 0x800123 <ICU_g_edgeFlag>
    16c8:	21 11       	cpse	r18, r1
    16ca:	14 c0       	rjmp	.+40     	; 0x16f4 <__vector_3+0x5e>
	{
		ICU_g_ValueRising = TIMER_g_timer1RegValue;
    16cc:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <ICU_g_ValueRising+0x1>
    16d0:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <ICU_g_ValueRising>
		/* Clear Timer counter */
		TMR_U16_TCNT1_REG = 0;
    16d4:	1d bc       	out	0x2d, r1	; 45
    16d6:	1c bc       	out	0x2c, r1	; 44
		/* Set the external interrupt event at falling edge.*/
		EXI_enablePIE( ST_g_softwareICU->ICU_exti, ST_g_softwareICU->ICU_secondSenseControl );
    16d8:	e1 e7       	ldi	r30, 0x71	; 113
    16da:	f0 e0       	ldi	r31, 0x00	; 0
    16dc:	62 81       	ldd	r22, Z+2	; 0x02
    16de:	80 81       	ld	r24, Z
    16e0:	0e 94 98 0a 	call	0x1530	; 0x1530 <EXI_enablePIE>
		/* Clear Timer overflow count */
		u32_g_timer1Overflow = 0;
    16e4:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <u32_g_timer1Overflow+0x1>
    16e8:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <u32_g_timer1Overflow>
		ICU_g_edgeFlag = FALLING;
    16ec:	81 e0       	ldi	r24, 0x01	; 1
    16ee:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <ICU_g_edgeFlag>
    16f2:	13 c0       	rjmp	.+38     	; 0x171a <__vector_3+0x84>
	}
	else
	{
		ICU_g_ValueFalling = TIMER_g_timer1RegValue;
    16f4:	90 93 12 01 	sts	0x0112, r25	; 0x800112 <ICU_g_ValueFalling+0x1>
    16f8:	80 93 11 01 	sts	0x0111, r24	; 0x800111 <ICU_g_ValueFalling>
		ICU_g_Count = TIMER_g_timer1RegValue + (65535 * u32_g_timer1Overflow);
    16fc:	20 91 15 01 	lds	r18, 0x0115	; 0x800115 <u32_g_timer1Overflow>
    1700:	30 91 16 01 	lds	r19, 0x0116	; 0x800116 <u32_g_timer1Overflow+0x1>
    1704:	82 1b       	sub	r24, r18
    1706:	93 0b       	sbc	r25, r19
    1708:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <ICU_g_Count+0x1>
    170c:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <ICU_g_Count>
		/* Stop timer1 */
		TIMER_tmr1Stop();
    1710:	0e 94 2b 0b 	call	0x1656	; 0x1656 <TIMER_tmr1Stop>
		ICU_g_flag = 1;
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <ICU_g_flag>
	}

}	
    171a:	ff 91       	pop	r31
    171c:	ef 91       	pop	r30
    171e:	bf 91       	pop	r27
    1720:	af 91       	pop	r26
    1722:	9f 91       	pop	r25
    1724:	8f 91       	pop	r24
    1726:	7f 91       	pop	r23
    1728:	6f 91       	pop	r22
    172a:	5f 91       	pop	r21
    172c:	4f 91       	pop	r20
    172e:	3f 91       	pop	r19
    1730:	2f 91       	pop	r18
    1732:	0f 90       	pop	r0
    1734:	0f be       	out	0x3f, r0	; 63
    1736:	0f 90       	pop	r0
    1738:	1f 90       	pop	r1
    173a:	18 95       	reti

0000173c <__vector_9>:
		
ISR(TIM1_OVF_INT)
{
    173c:	1f 92       	push	r1
    173e:	0f 92       	push	r0
    1740:	0f b6       	in	r0, 0x3f	; 63
    1742:	0f 92       	push	r0
    1744:	11 24       	eor	r1, r1
    1746:	8f 93       	push	r24
    1748:	9f 93       	push	r25
	u32_g_timer1Overflow++;
    174a:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <u32_g_timer1Overflow>
    174e:	90 91 16 01 	lds	r25, 0x0116	; 0x800116 <u32_g_timer1Overflow+0x1>
    1752:	01 96       	adiw	r24, 0x01	; 1
    1754:	90 93 16 01 	sts	0x0116, r25	; 0x800116 <u32_g_timer1Overflow+0x1>
    1758:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <u32_g_timer1Overflow>
    175c:	9f 91       	pop	r25
    175e:	8f 91       	pop	r24
    1760:	0f 90       	pop	r0
    1762:	0f be       	out	0x3f, r0	; 63
    1764:	0f 90       	pop	r0
    1766:	1f 90       	pop	r1
    1768:	18 95       	reti

0000176a <MCU_vEnableInterrupt>:

#include"MCU_Interface.h"

void MCU_vEnableInterrupt(void)
{
	SET_BIT(SREG_REG,7);
    176a:	8f b7       	in	r24, 0x3f	; 63
    176c:	80 68       	ori	r24, 0x80	; 128
    176e:	8f bf       	out	0x3f, r24	; 63
    1770:	08 95       	ret

00001772 <TIMER0_PWM_ExecutedFunction>:
Description : this function switches level of cycle based on global on_off_state (this function called from ISR)
Args        : void
return      : void
*/
static void TIMER0_PWM_ExecutedFunction(void)
{
    1772:	cf 93       	push	r28
	Uchar8_t u8_Loc_counter = 0;
	if(u8_g_on_off_state == 0)
    1774:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <u8_g_on_off_state>
    1778:	88 23       	and	r24, r24
    177a:	61 f0       	breq	.+24     	; 0x1794 <TIMER0_PWM_ExecutedFunction+0x22>
    177c:	c0 e0       	ldi	r28, 0x00	; 0
    177e:	1e c0       	rjmp	.+60     	; 0x17bc <TIMER0_PWM_ExecutedFunction+0x4a>
	{
		// switch level of cycle to LOW
		for(u8_Loc_counter = 0 ; u8_Loc_counter < PWM_PINS_NUMBER ; u8_Loc_counter++)
		{
			//DIO_s8SETPinVal(st_pwm_configs[u8_Loc_counter].pwm_pin,LOW);
			DIO_writepinn(st_pwm_configs[u8_Loc_counter].pwm_pin,LOW);
    1780:	ec 2f       	mov	r30, r28
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	e3 50       	subi	r30, 0x03	; 3
    1786:	ff 4f       	sbci	r31, 0xFF	; 255
    1788:	60 e0       	ldi	r22, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
{
	Uchar8_t u8_Loc_counter = 0;
	if(u8_g_on_off_state == 0)
	{
		// switch level of cycle to LOW
		for(u8_Loc_counter = 0 ; u8_Loc_counter < PWM_PINS_NUMBER ; u8_Loc_counter++)
    1790:	cf 5f       	subi	r28, 0xFF	; 255
    1792:	01 c0       	rjmp	.+2      	; 0x1796 <TIMER0_PWM_ExecutedFunction+0x24>
    1794:	c0 e0       	ldi	r28, 0x00	; 0
    1796:	c2 30       	cpi	r28, 0x02	; 2
    1798:	98 f3       	brcs	.-26     	; 0x1780 <TIMER0_PWM_ExecutedFunction+0xe>
		{
			//DIO_s8SETPinVal(st_pwm_configs[u8_Loc_counter].pwm_pin,LOW);
			DIO_writepinn(st_pwm_configs[u8_Loc_counter].pwm_pin,LOW);
		}
		TCNT0 = REG_SIZE - u8_g_OffTime;
    179a:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <u8_g_OffTime>
    179e:	81 95       	neg	r24
    17a0:	82 bf       	out	0x32, r24	; 50
		u8_g_on_off_state=1;
    17a2:	81 e0       	ldi	r24, 0x01	; 1
    17a4:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <u8_g_on_off_state>
    17a8:	11 c0       	rjmp	.+34     	; 0x17cc <TIMER0_PWM_ExecutedFunction+0x5a>
	{
		// switch level of cycle to HIGH
		for(u8_Loc_counter = 0 ; u8_Loc_counter < PWM_PINS_NUMBER ; u8_Loc_counter++)
		{
			//DIO_s8SETPinVal(st_pwm_configs[u8_Loc_counter].pwm_pin,HIGH);
			DIO_writepinn(st_pwm_configs[u8_Loc_counter].pwm_pin,HIGH);
    17aa:	ec 2f       	mov	r30, r28
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	e3 50       	subi	r30, 0x03	; 3
    17b0:	ff 4f       	sbci	r31, 0xFF	; 255
    17b2:	61 e0       	ldi	r22, 0x01	; 1
    17b4:	80 81       	ld	r24, Z
    17b6:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
		u8_g_on_off_state=1;
	}
	else
	{
		// switch level of cycle to HIGH
		for(u8_Loc_counter = 0 ; u8_Loc_counter < PWM_PINS_NUMBER ; u8_Loc_counter++)
    17ba:	cf 5f       	subi	r28, 0xFF	; 255
    17bc:	c2 30       	cpi	r28, 0x02	; 2
    17be:	a8 f3       	brcs	.-22     	; 0x17aa <TIMER0_PWM_ExecutedFunction+0x38>
		{
			//DIO_s8SETPinVal(st_pwm_configs[u8_Loc_counter].pwm_pin,HIGH);
			DIO_writepinn(st_pwm_configs[u8_Loc_counter].pwm_pin,HIGH);
		}
		TCNT0 = REG_SIZE - u8_g_OnTime;
    17c0:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <u8_g_OnTime>
    17c4:	81 95       	neg	r24
    17c6:	82 bf       	out	0x32, r24	; 50
		u8_g_on_off_state=0;
    17c8:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <u8_g_on_off_state>
	}
}
    17cc:	cf 91       	pop	r28
    17ce:	08 95       	ret

000017d0 <TIMER0_init>:
*/
void TIMER0_init(void)
{
	
	/*Normal Mode Select*/
	CLEAR_BIT(TCCR0,WGM00);
    17d0:	83 b7       	in	r24, 0x33	; 51
	CLEAR_BIT(TCCR0,WGM01);
    17d2:	87 7b       	andi	r24, 0xB7	; 183
    17d4:	83 bf       	out	0x33, r24	; 51
	/*Timer Overflow Interrupt Enable*/
	SET_BIT(TIMSK,TOIE0);
    17d6:	89 b7       	in	r24, 0x39	; 57
    17d8:	81 60       	ori	r24, 0x01	; 1
    17da:	89 bf       	out	0x39, r24	; 57
	/*TGlobal Interrupt Enable*/
	sei();
    17dc:	78 94       	sei
    17de:	08 95       	ret

000017e0 <TIMER0_start>:
return      : void
*/
void TIMER0_start(void)
{
	/*Clear Three Clock Select Bits */
	TCCR0 &=0xF8;
    17e0:	83 b7       	in	r24, 0x33	; 51
    17e2:	88 7f       	andi	r24, 0xF8	; 248
	/*Set Selected Prescaller */
	TCCR0|=TIMER_SET_PRESCALER;
    17e4:	85 60       	ori	r24, 0x05	; 5
    17e6:	83 bf       	out	0x33, r24	; 51
    17e8:	08 95       	ret

000017ea <TIMER0_stop>:
return      : void
*/
void TIMER0_stop(void)
{
	/*Clear Three Clock Select Bits */
	TCCR0 &=0xF8;
    17ea:	83 b7       	in	r24, 0x33	; 51
    17ec:	88 7f       	andi	r24, 0xF8	; 248
    17ee:	83 bf       	out	0x33, r24	; 51
    17f0:	08 95       	ret

000017f2 <TIMER0_initPWM>:
Description : this function initializes all pwm pins as outputs and set high on them, also calls TIMER0_init ....
Args        : void
return      : void
*/
void TIMER0_initPWM(void)
{
    17f2:	0f 93       	push	r16
    17f4:	1f 93       	push	r17
    17f6:	cf 93       	push	r28
	
	Uchar8_t u8_Loc_counter = 0;
	/*Loop over all pwm pins (set direction output and set value as high) */
	for(u8_Loc_counter = 0 ; u8_Loc_counter < PWM_PINS_NUMBER ; u8_Loc_counter++)
    17f8:	c0 e0       	ldi	r28, 0x00	; 0
    17fa:	0f c0       	rjmp	.+30     	; 0x181a <TIMER0_initPWM+0x28>
	{
		
		DIO_initpinn(st_pwm_configs[u8_Loc_counter].pwm_pin,OUTPUT);
    17fc:	0c 2f       	mov	r16, r28
    17fe:	10 e0       	ldi	r17, 0x00	; 0
    1800:	03 50       	subi	r16, 0x03	; 3
    1802:	1f 4f       	sbci	r17, 0xFF	; 255
    1804:	60 e0       	ldi	r22, 0x00	; 0
    1806:	f8 01       	movw	r30, r16
    1808:	80 81       	ld	r24, Z
    180a:	0e 94 8c 08 	call	0x1118	; 0x1118 <DIO_initpinn>
		DIO_writepinn(st_pwm_configs[u8_Loc_counter].pwm_pin,HIGH);
    180e:	61 e0       	ldi	r22, 0x01	; 1
    1810:	f8 01       	movw	r30, r16
    1812:	80 81       	ld	r24, Z
    1814:	0e 94 89 09 	call	0x1312	; 0x1312 <DIO_writepinn>
void TIMER0_initPWM(void)
{
	
	Uchar8_t u8_Loc_counter = 0;
	/*Loop over all pwm pins (set direction output and set value as high) */
	for(u8_Loc_counter = 0 ; u8_Loc_counter < PWM_PINS_NUMBER ; u8_Loc_counter++)
    1818:	cf 5f       	subi	r28, 0xFF	; 255
    181a:	c2 30       	cpi	r28, 0x02	; 2
    181c:	78 f3       	brcs	.-34     	; 0x17fc <TIMER0_initPWM+0xa>
		DIO_initpinn(st_pwm_configs[u8_Loc_counter].pwm_pin,OUTPUT);
		DIO_writepinn(st_pwm_configs[u8_Loc_counter].pwm_pin,HIGH);
		
	}
	/* call timer0 init to select normal mode of timer 0*/
	TIMER0_init();
    181e:	0e 94 e8 0b 	call	0x17d0	; 0x17d0 <TIMER0_init>
}
    1822:	cf 91       	pop	r28
    1824:	1f 91       	pop	r17
    1826:	0f 91       	pop	r16
    1828:	08 95       	ret

0000182a <TIMER0_setPwm>:
Description : this function calculates onTime and offTime , also calls TIMER0_start ....
Args        : DutyCycle (0--->100)
return      : void
*/
void TIMER0_setPwm(Uchar8_t u8_a_dutyCycle)
{
    182a:	cf 93       	push	r28
    182c:	df 93       	push	r29
	
	u8_g_OnTime =  ((u8_a_dutyCycle * REG_SIZE)/100);
    182e:	e8 2f       	mov	r30, r24
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	98 2f       	mov	r25, r24
    1834:	c4 e6       	ldi	r28, 0x64	; 100
    1836:	d0 e0       	ldi	r29, 0x00	; 0
    1838:	80 e0       	ldi	r24, 0x00	; 0
    183a:	be 01       	movw	r22, r28
    183c:	0e 94 53 10 	call	0x20a6	; 0x20a6 <__divmodhi4>
    1840:	26 2f       	mov	r18, r22
    1842:	60 93 1b 01 	sts	0x011B, r22	; 0x80011b <u8_g_OnTime>
	u8_g_OffTime = (((100 -u8_a_dutyCycle) * REG_SIZE)/100);
    1846:	ce 01       	movw	r24, r28
    1848:	8e 1b       	sub	r24, r30
    184a:	9f 0b       	sbc	r25, r31
    184c:	98 2f       	mov	r25, r24
    184e:	80 e0       	ldi	r24, 0x00	; 0
    1850:	be 01       	movw	r22, r28
    1852:	0e 94 53 10 	call	0x20a6	; 0x20a6 <__divmodhi4>
    1856:	60 93 1a 01 	sts	0x011A, r22	; 0x80011a <u8_g_OffTime>
	TCNT0 = REG_SIZE - u8_g_OnTime ;
    185a:	21 95       	neg	r18
    185c:	22 bf       	out	0x32, r18	; 50
	TIMER0_start();
    185e:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <TIMER0_start>
	
}
    1862:	df 91       	pop	r29
    1864:	cf 91       	pop	r28
    1866:	08 95       	ret

00001868 <__vector_11>:
	}
}


ISR(TIM0_OVF_INT)
{
    1868:	1f 92       	push	r1
    186a:	0f 92       	push	r0
    186c:	0f b6       	in	r0, 0x3f	; 63
    186e:	0f 92       	push	r0
    1870:	11 24       	eor	r1, r1
    1872:	2f 93       	push	r18
    1874:	3f 93       	push	r19
    1876:	4f 93       	push	r20
    1878:	5f 93       	push	r21
    187a:	6f 93       	push	r22
    187c:	7f 93       	push	r23
    187e:	8f 93       	push	r24
    1880:	9f 93       	push	r25
    1882:	af 93       	push	r26
    1884:	bf 93       	push	r27
    1886:	ef 93       	push	r30
    1888:	ff 93       	push	r31
	TIMER0_PWM_ExecutedFunction();
    188a:	0e 94 b9 0b 	call	0x1772	; 0x1772 <TIMER0_PWM_ExecutedFunction>
}
    188e:	ff 91       	pop	r31
    1890:	ef 91       	pop	r30
    1892:	bf 91       	pop	r27
    1894:	af 91       	pop	r26
    1896:	9f 91       	pop	r25
    1898:	8f 91       	pop	r24
    189a:	7f 91       	pop	r23
    189c:	6f 91       	pop	r22
    189e:	5f 91       	pop	r21
    18a0:	4f 91       	pop	r20
    18a2:	3f 91       	pop	r19
    18a4:	2f 91       	pop	r18
    18a6:	0f 90       	pop	r0
    18a8:	0f be       	out	0x3f, r0	; 63
    18aa:	0f 90       	pop	r0
    18ac:	1f 90       	pop	r1
    18ae:	18 95       	reti

000018b0 <TIMER_TMR2NormalModeInit>:
        void_g_pfOvfInterruptAction = void_a_pfOvfInterruptAction;
        return TIMER_OK;
    } else {
        return TIMER_ERROR;
    }
}
    18b0:	88 23       	and	r24, r24
    18b2:	19 f0       	breq	.+6      	; 0x18ba <TIMER_TMR2NormalModeInit+0xa>
    18b4:	81 30       	cpi	r24, 0x01	; 1
    18b6:	79 f0       	breq	.+30     	; 0x18d6 <TIMER_TMR2NormalModeInit+0x26>
    18b8:	16 c0       	rjmp	.+44     	; 0x18e6 <TIMER_TMR2NormalModeInit+0x36>
    18ba:	85 b5       	in	r24, 0x25	; 37
    18bc:	8f 7b       	andi	r24, 0xBF	; 191
    18be:	85 bd       	out	0x25, r24	; 37
    18c0:	85 b5       	in	r24, 0x25	; 37
    18c2:	87 7f       	andi	r24, 0xF7	; 247
    18c4:	85 bd       	out	0x25, r24	; 37
    18c6:	8f b7       	in	r24, 0x3f	; 63
    18c8:	80 68       	ori	r24, 0x80	; 128
    18ca:	8f bf       	out	0x3f, r24	; 63
    18cc:	89 b7       	in	r24, 0x39	; 57
    18ce:	80 64       	ori	r24, 0x40	; 64
    18d0:	89 bf       	out	0x39, r24	; 57
    18d2:	80 e0       	ldi	r24, 0x00	; 0
    18d4:	08 95       	ret
    18d6:	85 b5       	in	r24, 0x25	; 37
    18d8:	8f 7b       	andi	r24, 0xBF	; 191
    18da:	85 bd       	out	0x25, r24	; 37
    18dc:	85 b5       	in	r24, 0x25	; 37
    18de:	87 7f       	andi	r24, 0xF7	; 247
    18e0:	85 bd       	out	0x25, r24	; 37
    18e2:	80 e0       	ldi	r24, 0x00	; 0
    18e4:	08 95       	ret
    18e6:	81 e0       	ldi	r24, 0x01	; 1
    18e8:	08 95       	ret

000018ea <TIMER_TMR2Start>:
    18ea:	80 34       	cpi	r24, 0x40	; 64
    18ec:	91 05       	cpc	r25, r1
    18ee:	c1 f1       	breq	.+112    	; 0x1960 <TIMER_TMR2Start+0x76>
    18f0:	50 f4       	brcc	.+20     	; 0x1906 <TIMER_TMR2Start+0x1c>
    18f2:	88 30       	cpi	r24, 0x08	; 8
    18f4:	91 05       	cpc	r25, r1
    18f6:	01 f1       	breq	.+64     	; 0x1938 <TIMER_TMR2Start+0x4e>
    18f8:	80 32       	cpi	r24, 0x20	; 32
    18fa:	91 05       	cpc	r25, r1
    18fc:	41 f1       	breq	.+80     	; 0x194e <TIMER_TMR2Start+0x64>
    18fe:	01 97       	sbiw	r24, 0x01	; 1
    1900:	09 f0       	breq	.+2      	; 0x1904 <TIMER_TMR2Start+0x1a>
    1902:	58 c0       	rjmp	.+176    	; 0x19b4 <TIMER_TMR2Start+0xca>
    1904:	0e c0       	rjmp	.+28     	; 0x1922 <TIMER_TMR2Start+0x38>
    1906:	81 15       	cp	r24, r1
    1908:	21 e0       	ldi	r18, 0x01	; 1
    190a:	92 07       	cpc	r25, r18
    190c:	e9 f1       	breq	.+122    	; 0x1988 <TIMER_TMR2Start+0x9e>
    190e:	81 15       	cp	r24, r1
    1910:	24 e0       	ldi	r18, 0x04	; 4
    1912:	92 07       	cpc	r25, r18
    1914:	09 f4       	brne	.+2      	; 0x1918 <TIMER_TMR2Start+0x2e>
    1916:	43 c0       	rjmp	.+134    	; 0x199e <TIMER_TMR2Start+0xb4>
    1918:	80 38       	cpi	r24, 0x80	; 128
    191a:	91 05       	cpc	r25, r1
    191c:	09 f0       	breq	.+2      	; 0x1920 <TIMER_TMR2Start+0x36>
    191e:	4a c0       	rjmp	.+148    	; 0x19b4 <TIMER_TMR2Start+0xca>
    1920:	28 c0       	rjmp	.+80     	; 0x1972 <TIMER_TMR2Start+0x88>
    1922:	85 b5       	in	r24, 0x25	; 37
    1924:	8d 7f       	andi	r24, 0xFD	; 253
    1926:	85 bd       	out	0x25, r24	; 37
    1928:	85 b5       	in	r24, 0x25	; 37
    192a:	8b 7f       	andi	r24, 0xFB	; 251
    192c:	85 bd       	out	0x25, r24	; 37
    192e:	85 b5       	in	r24, 0x25	; 37
    1930:	81 60       	ori	r24, 0x01	; 1
    1932:	85 bd       	out	0x25, r24	; 37
    1934:	80 e0       	ldi	r24, 0x00	; 0
    1936:	08 95       	ret
    1938:	85 b5       	in	r24, 0x25	; 37
    193a:	8e 7f       	andi	r24, 0xFE	; 254
    193c:	85 bd       	out	0x25, r24	; 37
    193e:	85 b5       	in	r24, 0x25	; 37
    1940:	8b 7f       	andi	r24, 0xFB	; 251
    1942:	85 bd       	out	0x25, r24	; 37
    1944:	85 b5       	in	r24, 0x25	; 37
    1946:	82 60       	ori	r24, 0x02	; 2
    1948:	85 bd       	out	0x25, r24	; 37
    194a:	80 e0       	ldi	r24, 0x00	; 0
    194c:	08 95       	ret
    194e:	85 b5       	in	r24, 0x25	; 37
    1950:	8b 7f       	andi	r24, 0xFB	; 251
    1952:	85 bd       	out	0x25, r24	; 37
    1954:	85 b5       	in	r24, 0x25	; 37
    1956:	82 60       	ori	r24, 0x02	; 2
    1958:	85 bd       	out	0x25, r24	; 37
    195a:	85 b5       	in	r24, 0x25	; 37
    195c:	81 60       	ori	r24, 0x01	; 1
    195e:	85 bd       	out	0x25, r24	; 37
    1960:	85 b5       	in	r24, 0x25	; 37
    1962:	84 60       	ori	r24, 0x04	; 4
    1964:	85 bd       	out	0x25, r24	; 37
    1966:	85 b5       	in	r24, 0x25	; 37
    1968:	8d 7f       	andi	r24, 0xFD	; 253
    196a:	85 bd       	out	0x25, r24	; 37
    196c:	85 b5       	in	r24, 0x25	; 37
    196e:	8e 7f       	andi	r24, 0xFE	; 254
    1970:	85 bd       	out	0x25, r24	; 37
    1972:	85 b5       	in	r24, 0x25	; 37
    1974:	8b 7f       	andi	r24, 0xFB	; 251
    1976:	85 bd       	out	0x25, r24	; 37
    1978:	85 b5       	in	r24, 0x25	; 37
    197a:	8d 7f       	andi	r24, 0xFD	; 253
    197c:	85 bd       	out	0x25, r24	; 37
    197e:	85 b5       	in	r24, 0x25	; 37
    1980:	81 60       	ori	r24, 0x01	; 1
    1982:	85 bd       	out	0x25, r24	; 37
    1984:	80 e0       	ldi	r24, 0x00	; 0
    1986:	08 95       	ret
    1988:	85 b5       	in	r24, 0x25	; 37
    198a:	82 60       	ori	r24, 0x02	; 2
    198c:	85 bd       	out	0x25, r24	; 37
    198e:	85 b5       	in	r24, 0x25	; 37
    1990:	8e 7f       	andi	r24, 0xFE	; 254
    1992:	85 bd       	out	0x25, r24	; 37
    1994:	85 b5       	in	r24, 0x25	; 37
    1996:	84 60       	ori	r24, 0x04	; 4
    1998:	85 bd       	out	0x25, r24	; 37
    199a:	80 e0       	ldi	r24, 0x00	; 0
    199c:	08 95       	ret
    199e:	85 b5       	in	r24, 0x25	; 37
    19a0:	82 60       	ori	r24, 0x02	; 2
    19a2:	85 bd       	out	0x25, r24	; 37
    19a4:	85 b5       	in	r24, 0x25	; 37
    19a6:	84 60       	ori	r24, 0x04	; 4
    19a8:	85 bd       	out	0x25, r24	; 37
    19aa:	85 b5       	in	r24, 0x25	; 37
    19ac:	81 60       	ori	r24, 0x01	; 1
    19ae:	85 bd       	out	0x25, r24	; 37
    19b0:	80 e0       	ldi	r24, 0x00	; 0
    19b2:	08 95       	ret
    19b4:	81 e0       	ldi	r24, 0x01	; 1
    19b6:	08 95       	ret

000019b8 <TMR_intDelay_ms>:
    19b8:	cf 92       	push	r12
    19ba:	df 92       	push	r13
    19bc:	ef 92       	push	r14
    19be:	ff 92       	push	r15
    19c0:	bc 01       	movw	r22, r24
    19c2:	80 e0       	ldi	r24, 0x00	; 0
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <__floatunsisf>
    19ca:	20 e0       	ldi	r18, 0x00	; 0
    19cc:	30 e0       	ldi	r19, 0x00	; 0
    19ce:	4a e7       	ldi	r20, 0x7A	; 122
    19d0:	54 e4       	ldi	r21, 0x44	; 68
    19d2:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__divsf3>
    19d6:	6b 01       	movw	r12, r22
    19d8:	7c 01       	movw	r14, r24
    19da:	27 e3       	ldi	r18, 0x37	; 55
    19dc:	37 e3       	ldi	r19, 0x37	; 55
    19de:	46 e8       	ldi	r20, 0x86	; 134
    19e0:	56 e4       	ldi	r21, 0x46	; 70
    19e2:	0e 94 e1 0f 	call	0x1fc2	; 0x1fc2 <__gesf2>
    19e6:	18 16       	cp	r1, r24
    19e8:	0c f4       	brge	.+2      	; 0x19ec <TMR_intDelay_ms+0x34>
    19ea:	7c c0       	rjmp	.+248    	; 0x1ae4 <TMR_intDelay_ms+0x12c>
    19ec:	15 bc       	out	0x25, r1	; 37
    19ee:	2d eb       	ldi	r18, 0xBD	; 189
    19f0:	37 e3       	ldi	r19, 0x37	; 55
    19f2:	46 e8       	ldi	r20, 0x86	; 134
    19f4:	5e e3       	ldi	r21, 0x3E	; 62
    19f6:	c7 01       	movw	r24, r14
    19f8:	b6 01       	movw	r22, r12
    19fa:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__cmpsf2>
    19fe:	88 23       	and	r24, r24
    1a00:	c4 f4       	brge	.+48     	; 0x1a32 <TMR_intDelay_ms+0x7a>
    1a02:	a7 01       	movw	r20, r14
    1a04:	96 01       	movw	r18, r12
    1a06:	6d eb       	ldi	r22, 0xBD	; 189
    1a08:	77 e3       	ldi	r23, 0x37	; 55
    1a0a:	86 e8       	ldi	r24, 0x86	; 134
    1a0c:	9e e3       	ldi	r25, 0x3E	; 62
    1a0e:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <__subsf3>
    1a12:	2d eb       	ldi	r18, 0xBD	; 189
    1a14:	37 e3       	ldi	r19, 0x37	; 55
    1a16:	46 e8       	ldi	r20, 0x86	; 134
    1a18:	5a e3       	ldi	r21, 0x3A	; 58
    1a1a:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__divsf3>
    1a1e:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__fixunssfsi>
    1a22:	64 bd       	out	0x24, r22	; 36
    1a24:	81 e0       	ldi	r24, 0x01	; 1
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <u16_g_overflow2Numbers+0x1>
    1a2c:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <u16_g_overflow2Numbers>
    1a30:	4f c0       	rjmp	.+158    	; 0x1ad0 <TMR_intDelay_ms+0x118>
    1a32:	2d eb       	ldi	r18, 0xBD	; 189
    1a34:	37 e3       	ldi	r19, 0x37	; 55
    1a36:	46 e8       	ldi	r20, 0x86	; 134
    1a38:	5e e3       	ldi	r21, 0x3E	; 62
    1a3a:	c7 01       	movw	r24, r14
    1a3c:	b6 01       	movw	r22, r12
    1a3e:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__cmpsf2>
    1a42:	81 11       	cpse	r24, r1
    1a44:	08 c0       	rjmp	.+16     	; 0x1a56 <TMR_intDelay_ms+0x9e>
    1a46:	14 bc       	out	0x24, r1	; 36
    1a48:	81 e0       	ldi	r24, 0x01	; 1
    1a4a:	90 e0       	ldi	r25, 0x00	; 0
    1a4c:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <u16_g_overflow2Numbers+0x1>
    1a50:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <u16_g_overflow2Numbers>
    1a54:	3d c0       	rjmp	.+122    	; 0x1ad0 <TMR_intDelay_ms+0x118>
    1a56:	2d eb       	ldi	r18, 0xBD	; 189
    1a58:	37 e3       	ldi	r19, 0x37	; 55
    1a5a:	46 e8       	ldi	r20, 0x86	; 134
    1a5c:	5e e3       	ldi	r21, 0x3E	; 62
    1a5e:	c7 01       	movw	r24, r14
    1a60:	b6 01       	movw	r22, r12
    1a62:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__divsf3>
    1a66:	0e 94 2a 0e 	call	0x1c54	; 0x1c54 <ceil>
    1a6a:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__fixunssfsi>
    1a6e:	70 93 1f 01 	sts	0x011F, r23	; 0x80011f <u16_g_overflow2Numbers+0x1>
    1a72:	60 93 1e 01 	sts	0x011E, r22	; 0x80011e <u16_g_overflow2Numbers>
    1a76:	80 e0       	ldi	r24, 0x00	; 0
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <__floatunsisf>
    1a7e:	20 e0       	ldi	r18, 0x00	; 0
    1a80:	30 e0       	ldi	r19, 0x00	; 0
    1a82:	40 e8       	ldi	r20, 0x80	; 128
    1a84:	5f e3       	ldi	r21, 0x3F	; 63
    1a86:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <__subsf3>
    1a8a:	2d eb       	ldi	r18, 0xBD	; 189
    1a8c:	37 e3       	ldi	r19, 0x37	; 55
    1a8e:	46 e8       	ldi	r20, 0x86	; 134
    1a90:	5e e3       	ldi	r21, 0x3E	; 62
    1a92:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
    1a96:	9b 01       	movw	r18, r22
    1a98:	ac 01       	movw	r20, r24
    1a9a:	c7 01       	movw	r24, r14
    1a9c:	b6 01       	movw	r22, r12
    1a9e:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <__subsf3>
    1aa2:	2d eb       	ldi	r18, 0xBD	; 189
    1aa4:	37 e3       	ldi	r19, 0x37	; 55
    1aa6:	46 e8       	ldi	r20, 0x86	; 134
    1aa8:	5a e3       	ldi	r21, 0x3A	; 58
    1aaa:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__divsf3>
    1aae:	9b 01       	movw	r18, r22
    1ab0:	ac 01       	movw	r20, r24
    1ab2:	60 e0       	ldi	r22, 0x00	; 0
    1ab4:	70 e0       	ldi	r23, 0x00	; 0
    1ab6:	80 e8       	ldi	r24, 0x80	; 128
    1ab8:	93 e4       	ldi	r25, 0x43	; 67
    1aba:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <__subsf3>
    1abe:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__fixunssfsi>
    1ac2:	64 bd       	out	0x24, r22	; 36
    1ac4:	84 b5       	in	r24, 0x24	; 36
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <u16_g_tcnt2InitialVal+0x1>
    1acc:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <u16_g_tcnt2InitialVal>
    1ad0:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <u16_g_overflow2Ticks+0x1>
    1ad4:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <u16_g_overflow2Ticks>
    1ad8:	80 e0       	ldi	r24, 0x00	; 0
    1ada:	94 e0       	ldi	r25, 0x04	; 4
    1adc:	0e 94 75 0c 	call	0x18ea	; 0x18ea <TIMER_TMR2Start>
    1ae0:	80 e0       	ldi	r24, 0x00	; 0
    1ae2:	01 c0       	rjmp	.+2      	; 0x1ae6 <TMR_intDelay_ms+0x12e>
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	ff 90       	pop	r15
    1ae8:	ef 90       	pop	r14
    1aea:	df 90       	pop	r13
    1aec:	cf 90       	pop	r12
    1aee:	08 95       	ret

00001af0 <TMR_TMR2Stop>:
    1af0:	85 b5       	in	r24, 0x25	; 37
    1af2:	8e 7f       	andi	r24, 0xFE	; 254
    1af4:	85 bd       	out	0x25, r24	; 37
    1af6:	85 b5       	in	r24, 0x25	; 37
    1af8:	8d 7f       	andi	r24, 0xFD	; 253
    1afa:	85 bd       	out	0x25, r24	; 37
    1afc:	85 b5       	in	r24, 0x25	; 37
    1afe:	8b 7f       	andi	r24, 0xFB	; 251
    1b00:	85 bd       	out	0x25, r24	; 37
    1b02:	08 95       	ret

00001b04 <__vector_5>:
 */
//__attribute__((optimize("O0")))
//ISR(TMR_ovfVect)

ISR(TIM2_OVF_INT)
{
    1b04:	1f 92       	push	r1
    1b06:	0f 92       	push	r0
    1b08:	0f b6       	in	r0, 0x3f	; 63
    1b0a:	0f 92       	push	r0
    1b0c:	11 24       	eor	r1, r1
    1b0e:	2f 93       	push	r18
    1b10:	3f 93       	push	r19
    1b12:	4f 93       	push	r20
    1b14:	5f 93       	push	r21
    1b16:	6f 93       	push	r22
    1b18:	7f 93       	push	r23
    1b1a:	8f 93       	push	r24
    1b1c:	9f 93       	push	r25
    1b1e:	af 93       	push	r26
    1b20:	bf 93       	push	r27
    1b22:	ef 93       	push	r30
    1b24:	ff 93       	push	r31
	u16_g_overflow2Ticks++;
    1b26:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <u16_g_overflow2Ticks>
    1b2a:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <u16_g_overflow2Ticks+0x1>
    1b2e:	01 96       	adiw	r24, 0x01	; 1
    1b30:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <u16_g_overflow2Ticks+0x1>
    1b34:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <u16_g_overflow2Ticks>
	//TMR_U8_TCNT2_REG = u16_g_tcnt2InitialVal;
	if (u16_g_overflow2Ticks >= u16_g_overflow2Numbers )
    1b38:	20 91 1e 01 	lds	r18, 0x011E	; 0x80011e <u16_g_overflow2Numbers>
    1b3c:	30 91 1f 01 	lds	r19, 0x011F	; 0x80011f <u16_g_overflow2Numbers+0x1>
    1b40:	82 17       	cp	r24, r18
    1b42:	93 07       	cpc	r25, r19
    1b44:	48 f0       	brcs	.+18     	; 0x1b58 <__vector_5+0x54>
	{
		u16_g_overflow2Ticks = 0;
    1b46:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <u16_g_overflow2Ticks+0x1>
    1b4a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <u16_g_overflow2Ticks>
		u8_g_timeOut = 1;
    1b4e:	81 e0       	ldi	r24, 0x01	; 1
    1b50:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <u8_g_timeOut>
		TMR_TMR2Stop();
    1b54:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <TMR_TMR2Stop>
	}
}
    1b58:	ff 91       	pop	r31
    1b5a:	ef 91       	pop	r30
    1b5c:	bf 91       	pop	r27
    1b5e:	af 91       	pop	r26
    1b60:	9f 91       	pop	r25
    1b62:	8f 91       	pop	r24
    1b64:	7f 91       	pop	r23
    1b66:	6f 91       	pop	r22
    1b68:	5f 91       	pop	r21
    1b6a:	4f 91       	pop	r20
    1b6c:	3f 91       	pop	r19
    1b6e:	2f 91       	pop	r18
    1b70:	0f 90       	pop	r0
    1b72:	0f be       	out	0x3f, r0	; 63
    1b74:	0f 90       	pop	r0
    1b76:	1f 90       	pop	r1
    1b78:	18 95       	reti

00001b7a <__subsf3>:
    1b7a:	50 58       	subi	r21, 0x80	; 128

00001b7c <__addsf3>:
    1b7c:	bb 27       	eor	r27, r27
    1b7e:	aa 27       	eor	r26, r26
    1b80:	0e 94 d5 0d 	call	0x1baa	; 0x1baa <__addsf3x>
    1b84:	0c 94 8f 0f 	jmp	0x1f1e	; 0x1f1e <__fp_round>
    1b88:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <__fp_pscA>
    1b8c:	38 f0       	brcs	.+14     	; 0x1b9c <__addsf3+0x20>
    1b8e:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <__fp_pscB>
    1b92:	20 f0       	brcs	.+8      	; 0x1b9c <__addsf3+0x20>
    1b94:	39 f4       	brne	.+14     	; 0x1ba4 <__addsf3+0x28>
    1b96:	9f 3f       	cpi	r25, 0xFF	; 255
    1b98:	19 f4       	brne	.+6      	; 0x1ba0 <__addsf3+0x24>
    1b9a:	26 f4       	brtc	.+8      	; 0x1ba4 <__addsf3+0x28>
    1b9c:	0c 94 7e 0f 	jmp	0x1efc	; 0x1efc <__fp_nan>
    1ba0:	0e f4       	brtc	.+2      	; 0x1ba4 <__addsf3+0x28>
    1ba2:	e0 95       	com	r30
    1ba4:	e7 fb       	bst	r30, 7
    1ba6:	0c 94 4f 0f 	jmp	0x1e9e	; 0x1e9e <__fp_inf>

00001baa <__addsf3x>:
    1baa:	e9 2f       	mov	r30, r25
    1bac:	0e 94 a0 0f 	call	0x1f40	; 0x1f40 <__fp_split3>
    1bb0:	58 f3       	brcs	.-42     	; 0x1b88 <__addsf3+0xc>
    1bb2:	ba 17       	cp	r27, r26
    1bb4:	62 07       	cpc	r22, r18
    1bb6:	73 07       	cpc	r23, r19
    1bb8:	84 07       	cpc	r24, r20
    1bba:	95 07       	cpc	r25, r21
    1bbc:	20 f0       	brcs	.+8      	; 0x1bc6 <__addsf3x+0x1c>
    1bbe:	79 f4       	brne	.+30     	; 0x1bde <__addsf3x+0x34>
    1bc0:	a6 f5       	brtc	.+104    	; 0x1c2a <__addsf3x+0x80>
    1bc2:	0c 94 da 0f 	jmp	0x1fb4	; 0x1fb4 <__fp_zero>
    1bc6:	0e f4       	brtc	.+2      	; 0x1bca <__addsf3x+0x20>
    1bc8:	e0 95       	com	r30
    1bca:	0b 2e       	mov	r0, r27
    1bcc:	ba 2f       	mov	r27, r26
    1bce:	a0 2d       	mov	r26, r0
    1bd0:	0b 01       	movw	r0, r22
    1bd2:	b9 01       	movw	r22, r18
    1bd4:	90 01       	movw	r18, r0
    1bd6:	0c 01       	movw	r0, r24
    1bd8:	ca 01       	movw	r24, r20
    1bda:	a0 01       	movw	r20, r0
    1bdc:	11 24       	eor	r1, r1
    1bde:	ff 27       	eor	r31, r31
    1be0:	59 1b       	sub	r21, r25
    1be2:	99 f0       	breq	.+38     	; 0x1c0a <__addsf3x+0x60>
    1be4:	59 3f       	cpi	r21, 0xF9	; 249
    1be6:	50 f4       	brcc	.+20     	; 0x1bfc <__addsf3x+0x52>
    1be8:	50 3e       	cpi	r21, 0xE0	; 224
    1bea:	68 f1       	brcs	.+90     	; 0x1c46 <__addsf3x+0x9c>
    1bec:	1a 16       	cp	r1, r26
    1bee:	f0 40       	sbci	r31, 0x00	; 0
    1bf0:	a2 2f       	mov	r26, r18
    1bf2:	23 2f       	mov	r18, r19
    1bf4:	34 2f       	mov	r19, r20
    1bf6:	44 27       	eor	r20, r20
    1bf8:	58 5f       	subi	r21, 0xF8	; 248
    1bfa:	f3 cf       	rjmp	.-26     	; 0x1be2 <__addsf3x+0x38>
    1bfc:	46 95       	lsr	r20
    1bfe:	37 95       	ror	r19
    1c00:	27 95       	ror	r18
    1c02:	a7 95       	ror	r26
    1c04:	f0 40       	sbci	r31, 0x00	; 0
    1c06:	53 95       	inc	r21
    1c08:	c9 f7       	brne	.-14     	; 0x1bfc <__addsf3x+0x52>
    1c0a:	7e f4       	brtc	.+30     	; 0x1c2a <__addsf3x+0x80>
    1c0c:	1f 16       	cp	r1, r31
    1c0e:	ba 0b       	sbc	r27, r26
    1c10:	62 0b       	sbc	r22, r18
    1c12:	73 0b       	sbc	r23, r19
    1c14:	84 0b       	sbc	r24, r20
    1c16:	ba f0       	brmi	.+46     	; 0x1c46 <__addsf3x+0x9c>
    1c18:	91 50       	subi	r25, 0x01	; 1
    1c1a:	a1 f0       	breq	.+40     	; 0x1c44 <__addsf3x+0x9a>
    1c1c:	ff 0f       	add	r31, r31
    1c1e:	bb 1f       	adc	r27, r27
    1c20:	66 1f       	adc	r22, r22
    1c22:	77 1f       	adc	r23, r23
    1c24:	88 1f       	adc	r24, r24
    1c26:	c2 f7       	brpl	.-16     	; 0x1c18 <__addsf3x+0x6e>
    1c28:	0e c0       	rjmp	.+28     	; 0x1c46 <__addsf3x+0x9c>
    1c2a:	ba 0f       	add	r27, r26
    1c2c:	62 1f       	adc	r22, r18
    1c2e:	73 1f       	adc	r23, r19
    1c30:	84 1f       	adc	r24, r20
    1c32:	48 f4       	brcc	.+18     	; 0x1c46 <__addsf3x+0x9c>
    1c34:	87 95       	ror	r24
    1c36:	77 95       	ror	r23
    1c38:	67 95       	ror	r22
    1c3a:	b7 95       	ror	r27
    1c3c:	f7 95       	ror	r31
    1c3e:	9e 3f       	cpi	r25, 0xFE	; 254
    1c40:	08 f0       	brcs	.+2      	; 0x1c44 <__addsf3x+0x9a>
    1c42:	b0 cf       	rjmp	.-160    	; 0x1ba4 <__addsf3+0x28>
    1c44:	93 95       	inc	r25
    1c46:	88 0f       	add	r24, r24
    1c48:	08 f0       	brcs	.+2      	; 0x1c4c <__addsf3x+0xa2>
    1c4a:	99 27       	eor	r25, r25
    1c4c:	ee 0f       	add	r30, r30
    1c4e:	97 95       	ror	r25
    1c50:	87 95       	ror	r24
    1c52:	08 95       	ret

00001c54 <ceil>:
    1c54:	0e 94 c2 0f 	call	0x1f84	; 0x1f84 <__fp_trunc>
    1c58:	90 f0       	brcs	.+36     	; 0x1c7e <ceil+0x2a>
    1c5a:	9f 37       	cpi	r25, 0x7F	; 127
    1c5c:	48 f4       	brcc	.+18     	; 0x1c70 <ceil+0x1c>
    1c5e:	91 11       	cpse	r25, r1
    1c60:	16 f4       	brtc	.+4      	; 0x1c66 <ceil+0x12>
    1c62:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__fp_szero>
    1c66:	60 e0       	ldi	r22, 0x00	; 0
    1c68:	70 e0       	ldi	r23, 0x00	; 0
    1c6a:	80 e8       	ldi	r24, 0x80	; 128
    1c6c:	9f e3       	ldi	r25, 0x3F	; 63
    1c6e:	08 95       	ret
    1c70:	26 f0       	brts	.+8      	; 0x1c7a <ceil+0x26>
    1c72:	1b 16       	cp	r1, r27
    1c74:	61 1d       	adc	r22, r1
    1c76:	71 1d       	adc	r23, r1
    1c78:	81 1d       	adc	r24, r1
    1c7a:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <__fp_mintl>
    1c7e:	0c 94 70 0f 	jmp	0x1ee0	; 0x1ee0 <__fp_mpack>

00001c82 <__cmpsf2>:
    1c82:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <__fp_cmp>
    1c86:	08 f4       	brcc	.+2      	; 0x1c8a <__cmpsf2+0x8>
    1c88:	81 e0       	ldi	r24, 0x01	; 1
    1c8a:	08 95       	ret

00001c8c <__divsf3>:
    1c8c:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <__divsf3x>
    1c90:	0c 94 8f 0f 	jmp	0x1f1e	; 0x1f1e <__fp_round>
    1c94:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <__fp_pscB>
    1c98:	58 f0       	brcs	.+22     	; 0x1cb0 <__divsf3+0x24>
    1c9a:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <__fp_pscA>
    1c9e:	40 f0       	brcs	.+16     	; 0x1cb0 <__divsf3+0x24>
    1ca0:	29 f4       	brne	.+10     	; 0x1cac <__divsf3+0x20>
    1ca2:	5f 3f       	cpi	r21, 0xFF	; 255
    1ca4:	29 f0       	breq	.+10     	; 0x1cb0 <__divsf3+0x24>
    1ca6:	0c 94 4f 0f 	jmp	0x1e9e	; 0x1e9e <__fp_inf>
    1caa:	51 11       	cpse	r21, r1
    1cac:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__fp_szero>
    1cb0:	0c 94 7e 0f 	jmp	0x1efc	; 0x1efc <__fp_nan>

00001cb4 <__divsf3x>:
    1cb4:	0e 94 a0 0f 	call	0x1f40	; 0x1f40 <__fp_split3>
    1cb8:	68 f3       	brcs	.-38     	; 0x1c94 <__divsf3+0x8>

00001cba <__divsf3_pse>:
    1cba:	99 23       	and	r25, r25
    1cbc:	b1 f3       	breq	.-20     	; 0x1caa <__divsf3+0x1e>
    1cbe:	55 23       	and	r21, r21
    1cc0:	91 f3       	breq	.-28     	; 0x1ca6 <__divsf3+0x1a>
    1cc2:	95 1b       	sub	r25, r21
    1cc4:	55 0b       	sbc	r21, r21
    1cc6:	bb 27       	eor	r27, r27
    1cc8:	aa 27       	eor	r26, r26
    1cca:	62 17       	cp	r22, r18
    1ccc:	73 07       	cpc	r23, r19
    1cce:	84 07       	cpc	r24, r20
    1cd0:	38 f0       	brcs	.+14     	; 0x1ce0 <__divsf3_pse+0x26>
    1cd2:	9f 5f       	subi	r25, 0xFF	; 255
    1cd4:	5f 4f       	sbci	r21, 0xFF	; 255
    1cd6:	22 0f       	add	r18, r18
    1cd8:	33 1f       	adc	r19, r19
    1cda:	44 1f       	adc	r20, r20
    1cdc:	aa 1f       	adc	r26, r26
    1cde:	a9 f3       	breq	.-22     	; 0x1cca <__divsf3_pse+0x10>
    1ce0:	35 d0       	rcall	.+106    	; 0x1d4c <__divsf3_pse+0x92>
    1ce2:	0e 2e       	mov	r0, r30
    1ce4:	3a f0       	brmi	.+14     	; 0x1cf4 <__divsf3_pse+0x3a>
    1ce6:	e0 e8       	ldi	r30, 0x80	; 128
    1ce8:	32 d0       	rcall	.+100    	; 0x1d4e <__divsf3_pse+0x94>
    1cea:	91 50       	subi	r25, 0x01	; 1
    1cec:	50 40       	sbci	r21, 0x00	; 0
    1cee:	e6 95       	lsr	r30
    1cf0:	00 1c       	adc	r0, r0
    1cf2:	ca f7       	brpl	.-14     	; 0x1ce6 <__divsf3_pse+0x2c>
    1cf4:	2b d0       	rcall	.+86     	; 0x1d4c <__divsf3_pse+0x92>
    1cf6:	fe 2f       	mov	r31, r30
    1cf8:	29 d0       	rcall	.+82     	; 0x1d4c <__divsf3_pse+0x92>
    1cfa:	66 0f       	add	r22, r22
    1cfc:	77 1f       	adc	r23, r23
    1cfe:	88 1f       	adc	r24, r24
    1d00:	bb 1f       	adc	r27, r27
    1d02:	26 17       	cp	r18, r22
    1d04:	37 07       	cpc	r19, r23
    1d06:	48 07       	cpc	r20, r24
    1d08:	ab 07       	cpc	r26, r27
    1d0a:	b0 e8       	ldi	r27, 0x80	; 128
    1d0c:	09 f0       	breq	.+2      	; 0x1d10 <__divsf3_pse+0x56>
    1d0e:	bb 0b       	sbc	r27, r27
    1d10:	80 2d       	mov	r24, r0
    1d12:	bf 01       	movw	r22, r30
    1d14:	ff 27       	eor	r31, r31
    1d16:	93 58       	subi	r25, 0x83	; 131
    1d18:	5f 4f       	sbci	r21, 0xFF	; 255
    1d1a:	3a f0       	brmi	.+14     	; 0x1d2a <__divsf3_pse+0x70>
    1d1c:	9e 3f       	cpi	r25, 0xFE	; 254
    1d1e:	51 05       	cpc	r21, r1
    1d20:	78 f0       	brcs	.+30     	; 0x1d40 <__divsf3_pse+0x86>
    1d22:	0c 94 4f 0f 	jmp	0x1e9e	; 0x1e9e <__fp_inf>
    1d26:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__fp_szero>
    1d2a:	5f 3f       	cpi	r21, 0xFF	; 255
    1d2c:	e4 f3       	brlt	.-8      	; 0x1d26 <__divsf3_pse+0x6c>
    1d2e:	98 3e       	cpi	r25, 0xE8	; 232
    1d30:	d4 f3       	brlt	.-12     	; 0x1d26 <__divsf3_pse+0x6c>
    1d32:	86 95       	lsr	r24
    1d34:	77 95       	ror	r23
    1d36:	67 95       	ror	r22
    1d38:	b7 95       	ror	r27
    1d3a:	f7 95       	ror	r31
    1d3c:	9f 5f       	subi	r25, 0xFF	; 255
    1d3e:	c9 f7       	brne	.-14     	; 0x1d32 <__divsf3_pse+0x78>
    1d40:	88 0f       	add	r24, r24
    1d42:	91 1d       	adc	r25, r1
    1d44:	96 95       	lsr	r25
    1d46:	87 95       	ror	r24
    1d48:	97 f9       	bld	r25, 7
    1d4a:	08 95       	ret
    1d4c:	e1 e0       	ldi	r30, 0x01	; 1
    1d4e:	66 0f       	add	r22, r22
    1d50:	77 1f       	adc	r23, r23
    1d52:	88 1f       	adc	r24, r24
    1d54:	bb 1f       	adc	r27, r27
    1d56:	62 17       	cp	r22, r18
    1d58:	73 07       	cpc	r23, r19
    1d5a:	84 07       	cpc	r24, r20
    1d5c:	ba 07       	cpc	r27, r26
    1d5e:	20 f0       	brcs	.+8      	; 0x1d68 <__divsf3_pse+0xae>
    1d60:	62 1b       	sub	r22, r18
    1d62:	73 0b       	sbc	r23, r19
    1d64:	84 0b       	sbc	r24, r20
    1d66:	ba 0b       	sbc	r27, r26
    1d68:	ee 1f       	adc	r30, r30
    1d6a:	88 f7       	brcc	.-30     	; 0x1d4e <__divsf3_pse+0x94>
    1d6c:	e0 95       	com	r30
    1d6e:	08 95       	ret

00001d70 <__fixsfsi>:
    1d70:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__fixunssfsi>
    1d74:	68 94       	set
    1d76:	b1 11       	cpse	r27, r1
    1d78:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__fp_szero>
    1d7c:	08 95       	ret

00001d7e <__fixunssfsi>:
    1d7e:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <__fp_splitA>
    1d82:	88 f0       	brcs	.+34     	; 0x1da6 <__fixunssfsi+0x28>
    1d84:	9f 57       	subi	r25, 0x7F	; 127
    1d86:	98 f0       	brcs	.+38     	; 0x1dae <__fixunssfsi+0x30>
    1d88:	b9 2f       	mov	r27, r25
    1d8a:	99 27       	eor	r25, r25
    1d8c:	b7 51       	subi	r27, 0x17	; 23
    1d8e:	b0 f0       	brcs	.+44     	; 0x1dbc <__fixunssfsi+0x3e>
    1d90:	e1 f0       	breq	.+56     	; 0x1dca <__fixunssfsi+0x4c>
    1d92:	66 0f       	add	r22, r22
    1d94:	77 1f       	adc	r23, r23
    1d96:	88 1f       	adc	r24, r24
    1d98:	99 1f       	adc	r25, r25
    1d9a:	1a f0       	brmi	.+6      	; 0x1da2 <__fixunssfsi+0x24>
    1d9c:	ba 95       	dec	r27
    1d9e:	c9 f7       	brne	.-14     	; 0x1d92 <__fixunssfsi+0x14>
    1da0:	14 c0       	rjmp	.+40     	; 0x1dca <__fixunssfsi+0x4c>
    1da2:	b1 30       	cpi	r27, 0x01	; 1
    1da4:	91 f0       	breq	.+36     	; 0x1dca <__fixunssfsi+0x4c>
    1da6:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__fp_zero>
    1daa:	b1 e0       	ldi	r27, 0x01	; 1
    1dac:	08 95       	ret
    1dae:	0c 94 da 0f 	jmp	0x1fb4	; 0x1fb4 <__fp_zero>
    1db2:	67 2f       	mov	r22, r23
    1db4:	78 2f       	mov	r23, r24
    1db6:	88 27       	eor	r24, r24
    1db8:	b8 5f       	subi	r27, 0xF8	; 248
    1dba:	39 f0       	breq	.+14     	; 0x1dca <__fixunssfsi+0x4c>
    1dbc:	b9 3f       	cpi	r27, 0xF9	; 249
    1dbe:	cc f3       	brlt	.-14     	; 0x1db2 <__fixunssfsi+0x34>
    1dc0:	86 95       	lsr	r24
    1dc2:	77 95       	ror	r23
    1dc4:	67 95       	ror	r22
    1dc6:	b3 95       	inc	r27
    1dc8:	d9 f7       	brne	.-10     	; 0x1dc0 <__fixunssfsi+0x42>
    1dca:	3e f4       	brtc	.+14     	; 0x1dda <__fixunssfsi+0x5c>
    1dcc:	90 95       	com	r25
    1dce:	80 95       	com	r24
    1dd0:	70 95       	com	r23
    1dd2:	61 95       	neg	r22
    1dd4:	7f 4f       	sbci	r23, 0xFF	; 255
    1dd6:	8f 4f       	sbci	r24, 0xFF	; 255
    1dd8:	9f 4f       	sbci	r25, 0xFF	; 255
    1dda:	08 95       	ret

00001ddc <__floatunsisf>:
    1ddc:	e8 94       	clt
    1dde:	09 c0       	rjmp	.+18     	; 0x1df2 <__floatsisf+0x12>

00001de0 <__floatsisf>:
    1de0:	97 fb       	bst	r25, 7
    1de2:	3e f4       	brtc	.+14     	; 0x1df2 <__floatsisf+0x12>
    1de4:	90 95       	com	r25
    1de6:	80 95       	com	r24
    1de8:	70 95       	com	r23
    1dea:	61 95       	neg	r22
    1dec:	7f 4f       	sbci	r23, 0xFF	; 255
    1dee:	8f 4f       	sbci	r24, 0xFF	; 255
    1df0:	9f 4f       	sbci	r25, 0xFF	; 255
    1df2:	99 23       	and	r25, r25
    1df4:	a9 f0       	breq	.+42     	; 0x1e20 <__floatsisf+0x40>
    1df6:	f9 2f       	mov	r31, r25
    1df8:	96 e9       	ldi	r25, 0x96	; 150
    1dfa:	bb 27       	eor	r27, r27
    1dfc:	93 95       	inc	r25
    1dfe:	f6 95       	lsr	r31
    1e00:	87 95       	ror	r24
    1e02:	77 95       	ror	r23
    1e04:	67 95       	ror	r22
    1e06:	b7 95       	ror	r27
    1e08:	f1 11       	cpse	r31, r1
    1e0a:	f8 cf       	rjmp	.-16     	; 0x1dfc <__floatsisf+0x1c>
    1e0c:	fa f4       	brpl	.+62     	; 0x1e4c <__floatsisf+0x6c>
    1e0e:	bb 0f       	add	r27, r27
    1e10:	11 f4       	brne	.+4      	; 0x1e16 <__floatsisf+0x36>
    1e12:	60 ff       	sbrs	r22, 0
    1e14:	1b c0       	rjmp	.+54     	; 0x1e4c <__floatsisf+0x6c>
    1e16:	6f 5f       	subi	r22, 0xFF	; 255
    1e18:	7f 4f       	sbci	r23, 0xFF	; 255
    1e1a:	8f 4f       	sbci	r24, 0xFF	; 255
    1e1c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e1e:	16 c0       	rjmp	.+44     	; 0x1e4c <__floatsisf+0x6c>
    1e20:	88 23       	and	r24, r24
    1e22:	11 f0       	breq	.+4      	; 0x1e28 <__floatsisf+0x48>
    1e24:	96 e9       	ldi	r25, 0x96	; 150
    1e26:	11 c0       	rjmp	.+34     	; 0x1e4a <__floatsisf+0x6a>
    1e28:	77 23       	and	r23, r23
    1e2a:	21 f0       	breq	.+8      	; 0x1e34 <__floatsisf+0x54>
    1e2c:	9e e8       	ldi	r25, 0x8E	; 142
    1e2e:	87 2f       	mov	r24, r23
    1e30:	76 2f       	mov	r23, r22
    1e32:	05 c0       	rjmp	.+10     	; 0x1e3e <__floatsisf+0x5e>
    1e34:	66 23       	and	r22, r22
    1e36:	71 f0       	breq	.+28     	; 0x1e54 <__floatsisf+0x74>
    1e38:	96 e8       	ldi	r25, 0x86	; 134
    1e3a:	86 2f       	mov	r24, r22
    1e3c:	70 e0       	ldi	r23, 0x00	; 0
    1e3e:	60 e0       	ldi	r22, 0x00	; 0
    1e40:	2a f0       	brmi	.+10     	; 0x1e4c <__floatsisf+0x6c>
    1e42:	9a 95       	dec	r25
    1e44:	66 0f       	add	r22, r22
    1e46:	77 1f       	adc	r23, r23
    1e48:	88 1f       	adc	r24, r24
    1e4a:	da f7       	brpl	.-10     	; 0x1e42 <__floatsisf+0x62>
    1e4c:	88 0f       	add	r24, r24
    1e4e:	96 95       	lsr	r25
    1e50:	87 95       	ror	r24
    1e52:	97 f9       	bld	r25, 7
    1e54:	08 95       	ret

00001e56 <__fp_cmp>:
    1e56:	99 0f       	add	r25, r25
    1e58:	00 08       	sbc	r0, r0
    1e5a:	55 0f       	add	r21, r21
    1e5c:	aa 0b       	sbc	r26, r26
    1e5e:	e0 e8       	ldi	r30, 0x80	; 128
    1e60:	fe ef       	ldi	r31, 0xFE	; 254
    1e62:	16 16       	cp	r1, r22
    1e64:	17 06       	cpc	r1, r23
    1e66:	e8 07       	cpc	r30, r24
    1e68:	f9 07       	cpc	r31, r25
    1e6a:	c0 f0       	brcs	.+48     	; 0x1e9c <__fp_cmp+0x46>
    1e6c:	12 16       	cp	r1, r18
    1e6e:	13 06       	cpc	r1, r19
    1e70:	e4 07       	cpc	r30, r20
    1e72:	f5 07       	cpc	r31, r21
    1e74:	98 f0       	brcs	.+38     	; 0x1e9c <__fp_cmp+0x46>
    1e76:	62 1b       	sub	r22, r18
    1e78:	73 0b       	sbc	r23, r19
    1e7a:	84 0b       	sbc	r24, r20
    1e7c:	95 0b       	sbc	r25, r21
    1e7e:	39 f4       	brne	.+14     	; 0x1e8e <__fp_cmp+0x38>
    1e80:	0a 26       	eor	r0, r26
    1e82:	61 f0       	breq	.+24     	; 0x1e9c <__fp_cmp+0x46>
    1e84:	23 2b       	or	r18, r19
    1e86:	24 2b       	or	r18, r20
    1e88:	25 2b       	or	r18, r21
    1e8a:	21 f4       	brne	.+8      	; 0x1e94 <__fp_cmp+0x3e>
    1e8c:	08 95       	ret
    1e8e:	0a 26       	eor	r0, r26
    1e90:	09 f4       	brne	.+2      	; 0x1e94 <__fp_cmp+0x3e>
    1e92:	a1 40       	sbci	r26, 0x01	; 1
    1e94:	a6 95       	lsr	r26
    1e96:	8f ef       	ldi	r24, 0xFF	; 255
    1e98:	81 1d       	adc	r24, r1
    1e9a:	81 1d       	adc	r24, r1
    1e9c:	08 95       	ret

00001e9e <__fp_inf>:
    1e9e:	97 f9       	bld	r25, 7
    1ea0:	9f 67       	ori	r25, 0x7F	; 127
    1ea2:	80 e8       	ldi	r24, 0x80	; 128
    1ea4:	70 e0       	ldi	r23, 0x00	; 0
    1ea6:	60 e0       	ldi	r22, 0x00	; 0
    1ea8:	08 95       	ret

00001eaa <__fp_mintl>:
    1eaa:	88 23       	and	r24, r24
    1eac:	71 f4       	brne	.+28     	; 0x1eca <__fp_mintl+0x20>
    1eae:	77 23       	and	r23, r23
    1eb0:	21 f0       	breq	.+8      	; 0x1eba <__fp_mintl+0x10>
    1eb2:	98 50       	subi	r25, 0x08	; 8
    1eb4:	87 2b       	or	r24, r23
    1eb6:	76 2f       	mov	r23, r22
    1eb8:	07 c0       	rjmp	.+14     	; 0x1ec8 <__fp_mintl+0x1e>
    1eba:	66 23       	and	r22, r22
    1ebc:	11 f4       	brne	.+4      	; 0x1ec2 <__fp_mintl+0x18>
    1ebe:	99 27       	eor	r25, r25
    1ec0:	0d c0       	rjmp	.+26     	; 0x1edc <__fp_mintl+0x32>
    1ec2:	90 51       	subi	r25, 0x10	; 16
    1ec4:	86 2b       	or	r24, r22
    1ec6:	70 e0       	ldi	r23, 0x00	; 0
    1ec8:	60 e0       	ldi	r22, 0x00	; 0
    1eca:	2a f0       	brmi	.+10     	; 0x1ed6 <__fp_mintl+0x2c>
    1ecc:	9a 95       	dec	r25
    1ece:	66 0f       	add	r22, r22
    1ed0:	77 1f       	adc	r23, r23
    1ed2:	88 1f       	adc	r24, r24
    1ed4:	da f7       	brpl	.-10     	; 0x1ecc <__fp_mintl+0x22>
    1ed6:	88 0f       	add	r24, r24
    1ed8:	96 95       	lsr	r25
    1eda:	87 95       	ror	r24
    1edc:	97 f9       	bld	r25, 7
    1ede:	08 95       	ret

00001ee0 <__fp_mpack>:
    1ee0:	9f 3f       	cpi	r25, 0xFF	; 255
    1ee2:	31 f0       	breq	.+12     	; 0x1ef0 <__fp_mpack_finite+0xc>

00001ee4 <__fp_mpack_finite>:
    1ee4:	91 50       	subi	r25, 0x01	; 1
    1ee6:	20 f4       	brcc	.+8      	; 0x1ef0 <__fp_mpack_finite+0xc>
    1ee8:	87 95       	ror	r24
    1eea:	77 95       	ror	r23
    1eec:	67 95       	ror	r22
    1eee:	b7 95       	ror	r27
    1ef0:	88 0f       	add	r24, r24
    1ef2:	91 1d       	adc	r25, r1
    1ef4:	96 95       	lsr	r25
    1ef6:	87 95       	ror	r24
    1ef8:	97 f9       	bld	r25, 7
    1efa:	08 95       	ret

00001efc <__fp_nan>:
    1efc:	9f ef       	ldi	r25, 0xFF	; 255
    1efe:	80 ec       	ldi	r24, 0xC0	; 192
    1f00:	08 95       	ret

00001f02 <__fp_pscA>:
    1f02:	00 24       	eor	r0, r0
    1f04:	0a 94       	dec	r0
    1f06:	16 16       	cp	r1, r22
    1f08:	17 06       	cpc	r1, r23
    1f0a:	18 06       	cpc	r1, r24
    1f0c:	09 06       	cpc	r0, r25
    1f0e:	08 95       	ret

00001f10 <__fp_pscB>:
    1f10:	00 24       	eor	r0, r0
    1f12:	0a 94       	dec	r0
    1f14:	12 16       	cp	r1, r18
    1f16:	13 06       	cpc	r1, r19
    1f18:	14 06       	cpc	r1, r20
    1f1a:	05 06       	cpc	r0, r21
    1f1c:	08 95       	ret

00001f1e <__fp_round>:
    1f1e:	09 2e       	mov	r0, r25
    1f20:	03 94       	inc	r0
    1f22:	00 0c       	add	r0, r0
    1f24:	11 f4       	brne	.+4      	; 0x1f2a <__fp_round+0xc>
    1f26:	88 23       	and	r24, r24
    1f28:	52 f0       	brmi	.+20     	; 0x1f3e <__fp_round+0x20>
    1f2a:	bb 0f       	add	r27, r27
    1f2c:	40 f4       	brcc	.+16     	; 0x1f3e <__fp_round+0x20>
    1f2e:	bf 2b       	or	r27, r31
    1f30:	11 f4       	brne	.+4      	; 0x1f36 <__fp_round+0x18>
    1f32:	60 ff       	sbrs	r22, 0
    1f34:	04 c0       	rjmp	.+8      	; 0x1f3e <__fp_round+0x20>
    1f36:	6f 5f       	subi	r22, 0xFF	; 255
    1f38:	7f 4f       	sbci	r23, 0xFF	; 255
    1f3a:	8f 4f       	sbci	r24, 0xFF	; 255
    1f3c:	9f 4f       	sbci	r25, 0xFF	; 255
    1f3e:	08 95       	ret

00001f40 <__fp_split3>:
    1f40:	57 fd       	sbrc	r21, 7
    1f42:	90 58       	subi	r25, 0x80	; 128
    1f44:	44 0f       	add	r20, r20
    1f46:	55 1f       	adc	r21, r21
    1f48:	59 f0       	breq	.+22     	; 0x1f60 <__fp_splitA+0x10>
    1f4a:	5f 3f       	cpi	r21, 0xFF	; 255
    1f4c:	71 f0       	breq	.+28     	; 0x1f6a <__fp_splitA+0x1a>
    1f4e:	47 95       	ror	r20

00001f50 <__fp_splitA>:
    1f50:	88 0f       	add	r24, r24
    1f52:	97 fb       	bst	r25, 7
    1f54:	99 1f       	adc	r25, r25
    1f56:	61 f0       	breq	.+24     	; 0x1f70 <__fp_splitA+0x20>
    1f58:	9f 3f       	cpi	r25, 0xFF	; 255
    1f5a:	79 f0       	breq	.+30     	; 0x1f7a <__fp_splitA+0x2a>
    1f5c:	87 95       	ror	r24
    1f5e:	08 95       	ret
    1f60:	12 16       	cp	r1, r18
    1f62:	13 06       	cpc	r1, r19
    1f64:	14 06       	cpc	r1, r20
    1f66:	55 1f       	adc	r21, r21
    1f68:	f2 cf       	rjmp	.-28     	; 0x1f4e <__fp_split3+0xe>
    1f6a:	46 95       	lsr	r20
    1f6c:	f1 df       	rcall	.-30     	; 0x1f50 <__fp_splitA>
    1f6e:	08 c0       	rjmp	.+16     	; 0x1f80 <__fp_splitA+0x30>
    1f70:	16 16       	cp	r1, r22
    1f72:	17 06       	cpc	r1, r23
    1f74:	18 06       	cpc	r1, r24
    1f76:	99 1f       	adc	r25, r25
    1f78:	f1 cf       	rjmp	.-30     	; 0x1f5c <__fp_splitA+0xc>
    1f7a:	86 95       	lsr	r24
    1f7c:	71 05       	cpc	r23, r1
    1f7e:	61 05       	cpc	r22, r1
    1f80:	08 94       	sec
    1f82:	08 95       	ret

00001f84 <__fp_trunc>:
    1f84:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <__fp_splitA>
    1f88:	a0 f0       	brcs	.+40     	; 0x1fb2 <__fp_trunc+0x2e>
    1f8a:	be e7       	ldi	r27, 0x7E	; 126
    1f8c:	b9 17       	cp	r27, r25
    1f8e:	88 f4       	brcc	.+34     	; 0x1fb2 <__fp_trunc+0x2e>
    1f90:	bb 27       	eor	r27, r27
    1f92:	9f 38       	cpi	r25, 0x8F	; 143
    1f94:	60 f4       	brcc	.+24     	; 0x1fae <__fp_trunc+0x2a>
    1f96:	16 16       	cp	r1, r22
    1f98:	b1 1d       	adc	r27, r1
    1f9a:	67 2f       	mov	r22, r23
    1f9c:	78 2f       	mov	r23, r24
    1f9e:	88 27       	eor	r24, r24
    1fa0:	98 5f       	subi	r25, 0xF8	; 248
    1fa2:	f7 cf       	rjmp	.-18     	; 0x1f92 <__fp_trunc+0xe>
    1fa4:	86 95       	lsr	r24
    1fa6:	77 95       	ror	r23
    1fa8:	67 95       	ror	r22
    1faa:	b1 1d       	adc	r27, r1
    1fac:	93 95       	inc	r25
    1fae:	96 39       	cpi	r25, 0x96	; 150
    1fb0:	c8 f3       	brcs	.-14     	; 0x1fa4 <__fp_trunc+0x20>
    1fb2:	08 95       	ret

00001fb4 <__fp_zero>:
    1fb4:	e8 94       	clt

00001fb6 <__fp_szero>:
    1fb6:	bb 27       	eor	r27, r27
    1fb8:	66 27       	eor	r22, r22
    1fba:	77 27       	eor	r23, r23
    1fbc:	cb 01       	movw	r24, r22
    1fbe:	97 f9       	bld	r25, 7
    1fc0:	08 95       	ret

00001fc2 <__gesf2>:
    1fc2:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <__fp_cmp>
    1fc6:	08 f4       	brcc	.+2      	; 0x1fca <__gesf2+0x8>
    1fc8:	8f ef       	ldi	r24, 0xFF	; 255
    1fca:	08 95       	ret

00001fcc <__mulsf3>:
    1fcc:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <__mulsf3x>
    1fd0:	0c 94 8f 0f 	jmp	0x1f1e	; 0x1f1e <__fp_round>
    1fd4:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <__fp_pscA>
    1fd8:	38 f0       	brcs	.+14     	; 0x1fe8 <__mulsf3+0x1c>
    1fda:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <__fp_pscB>
    1fde:	20 f0       	brcs	.+8      	; 0x1fe8 <__mulsf3+0x1c>
    1fe0:	95 23       	and	r25, r21
    1fe2:	11 f0       	breq	.+4      	; 0x1fe8 <__mulsf3+0x1c>
    1fe4:	0c 94 4f 0f 	jmp	0x1e9e	; 0x1e9e <__fp_inf>
    1fe8:	0c 94 7e 0f 	jmp	0x1efc	; 0x1efc <__fp_nan>
    1fec:	11 24       	eor	r1, r1
    1fee:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__fp_szero>

00001ff2 <__mulsf3x>:
    1ff2:	0e 94 a0 0f 	call	0x1f40	; 0x1f40 <__fp_split3>
    1ff6:	70 f3       	brcs	.-36     	; 0x1fd4 <__mulsf3+0x8>

00001ff8 <__mulsf3_pse>:
    1ff8:	95 9f       	mul	r25, r21
    1ffa:	c1 f3       	breq	.-16     	; 0x1fec <__mulsf3+0x20>
    1ffc:	95 0f       	add	r25, r21
    1ffe:	50 e0       	ldi	r21, 0x00	; 0
    2000:	55 1f       	adc	r21, r21
    2002:	62 9f       	mul	r22, r18
    2004:	f0 01       	movw	r30, r0
    2006:	72 9f       	mul	r23, r18
    2008:	bb 27       	eor	r27, r27
    200a:	f0 0d       	add	r31, r0
    200c:	b1 1d       	adc	r27, r1
    200e:	63 9f       	mul	r22, r19
    2010:	aa 27       	eor	r26, r26
    2012:	f0 0d       	add	r31, r0
    2014:	b1 1d       	adc	r27, r1
    2016:	aa 1f       	adc	r26, r26
    2018:	64 9f       	mul	r22, r20
    201a:	66 27       	eor	r22, r22
    201c:	b0 0d       	add	r27, r0
    201e:	a1 1d       	adc	r26, r1
    2020:	66 1f       	adc	r22, r22
    2022:	82 9f       	mul	r24, r18
    2024:	22 27       	eor	r18, r18
    2026:	b0 0d       	add	r27, r0
    2028:	a1 1d       	adc	r26, r1
    202a:	62 1f       	adc	r22, r18
    202c:	73 9f       	mul	r23, r19
    202e:	b0 0d       	add	r27, r0
    2030:	a1 1d       	adc	r26, r1
    2032:	62 1f       	adc	r22, r18
    2034:	83 9f       	mul	r24, r19
    2036:	a0 0d       	add	r26, r0
    2038:	61 1d       	adc	r22, r1
    203a:	22 1f       	adc	r18, r18
    203c:	74 9f       	mul	r23, r20
    203e:	33 27       	eor	r19, r19
    2040:	a0 0d       	add	r26, r0
    2042:	61 1d       	adc	r22, r1
    2044:	23 1f       	adc	r18, r19
    2046:	84 9f       	mul	r24, r20
    2048:	60 0d       	add	r22, r0
    204a:	21 1d       	adc	r18, r1
    204c:	82 2f       	mov	r24, r18
    204e:	76 2f       	mov	r23, r22
    2050:	6a 2f       	mov	r22, r26
    2052:	11 24       	eor	r1, r1
    2054:	9f 57       	subi	r25, 0x7F	; 127
    2056:	50 40       	sbci	r21, 0x00	; 0
    2058:	9a f0       	brmi	.+38     	; 0x2080 <__mulsf3_pse+0x88>
    205a:	f1 f0       	breq	.+60     	; 0x2098 <__mulsf3_pse+0xa0>
    205c:	88 23       	and	r24, r24
    205e:	4a f0       	brmi	.+18     	; 0x2072 <__mulsf3_pse+0x7a>
    2060:	ee 0f       	add	r30, r30
    2062:	ff 1f       	adc	r31, r31
    2064:	bb 1f       	adc	r27, r27
    2066:	66 1f       	adc	r22, r22
    2068:	77 1f       	adc	r23, r23
    206a:	88 1f       	adc	r24, r24
    206c:	91 50       	subi	r25, 0x01	; 1
    206e:	50 40       	sbci	r21, 0x00	; 0
    2070:	a9 f7       	brne	.-22     	; 0x205c <__mulsf3_pse+0x64>
    2072:	9e 3f       	cpi	r25, 0xFE	; 254
    2074:	51 05       	cpc	r21, r1
    2076:	80 f0       	brcs	.+32     	; 0x2098 <__mulsf3_pse+0xa0>
    2078:	0c 94 4f 0f 	jmp	0x1e9e	; 0x1e9e <__fp_inf>
    207c:	0c 94 db 0f 	jmp	0x1fb6	; 0x1fb6 <__fp_szero>
    2080:	5f 3f       	cpi	r21, 0xFF	; 255
    2082:	e4 f3       	brlt	.-8      	; 0x207c <__mulsf3_pse+0x84>
    2084:	98 3e       	cpi	r25, 0xE8	; 232
    2086:	d4 f3       	brlt	.-12     	; 0x207c <__mulsf3_pse+0x84>
    2088:	86 95       	lsr	r24
    208a:	77 95       	ror	r23
    208c:	67 95       	ror	r22
    208e:	b7 95       	ror	r27
    2090:	f7 95       	ror	r31
    2092:	e7 95       	ror	r30
    2094:	9f 5f       	subi	r25, 0xFF	; 255
    2096:	c1 f7       	brne	.-16     	; 0x2088 <__mulsf3_pse+0x90>
    2098:	fe 2b       	or	r31, r30
    209a:	88 0f       	add	r24, r24
    209c:	91 1d       	adc	r25, r1
    209e:	96 95       	lsr	r25
    20a0:	87 95       	ror	r24
    20a2:	97 f9       	bld	r25, 7
    20a4:	08 95       	ret

000020a6 <__divmodhi4>:
    20a6:	97 fb       	bst	r25, 7
    20a8:	07 2e       	mov	r0, r23
    20aa:	16 f4       	brtc	.+4      	; 0x20b0 <__divmodhi4+0xa>
    20ac:	00 94       	com	r0
    20ae:	07 d0       	rcall	.+14     	; 0x20be <__divmodhi4_neg1>
    20b0:	77 fd       	sbrc	r23, 7
    20b2:	09 d0       	rcall	.+18     	; 0x20c6 <__divmodhi4_neg2>
    20b4:	0e 94 6d 10 	call	0x20da	; 0x20da <__udivmodhi4>
    20b8:	07 fc       	sbrc	r0, 7
    20ba:	05 d0       	rcall	.+10     	; 0x20c6 <__divmodhi4_neg2>
    20bc:	3e f4       	brtc	.+14     	; 0x20cc <__divmodhi4_exit>

000020be <__divmodhi4_neg1>:
    20be:	90 95       	com	r25
    20c0:	81 95       	neg	r24
    20c2:	9f 4f       	sbci	r25, 0xFF	; 255
    20c4:	08 95       	ret

000020c6 <__divmodhi4_neg2>:
    20c6:	70 95       	com	r23
    20c8:	61 95       	neg	r22
    20ca:	7f 4f       	sbci	r23, 0xFF	; 255

000020cc <__divmodhi4_exit>:
    20cc:	08 95       	ret

000020ce <__tablejump2__>:
    20ce:	ee 0f       	add	r30, r30
    20d0:	ff 1f       	adc	r31, r31
    20d2:	05 90       	lpm	r0, Z+
    20d4:	f4 91       	lpm	r31, Z
    20d6:	e0 2d       	mov	r30, r0
    20d8:	09 94       	ijmp

000020da <__udivmodhi4>:
    20da:	aa 1b       	sub	r26, r26
    20dc:	bb 1b       	sub	r27, r27
    20de:	51 e1       	ldi	r21, 0x11	; 17
    20e0:	07 c0       	rjmp	.+14     	; 0x20f0 <__udivmodhi4_ep>

000020e2 <__udivmodhi4_loop>:
    20e2:	aa 1f       	adc	r26, r26
    20e4:	bb 1f       	adc	r27, r27
    20e6:	a6 17       	cp	r26, r22
    20e8:	b7 07       	cpc	r27, r23
    20ea:	10 f0       	brcs	.+4      	; 0x20f0 <__udivmodhi4_ep>
    20ec:	a6 1b       	sub	r26, r22
    20ee:	b7 0b       	sbc	r27, r23

000020f0 <__udivmodhi4_ep>:
    20f0:	88 1f       	adc	r24, r24
    20f2:	99 1f       	adc	r25, r25
    20f4:	5a 95       	dec	r21
    20f6:	a9 f7       	brne	.-22     	; 0x20e2 <__udivmodhi4_loop>
    20f8:	80 95       	com	r24
    20fa:	90 95       	com	r25
    20fc:	bc 01       	movw	r22, r24
    20fe:	cd 01       	movw	r24, r26
    2100:	08 95       	ret

00002102 <_exit>:
    2102:	f8 94       	cli

00002104 <__stop_program>:
    2104:	ff cf       	rjmp	.-2      	; 0x2104 <__stop_program>
