{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462211095893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462211095899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 14:44:55 2016 " "Processing started: Mon May 02 14:44:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462211095899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462211095899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_VF_3F -c DE0_NANO_VF_3F " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_VF_3F -c DE0_NANO_VF_3F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462211095899 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462211096781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_vf_3f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_vf_3f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_VF_3F-MAIN " "Found design unit 1: DE0_NANO_VF_3F-MAIN" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114454 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_VF_3F " "Found entity 1: DE0_NANO_VF_3F" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114459 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_types_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types_pkg " "Found design unit 1: my_types_pkg" {  } { { "my_types_pkg.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/my_types_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114490 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contador " "Found design unit 1: contador-contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114500 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tabela_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tabela_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tabela_sin-tabela_sin " "Found design unit 1: tabela_sin-tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/tabela_sin.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114530 ""} { "Info" "ISGN_ENTITY_NAME" "1 tabela_sin " "Found entity 1: tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/tabela_sin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_abc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theta_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theta_abc-theta_abc " "Found design unit 1: theta_abc-theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/theta_abc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114533 ""} { "Info" "ISGN_ENTITY_NAME" "1 theta_abc " "Found entity 1: theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/theta_abc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portadora_tringular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portadora_tringular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portadora_tringular-portadora_tringular " "Found design unit 1: portadora_tringular-portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114536 ""} { "Info" "ISGN_ENTITY_NAME" "1 portadora_tringular " "Found entity 1: portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114539 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-LEDs " "Found design unit 1: LEDs-LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114555 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/LEDs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integrador-integrador " "Found design unit 1: integrador-integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/integrador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114559 ""} { "Info" "ISGN_ENTITY_NAME" "1 integrador " "Found entity 1: integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/integrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbpspwmdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fbpspwmdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fbpspwmdt-fbpspwmdt_arch " "Found design unit 1: fbpspwmdt-fbpspwmdt_arch" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fbpspwmdt.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114568 ""} { "Info" "ISGN_ENTITY_NAME" "1 fbpspwmdt " "Found entity 1: fbpspwmdt" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fbpspwmdt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wt-wt_arch " "Found design unit 1: wt-wt_arch" {  } { { "wt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/wt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114572 ""} { "Info" "ISGN_ENTITY_NAME" "1 wt " "Found entity 1: wt" {  } { { "wt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/wt.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vfcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vfcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vfcontrol-vfcontrol_arch " "Found design unit 1: vfcontrol-vfcontrol_arch" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114575 ""} { "Info" "ISGN_ENTITY_NAME" "1 vfcontrol " "Found entity 1: vfcontrol" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boostpwmdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boostpwmdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boostpwmdt-boostpwmdt_arch " "Found design unit 1: boostpwmdt-boostpwmdt_arch" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114578 ""} { "Info" "ISGN_ENTITY_NAME" "1 boostpwmdt " "Found entity 1: boostpwmdt" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211114578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211114578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_VF_3F " "Elaborating entity \"DE0_NANO_VF_3F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462211114917 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1462211114957 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1462211114957 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1462211114957 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FA DE0_NANO_VF_3F.vhd(38) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(38): used implicit default value for signal \"RESET_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462211114959 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FB DE0_NANO_VF_3F.vhd(46) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(46): used implicit default value for signal \"RESET_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462211114960 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FC DE0_NANO_VF_3F.vhd(55) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(55): used implicit default value for signal \"RESET_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462211114960 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 DE0_NANO_VF_3F.vhd(63) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(63): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462211114960 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock DE0_NANO_VF_3F.vhd(215) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(215): object \"pll_lock\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462211114961 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinc_int DE0_NANO_VF_3F.vhd(225) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(225): object \"sinc_int\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462211114962 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_PWMA DE0_NANO_VF_3F.vhd(236) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(236): object \"en_PWMA\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462211114963 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cTRI3 DE0_NANO_VF_3F.vhd(255) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(255): object \"cTRI3\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462211114965 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cTRI5 DE0_NANO_VF_3F.vhd(255) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(255): object \"cTRI5\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462211114965 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_pll DE0_NANO_VF_3F.vhd(448) " "VHDL Process Statement warning at DE0_NANO_VF_3F.vhd(448): signal \"clk_pll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211114981 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[5..4\] DE0_NANO_VF_3F.vhd(30) " "Using initial value X (don't care) for net \"LED\[5..4\]\" at DE0_NANO_VF_3F.vhd(30)" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462211114996 "|DE0_NANO_VF_3F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:upll " "Elaborating entity \"pll\" for hierarchy \"pll:upll\"" {  } { { "DE0_NANO_VF_3F.vhd" "upll" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211115333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:upll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:upll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:upll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:upll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211116219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:upll\|altpll:altpll_component " "Instantiated megafunction \"pll:upll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116234 ""}  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462211116234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211116360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211116360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u1\"" {  } { { "DE0_NANO_VF_3F.vhd" "u1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vfcontrol vfcontrol:uVF " "Elaborating entity \"vfcontrol\" for hierarchy \"vfcontrol:uVF\"" {  } { { "DE0_NANO_VF_3F.vhd" "uVF" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116380 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "incstep vfcontrol.vhd(40) " "VHDL Signal Declaration warning at vfcontrol.vhd(40): used explicit default value for signal \"incstep\" because signal was never assigned a value" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462211116383 "|DE0_NANO_VF_3F|vfcontrol:uVF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mstep vfcontrol.vhd(41) " "VHDL Signal Declaration warning at vfcontrol.vhd(41): used explicit default value for signal \"mstep\" because signal was never assigned a value" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462211116383 "|DE0_NANO_VF_3F|vfcontrol:uVF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en vfcontrol.vhd(47) " "VHDL Process Statement warning at vfcontrol.vhd(47): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116383 "|DE0_NANO_VF_3F|vfcontrol:uVF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrador integrador:u5 " "Elaborating entity \"integrador\" for hierarchy \"integrador:u5\"" {  } { { "DE0_NANO_VF_3F.vhd" "u5" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116384 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en integrador.vhd(33) " "VHDL Process Statement warning at integrador.vhd(33): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/integrador.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116386 "|DE0_NANO_VF_3F|integrador:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset integrador.vhd(35) " "VHDL Process Statement warning at integrador.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/integrador.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116386 "|DE0_NANO_VF_3F|integrador:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portadora_tringular portadora_tringular:ucr1 " "Elaborating entity \"portadora_tringular\" for hierarchy \"portadora_tringular:ucr1\"" {  } { { "DE0_NANO_VF_3F.vhd" "ucr1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116387 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en portadora_tringular.vhd(33) " "VHDL Process Statement warning at portadora_tringular.vhd(33): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116388 "|DE0_NANO_VF_3F|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset portadora_tringular.vhd(34) " "VHDL Process Statement warning at portadora_tringular.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116388 "|DE0_NANO_VF_3F|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ini portadora_tringular.vhd(35) " "VHDL Process Statement warning at portadora_tringular.vhd(35): signal \"count_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116388 "|DE0_NANO_VF_3F|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_ini portadora_tringular.vhd(36) " "VHDL Process Statement warning at portadora_tringular.vhd(36): signal \"dir_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116388 "|DE0_NANO_VF_3F|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ini portadora_tringular.vhd(51) " "VHDL Process Statement warning at portadora_tringular.vhd(51): signal \"count_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116388 "|DE0_NANO_VF_3F|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_ini portadora_tringular.vhd(52) " "VHDL Process Statement warning at portadora_tringular.vhd(52): signal \"dir_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116388 "|DE0_NANO_VF_3F|portadora_tringular:ucr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theta_abc theta_abc:u6 " "Elaborating entity \"theta_abc\" for hierarchy \"theta_abc:u6\"" {  } { { "DE0_NANO_VF_3F.vhd" "u6" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116392 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en theta_abc.vhd(35) " "VHDL Process Statement warning at theta_abc.vhd(35): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/theta_abc.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116394 "|DE0_NANO_VF_3F|theta_abc:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset theta_abc.vhd(36) " "VHDL Process Statement warning at theta_abc.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/theta_abc.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116394 "|DE0_NANO_VF_3F|theta_abc:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tabela_sin tabela_sin:usin_a " "Elaborating entity \"tabela_sin\" for hierarchy \"tabela_sin:usin_a\"" {  } { { "DE0_NANO_VF_3F.vhd" "usin_a" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fbpspwmdt fbpspwmdt:PWM1_FB01 " "Elaborating entity \"fbpspwmdt\" for hierarchy \"fbpspwmdt:PWM1_FB01\"" {  } { { "DE0_NANO_VF_3F.vhd" "PWM1_FB01" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en fbpspwmdt.vhd(44) " "VHDL Process Statement warning at fbpspwmdt.vhd(44): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fbpspwmdt.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116596 "|DE0_NANO_VF_3F|fbpspwmdt:PWM1_FA01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en fbpspwmdt.vhd(72) " "VHDL Process Statement warning at fbpspwmdt.vhd(72): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fbpspwmdt.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116596 "|DE0_NANO_VF_3F|fbpspwmdt:PWM1_FA01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boostpwmdt boostpwmdt:PWM2_FC01 " "Elaborating entity \"boostpwmdt\" for hierarchy \"boostpwmdt:PWM2_FC01\"" {  } { { "DE0_NANO_VF_3F.vhd" "PWM2_FC01" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211116603 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enPWM boostpwmdt.vhd(45) " "VHDL Process Statement warning at boostpwmdt.vhd(45): signal \"enPWM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116606 "|DE0_NANO_VF_3F|boostpwmdt:PWM2_FC01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enPWM boostpwmdt.vhd(78) " "VHDL Process Statement warning at boostpwmdt.vhd(78): signal \"enPWM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116606 "|DE0_NANO_VF_3F|boostpwmdt:PWM2_FC01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enBOOST boostpwmdt.vhd(81) " "VHDL Process Statement warning at boostpwmdt.vhd(81): signal \"enBOOST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462211116606 "|DE0_NANO_VF_3F|boostpwmdt:PWM2_FC01"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tabela_sin:usin_a\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tabela_sin:usin_a\|Mult1\"" {  } { { "fixed_pkg_c.vhdl" "Mult1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tabela_sin:usin_b\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tabela_sin:usin_b\|Mult1\"" {  } { { "fixed_pkg_c.vhdl" "Mult1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tabela_sin:usin_c\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tabela_sin:usin_c\|Mult1\"" {  } { { "fixed_pkg_c.vhdl" "Mult1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tabela_sin:usin_a\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tabela_sin:usin_a\|Mult0\"" {  } { { "fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tabela_sin:usin_b\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tabela_sin:usin_b\|Mult0\"" {  } { { "fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128456 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tabela_sin:usin_c\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tabela_sin:usin_c\|Mult0\"" {  } { { "fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128456 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1462211128456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211128579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tabela_sin:usin_a\|lpm_mult:Mult1 " "Instantiated megafunction \"tabela_sin:usin_a\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128581 ""}  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462211128581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211128779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211128779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m9h " "Found entity 1: add_sub_m9h" {  } { { "db/add_sub_m9h.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/db/add_sub_m9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211128846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211128846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211128937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211128937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tabela_sin:usin_a\|lpm_mult:Mult1\|altshift:external_latency_ffs tabela_sin:usin_a\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211128960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tabela_sin:usin_a\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|lpm_mult:Mult0\"" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211129045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tabela_sin:usin_a\|lpm_mult:Mult0 " "Instantiated megafunction \"tabela_sin:usin_a\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462211129047 ""}  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462211129047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462211129156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462211129156 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 34 -1 0 } } { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1462211131375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1462211131375 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boostpwmdt:PWM2_FC01\|port_PWM02 boostpwmdt:PWM2_FC01\|port_PWM02~_emulated boostpwmdt:PWM2_FC01\|port_PWM02~1 " "Register \"boostpwmdt:PWM2_FC01\|port_PWM02\" is converted into an equivalent circuit using register \"boostpwmdt:PWM2_FC01\|port_PWM02~_emulated\" and latch \"boostpwmdt:PWM2_FC01\|port_PWM02~1\"" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1462211131377 "|DE0_NANO_VF_3F|boostpwmdt:PWM2_FC01|port_PWM02"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boostpwmdt:PWM2_FC02\|port_PWM02 boostpwmdt:PWM2_FC02\|port_PWM02~_emulated boostpwmdt:PWM2_FC01\|port_PWM02~1 " "Register \"boostpwmdt:PWM2_FC02\|port_PWM02\" is converted into an equivalent circuit using register \"boostpwmdt:PWM2_FC02\|port_PWM02~_emulated\" and latch \"boostpwmdt:PWM2_FC01\|port_PWM02~1\"" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1462211131377 "|DE0_NANO_VF_3F|boostpwmdt:PWM2_FC02|port_PWM02"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boostpwmdt:PWM2_FC03\|port_PWM02 boostpwmdt:PWM2_FC03\|port_PWM02~_emulated boostpwmdt:PWM2_FC01\|port_PWM02~1 " "Register \"boostpwmdt:PWM2_FC03\|port_PWM02\" is converted into an equivalent circuit using register \"boostpwmdt:PWM2_FC03\|port_PWM02~_emulated\" and latch \"boostpwmdt:PWM2_FC01\|port_PWM02~1\"" {  } { { "boostpwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/boostpwmdt.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1462211131377 "|DE0_NANO_VF_3F|boostpwmdt:PWM2_FC03|port_PWM02"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1462211131377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FA\[0\] GND " "Pin \"RESET_FA\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FA\[1\] GND " "Pin \"RESET_FA\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FA\[2\] GND " "Pin \"RESET_FA\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM1L_FA\[0\] GND " "Pin \"PWM1L_FA\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM1L_FA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM1L_FA\[1\] GND " "Pin \"PWM1L_FA\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM1L_FA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM1L_FA\[2\] GND " "Pin \"PWM1L_FA\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM1L_FA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM1H_FA\[0\] GND " "Pin \"PWM1H_FA\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM1H_FA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM1H_FA\[1\] GND " "Pin \"PWM1H_FA\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM1H_FA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM1H_FA\[2\] GND " "Pin \"PWM1H_FA\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM1H_FA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM2L_FA\[0\] GND " "Pin \"PWM2L_FA\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM2L_FA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM2L_FA\[1\] GND " "Pin \"PWM2L_FA\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM2L_FA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM2L_FA\[2\] GND " "Pin \"PWM2L_FA\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM2L_FA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM2H_FA\[0\] GND " "Pin \"PWM2H_FA\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM2H_FA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM2H_FA\[1\] GND " "Pin \"PWM2H_FA\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM2H_FA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM2H_FA\[2\] GND " "Pin \"PWM2H_FA\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|PWM2H_FA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FB\[0\] GND " "Pin \"RESET_FB\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FB\[1\] GND " "Pin \"RESET_FB\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FB\[2\] GND " "Pin \"RESET_FB\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FC\[0\] GND " "Pin \"RESET_FC\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FC\[1\] GND " "Pin \"RESET_FC\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FC\[2\] GND " "Pin \"RESET_FC\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|RESET_FC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462211135462 "|DE0_NANO_VF_3F|GPIO_0[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462211135462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462211136284 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-7\] High " "Register vfcontrol:uVF\|msignal\[-7\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-8\] High " "Register vfcontrol:uVF\|msignal\[-8\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-9\] Low " "Register vfcontrol:uVF\|msignal\[-9\] will power up to Low" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-10\] Low " "Register vfcontrol:uVF\|msignal\[-10\] will power up to Low" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-12\] Low " "Register vfcontrol:uVF\|msignal\[-12\] will power up to Low" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-13\] High " "Register vfcontrol:uVF\|msignal\[-13\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-14\] Low " "Register vfcontrol:uVF\|msignal\[-14\] will power up to Low" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-15\] High " "Register vfcontrol:uVF\|msignal\[-15\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-17\] Low " "Register vfcontrol:uVF\|msignal\[-17\] will power up to Low" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-20\] High " "Register vfcontrol:uVF\|msignal\[-20\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-22\] High " "Register vfcontrol:uVF\|msignal\[-22\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-23\] Low " "Register vfcontrol:uVF\|msignal\[-23\] will power up to Low" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-24\] High " "Register vfcontrol:uVF\|msignal\[-24\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|msignal\[-25\] High " "Register vfcontrol:uVF\|msignal\[-25\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|incsignal\[8\] High " "Register vfcontrol:uVF\|incsignal\[8\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|incsignal\[7\] High " "Register vfcontrol:uVF\|incsignal\[7\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|incsignal\[6\] High " "Register vfcontrol:uVF\|incsignal\[6\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|incsignal\[5\] High " "Register vfcontrol:uVF\|incsignal\[5\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|incsignal\[1\] High " "Register vfcontrol:uVF\|incsignal\[1\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vfcontrol:uVF\|incsignal\[0\] High " "Register vfcontrol:uVF\|incsignal\[0\] will power up to High" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1462211136865 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1462211136865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462211283039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211283039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462211286173 "|DE0_NANO_VF_3F|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462211286173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7790 " "Implemented 7790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462211286174 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462211286174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7710 " "Implemented 7710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462211286174 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1462211286174 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1462211286174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462211286174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462211286273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 14:48:06 2016 " "Processing ended: Mon May 02 14:48:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462211286273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:11 " "Elapsed time: 00:03:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462211286273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462211286273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462211286273 ""}
