 0000           ;  Generated by PSoC Designer 5.4.3191
 0000           ;
 0000           ;;*****************************************************************************
 0000           ;;*****************************************************************************
 0000           ;;  FILENAME: PSoCGPIOINT.asm
 0000           ;;   Version: 2.0.0.20, Updated on 2003/07/17 at 12:10:35
 0000           ;;  @PSOC_VERSION
 0000           ;;
 0000           ;;  DESCRIPTION: PSoC GPIO Interrupt Service Routine
 0000           ;;-----------------------------------------------------------------------------
 0000           ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
 0000           ;;*****************************************************************************
 0000           ;;*****************************************************************************
 0000           
 0010           FLAG_XIO_MASK:  equ 10h
 0008           FLAG_SUPER:     equ 08h
 0004           FLAG_CARRY:     equ 04h
 0002           FLAG_ZERO:      equ 02h
 0001           FLAG_GLOBAL_IE: equ 01h
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 0
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
 0001           PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
 0002           PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
 0003           PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
 0000           ; Port 1
 0004           PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
 0005           PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
 0006           PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
 0007           PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
 0000           ; Port 2
 0008           PRT2DR:       equ 08h          ; Port 2 Data Register                     (RW)
 0009           PRT2IE:       equ 09h          ; Port 2 Interrupt Enable Register         (RW)
 000A           PRT2GS:       equ 0Ah          ; Port 2 Global Select Register            (RW)
 000B           PRT2DM2:      equ 0Bh          ; Port 2 Drive Mode 2                      (RW)
 0000           ; Port 3
 000C           PRT3DR:       equ 0Ch          ; Port 3 Data Register                     (RW)
 000D           PRT3IE:       equ 0Dh          ; Port 3 Interrupt Enable Register         (RW)
 000E           PRT3GS:       equ 0Eh          ; Port 3 Global Select Register            (RW)
 000F           PRT3DM2:      equ 0Fh          ; Port 3 Drive Mode 2                      (RW)
 0000           ; Port 4
 0010           PRT4DR:       equ 10h          ; Port 4 Data Register                     (RW)
 0011           PRT4IE:       equ 11h          ; Port 4 Interrupt Enable Register         (RW)
 0012           PRT4GS:       equ 12h          ; Port 4 Global Select Register            (RW)
 0013           PRT4DM2:      equ 13h          ; Port 4 Drive Mode 2                      (RW)
 0000           ; Port 5
 0014           PRT5DR:       equ 14h          ; Port 5 Data Register                     (RW)
 0015           PRT5IE:       equ 15h          ; Port 5 Interrupt Enable Register         (RW)
 0016           PRT5GS:       equ 16h          ; Port 5 Global Select Register            (RW)
 0017           PRT5DM2:      equ 17h          ; Port 5 Drive Mode 2                      (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00DR0:     equ 20h          ; data register 0                          (#)
 0021           DBB00DR1:     equ 21h          ; data register 1                          (W)
 0022           DBB00DR2:     equ 22h          ; data register 2                          (RW)
 0023           DBB00CR0:     equ 23h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01DR0:     equ 24h          ; data register 0                          (#)
 0025           DBB01DR1:     equ 25h          ; data register 1                          (W)
 0026           DBB01DR2:     equ 26h          ; data register 2                          (RW)
 0027           DBB01CR0:     equ 27h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02DR0:     equ 28h          ; data register 0                          (#)
 0029           DCB02DR1:     equ 29h          ; data register 1                          (W)
 002A           DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
 002B           DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03DR0:     equ 2Ch          ; data register 0                          (#)
 002D           DCB03DR1:     equ 2Dh          ; data register 1                          (W)
 002E           DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
 002F           DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 10, Basic Type B
 0030           DBB10DR0:     equ 30h          ; data register 0                          (#)
 0031           DBB10DR1:     equ 31h          ; data register 1                          (W)
 0032           DBB10DR2:     equ 32h          ; data register 2                          (RW)
 0033           DBB10CR0:     equ 33h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 11, Basic Type B
 0034           DBB11DR0:     equ 34h          ; data register 0                          (#)
 0035           DBB11DR1:     equ 35h          ; data register 1                          (W)
 0036           DBB11DR2:     equ 36h          ; data register 2                          (RW)
 0037           DBB11CR0:     equ 37h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 12, Communications Type B
 0038           DCB12DR0:     equ 38h          ; data register 0                          (#)
 0039           DCB12DR1:     equ 39h          ; data register 1                          (W)
 003A           DCB12DR2:     equ 3Ah          ; data register 2                          (RW)
 003B           DCB12CR0:     equ 3Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 13, Communications Type B
 003C           DCB13DR0:     equ 3Ch          ; data register 0                          (#)
 003D           DCB13DR1:     equ 3Dh          ; data register 1                          (W)
 003E           DCB13DR2:     equ 3Eh          ; data register 2                          (RW)
 003F           DCB13CR0:     equ 3Fh          ; control & status register 0              (#)
 0000           
 0000           ;-------------------------------------
 0000           ;  Analog Resource Control Registers
 0000           ;-------------------------------------
 0060           AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
 00C0           AMX_IN_ACI3:          equ 0C0h    ; MASK: column 3 input mux
 0030           AMX_IN_ACI2:          equ 30h    ; MASK: column 2 input mux
 000C           AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
 0003           AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
 0000           
 0063           ARF_CR:       equ 63h          ; Analog Reference Control Register        (RW)
 0040           ARF_CR_HBE:           equ 40h    ; MASK: Bias level control
 0038           ARF_CR_REF:           equ 38h    ; MASK: Analog Reference controls
 0007           ARF_CR_REFPWR:        equ 07h    ; MASK: Analog Reference power
 0004           ARF_CR_APWR:          equ 04h    ; MASK: use deprecated; see datasheet
 0003           ARF_CR_SCPWR:         equ 03h    ; MASK: Switched Cap block power
 0000           
 0064           CMP_CR0:      equ 64h          ; Analog Comparator Bus 0 Register         (#)
 0080           CMP_CR0_COMP3:        equ 80h    ; MASK: Column 3 comparator state        (R)
 0040           CMP_CR0_COMP2:        equ 40h    ; MASK: Column 2 comparator state        (R)
 0020           CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
 0010           CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
 0008           CMP_CR0_AINT3:        equ 08h    ; MASK: Column 3 interrupt source        (RW)
 0004           CMP_CR0_AINT2:        equ 04h    ; MASK: Column 2 interrupt source        (RW)
 0002           CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
 0001           CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
 0000           
 0065           ASY_CR:       equ 65h          ; Analog Synchronizaton Control            (#)
 0070           ASY_CR_SARCOUNT:      equ 70h    ; MASK: SAR support: resolution count    (W)
 0008           ASY_CR_SARSIGN:       equ 08h    ; MASK: SAR support: sign                (RW)
 0006           ASY_CR_SARCOL:        equ 06h    ; MASK: SAR support: column spec         (RW)
 0001           ASY_CR_SYNCEN:        equ 01h    ; MASK: Stall bit                        (RW)
 0000           
 0066           CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
 0080           CMP_CR1_ASYNCH3:      equ 80h    ; MASK: Column 3 comparator bus synch
 0040           CMP_CR1_ASYNCH2:      equ 40h    ; MASK: Column 2 comparator bus synch
 0020           CMP_CR1_ASYNCH1:      equ 20h    ; MASK: Column 1 comparator bus synch
 0010           CMP_CR1_ASYNCH0:      equ 10h    ; MASK: Column 0 comparator bus synch
 0000           
 0000           ;---------------------------------------------------
 0000           ;  Analog PSoC block Registers
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;---------------------------------------------------
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 0
 0070           ACB00CR3:     equ 70h          ; Control register 3                       (RW)
 0071           ACB00CR0:     equ 71h          ; Control register 0                       (RW)
 0072           ACB00CR1:     equ 72h          ; Control register 1                       (RW)
 0073           ACB00CR2:     equ 73h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 1
 0074           ACB01CR3:     equ 74h          ; Control register 3                       (RW)
 0075           ACB01CR0:     equ 75h          ; Control register 0                       (RW)
 0076           ACB01CR1:     equ 76h          ; Control register 1                       (RW)
 0077           ACB01CR2:     equ 77h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 2
 0078           ACB02CR3:     equ 78h          ; Control register 3                       (RW)
 0079           ACB02CR0:     equ 79h          ; Control register 0                       (RW)
 007A           ACB02CR1:     equ 7Ah          ; Control register 1                       (RW)
 007B           ACB02CR2:     equ 7Bh          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 3
 007C           ACB03CR3:     equ 7Ch          ; Control register 3                       (RW)
 007D           ACB03CR0:     equ 7Dh          ; Control register 0                       (RW)
 007E           ACB03CR1:     equ 7Eh          ; Control register 1                       (RW)
 007F           ACB03CR2:     equ 7Fh          ; Control register 2                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 0
 0080           ASC10CR0:     equ 80h          ; Control register 0                       (RW)
 0081           ASC10CR1:     equ 81h          ; Control register 1                       (RW)
 0082           ASC10CR2:     equ 82h          ; Control register 2                       (RW)
 0083           ASC10CR3:     equ 83h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 1
 0084           ASD11CR0:     equ 84h          ; Control register 0                       (RW)
 0085           ASD11CR1:     equ 85h          ; Control register 1                       (RW)
 0086           ASD11CR2:     equ 86h          ; Control register 2                       (RW)
 0087           ASD11CR3:     equ 87h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 2
 0088           ASC12CR0:     equ 88h          ; Control register 0                       (RW)
 0089           ASC12CR1:     equ 89h          ; Control register 1                       (RW)
 008A           ASC12CR2:     equ 8Ah          ; Control register 2                       (RW)
 008B           ASC12CR3:     equ 8Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 3
 008C           ASD13CR0:     equ 8Ch          ; Control register 0                       (RW)
 008D           ASD13CR1:     equ 8Dh          ; Control register 1                       (RW)
 008E           ASD13CR2:     equ 8Eh          ; Control register 2                       (RW)
 008F           ASD13CR3:     equ 8Fh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 0
 0090           ASD20CR0:     equ 90h          ; Control register 0                       (RW)
 0091           ASD20CR1:     equ 91h          ; Control register 1                       (RW)
 0092           ASD20CR2:     equ 92h          ; Control register 2                       (RW)
 0093           ASD20CR3:     equ 93h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 1
 0094           ASC21CR0:     equ 94h          ; Control register 0                       (RW)
 0095           ASC21CR1:     equ 95h          ; Control register 1                       (RW)
 0096           ASC21CR2:     equ 96h          ; Control register 2                       (RW)
 0097           ASC21CR3:     equ 97h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 2
 0098           ASD22CR0:     equ 98h          ; Control register 0                       (RW)
 0099           ASD22CR1:     equ 99h          ; Control register 1                       (RW)
 009A           ASD22CR2:     equ 9Ah          ; Control register 2                       (RW)
 009B           ASD22CR3:     equ 9Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 3
 009C           ASC23CR0:     equ 9Ch          ; Control register 0                       (RW)
 009D           ASC23CR1:     equ 9Dh          ; Control register 1                       (RW)
 009E           ASC23CR2:     equ 9Eh          ; Control register 2                       (RW)
 009F           ASC23CR3:     equ 9Fh          ; Control register 3                       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Row Digital Interconnects
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;------------------------------------------------
 0000           
 00B0           RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
 00B1           RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
 00B2           RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
 00B3           RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
 00B4           RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
 00B5           RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
 00B6           RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
 0000           
 00B8           RDI1RI:       equ 0B8h          ; Row Digital Interconnect Row 1 Input Reg (RW)
 00B9           RDI1SYN:      equ 0B9h          ; Row Digital Interconnect Row 1 Sync Reg  (RW)
 00BA           RDI1IS:       equ 0BAh          ; Row 1 Input Select Register              (RW)
 00BB           RDI1LT0:      equ 0BBh          ; Row 1 Look Up Table Register 0           (RW)
 00BC           RDI1LT1:      equ 0BCh          ; Row 1 Look Up Table Register 1           (RW)
 00BD           RDI1RO0:      equ 0BDh          ; Row 1 Output Register 0                  (RW)
 00BE           RDI1RO1:      equ 0BEh          ; Row 1 Output Register 1                  (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Configuration Registers
 0000           ;------------------------------------------------
 00D6           I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
 0040           I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C_CFG_CLK_RATE_1M6:   equ 0Ch  ; MASK: I2C clock set at 1.6M
 000C           I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 00D7           I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
 0080           I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00D8           I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
 0000           
 00D9           I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
 0008           I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
 0004           I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
 0002           I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
 0001           I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;------------------------------------------------
 00DA           INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
 0000                                          ; Use INT_MSK0 bit field masks
 00DB           INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
 0000                                          ; Use INT_MSK1 bit field masks
 00DD           INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
 0000                                          ; Use INT_MSK3 bit field masks
 0000           
 00DE           INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
 0080           INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
 0001           INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
 0000           
 00E0           INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
 0080           INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
 0040           INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
 0020           INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
 0010           INT_MSK0_ACOLUMN_3:        equ 10h ; MASK: enable/disable Analog col 3 interrupt
 0008           INT_MSK0_ACOLUMN_2:        equ 08h ; MASK: enable/disable Analog col 2 interrupt
 0004           INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
 0002           INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
 0001           INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
 0000           
 00E1           INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
 0080           INT_MSK1_DCB13:            equ 80h ; MASK: enable/disable DCB13 block interrupt
 0040           INT_MSK1_DCB12:            equ 40h ; MASK: enable/disable DCB12 block interrupt
 0020           INT_MSK1_DBB11:            equ 20h ; MASK: enable/disable DBB11 block interrupt
 0010           INT_MSK1_DBB10:            equ 10h ; MASK: enable/disable DBB10 block interrupt
 0008           INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
 0004           INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
 0002           INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
 0001           INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
 0000           
 00E2           INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
 00E3           RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
 0000           
 0000           ; DECIMATOR Registers
 00E4           DEC_DH:       equ 0E4h          ; Data Register (high byte)                (RC)
 00E5           DEC_DL:       equ 0E5h          ; Data Register ( low byte)                (RC)
 00E6           DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
 00E7           DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
 0000           
 0000           ; Multiplier and MAC (Multiply/Accumulate) Unit
 00E8           MUL_X:        equ 0E8h          ; Multiplier X Register (write)            (W)
 00E9           MUL_Y:        equ 0E9h          ; Multiplier Y Register (write)            (W)
 00EA           MUL_DH:       equ 0EAh          ; Multiplier Result Data (high byte read)  (R)
 00EB           MUL_DL:       equ 0EBh          ; Multiplier Result Data ( low byte read)  (R)
 00EC           MAC_X:        equ 0ECh          ; write = MAC X register [also see ACC_DR1]
 00EC           ACC_DR1:      equ MAC_X        ; read =  MAC Accumulator, byte 1          (RW)
 00ED           MAC_Y:        equ 0EDh          ; write = MAC Y register [also see ACC_DR0]
 00ED           ACC_DR0:      equ MAC_Y        ; read =  MAC Accumulator, byte 0          (RW)
 00EE           MAC_CL0:      equ 0EEh          ; write = MAC Clear Accum [also see ACC_DR3]
 00EE           ACC_DR3:      equ MAC_CL0      ; read =  MAC Accumulator, byte 3          (RW)
 00EF           MAC_CL1:      equ 0EFh          ; write = MAC Clear Accum [also see ACC_DR2]
 00EF           ACC_DR2:      equ MAC_CL1      ; read =  MAC Accumulator, byte 2          (RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  System Status and Control Registers
 0000           ;
 0000           ;  Note: The following registers are mapped into both
 0000           ;        register bank 0 AND register bank 1.
 0000           ;------------------------------------------------------
 00F7           CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
 0000                                              ; Use FLAG_ masks defined at top of file
 0000           
 00FE           CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
 0010           CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
 0080           CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
 0008           CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
 0004           CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
 0001           CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
 0000           
 00FF           CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
 0080           CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
 0020           CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
 0010           CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
 0008           CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
 0001           CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 1
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
 0001           PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
 0002           PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
 0003           PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 1
 0004           PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
 0005           PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
 0006           PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
 0007           PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 2
 0008           PRT2DM0:      equ 08h          ; Port 2 Drive Mode 0                      (RW)
 0009           PRT2DM1:      equ 09h          ; Port 2 Drive Mode 1                      (RW)
 000A           PRT2IC0:      equ 0Ah          ; Port 2 Interrupt Control 0               (RW)
 000B           PRT2IC1:      equ 0Bh          ; Port 2 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 3
 000C           PRT3DM0:      equ 0Ch          ; Port 3 Drive Mode 0                      (RW)
 000D           PRT3DM1:      equ 0Dh          ; Port 3 Drive Mode 1                      (RW)
 000E           PRT3IC0:      equ 0Eh          ; Port 3 Interrupt Control 0               (RW)
 000F           PRT3IC1:      equ 0Fh          ; Port 3 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 4
 0010           PRT4DM0:      equ 10h          ; Port 4 Drive Mode 0                      (RW)
 0011           PRT4DM1:      equ 11h          ; Port 4 Drive Mode 1                      (RW)
 0012           PRT4IC0:      equ 12h          ; Port 4 Interrupt Control 0               (RW)
 0013           PRT4IC1:      equ 13h          ; Port 4 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 5
 0014           PRT5DM0:      equ 14h          ; Port 5 Drive Mode 0                      (RW)
 0015           PRT5DM1:      equ 15h          ; Port 5 Drive Mode 1                      (RW)
 0016           PRT5IC0:      equ 16h          ; Port 5 Interrupt Control 0               (RW)
 0017           PRT5IC1:      equ 17h          ; Port 5 Interrupt Control 1               (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00FN:      equ 20h          ; Function Register                        (RW)
 0021           DBB00IN:      equ 21h          ;    Input Register                        (RW)
 0022           DBB00OU:      equ 22h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01FN:      equ 24h          ; Function Register                        (RW)
 0025           DBB01IN:      equ 25h          ;    Input Register                        (RW)
 0026           DBB01OU:      equ 26h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02FN:      equ 28h          ; Function Register                        (RW)
 0029           DCB02IN:      equ 29h          ;    Input Register                        (RW)
 002A           DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03FN:      equ 2Ch          ; Function Register                        (RW)
 002D           DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
 002E           DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 10, Basic Type B
 0030           DBB10FN:      equ 30h          ; Function Register                        (RW)
 0031           DBB10IN:      equ 31h          ;    Input Register                        (RW)
 0032           DBB10OU:      equ 32h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 11, Basic Type B
 0034           DBB11FN:      equ 34h          ; Function Register                        (RW)
 0035           DBB11IN:      equ 35h          ;    Input Register                        (RW)
 0036           DBB11OU:      equ 36h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 12, Communications Type B
 0038           DCB12FN:      equ 38h          ; Function Register                        (RW)
 0039           DCB12IN:      equ 39h          ;    Input Register                        (RW)
 003A           DCB12OU:      equ 3Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 13, Communications Type B
 003C           DCB13FN:      equ 3Ch          ; Function Register                        (RW)
 003D           DCB13IN:      equ 3Dh          ;    Input Register                        (RW)
 003E           DCB13OU:      equ 3Eh          ;   Output Register                        (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0060           CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
 00C0           CLK_CR0_ACOLUMN_3:    equ 0C0h    ; MASK: Specify clock for analog cloumn
 0030           CLK_CR0_ACOLUMN_2:    equ 30h    ; MASK: Specify clock for analog cloumn
 000C           CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
 0003           CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
 0000           
 0061           CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
 0040           CLK_CR1_SHDIS:        equ 40h    ; MASK: Sample and Hold Disable (all Columns)
 0038           CLK_CR1_ACLK1:        equ 38h    ; MASK: Digital PSoC block for analog source
 0007           CLK_CR1_ACLK2:        equ 07h    ; MASK: Digital PSoC block for analog source
 0000           
 0062           ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
 0080           ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
 0040           ABF_CR0_ACOL2MUX:     equ 40h    ; MASK: Analog Column 2 Mux control
 0020           ABF_CR0_ABUF1EN:      equ 20h    ; MASK: Enable ACol 1 analog buffer (P0[5])
 0010           ABF_CR0_ABUF2EN:      equ 10h    ; MASK: Enable ACol 2 analog buffer (P0[4])
 0008           ABF_CR0_ABUF0EN:      equ 08h    ; MASK: Enable ACol 0 analog buffer (P0[3])
 0004           ABF_CR0_ABUF3EN:      equ 04h    ; MASK: Enable ACol 3 analog buffer (P0[2])
 0002           ABF_CR0_BYPASS:       equ 02h    ; MASK: Bypass the analog buffers
 0001           ABF_CR0_PWR:          equ 01h    ; MASK: High power mode on all analog buffers
 0000           
 0063           AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
 0070           AMD_CR0_AMOD2:        equ 70h    ; MASK: Modulation source for analog column 2
 0007           AMD_CR0_AMOD0:        equ 07h    ; MASK: Modulation source for analog column 1
 0000           
 0066           AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
 0070           AMD_CR1_AMOD3:        equ 70h    ; MASK: Modulation ctrl for analog column 3
 0007           AMD_CR1_AMOD1:        equ 07h    ; MASK: Modulation ctrl for analog column 1
 0000           
 0067           ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
 00F0           ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
 000F           ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
 0000           
 0068           ALT_CR1:      equ 68h          ; Analog Look Up Table (LUT) Register 1    (RW)
 00F0           ALT_CR1_LUT3:         equ 0F0h    ; MASK: Look up table 3 selection
 000F           ALT_CR1_LUT2:         equ 0Fh    ; MASK: Look up table 2 selection
 0000           
 0069           CLK_CR2:      equ 69h          ; Analog Clock Source Control Register 2   (RW)
 0008           CLK_CR2_ACLK1R:       equ 08h    ; MASK: Analog Clock 1 selection range
 0001           CLK_CR2_ACLK0R:       equ 01h    ; MASK: Analog Clock 0 selection range
 0000           
 0000           ;------------------------------------------------
 0000           ;  Global Digital Interconnects
 0000           ;------------------------------------------------
 0000           
 00D0           GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
 00D1           GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
 00D2           GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
 00D3           GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Clock and System Control Registers
 0000           ;------------------------------------------------
 0000           
 00DD           OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
 0080           OSC_GOEN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
 0040           OSC_GOEN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
 0020           OSC_GOEN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
 0010           OSC_GOEN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
 0008           OSC_GOEN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
 0004           OSC_GOEN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
 0002           OSC_GOEN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
 0001           OSC_GOEN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
 0000           
 00DE           OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
 0003           OSC_CR4_VC3:          equ 03h    ; MASK: System VC3 Clock source
 0000           
 00DF           OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
 0000           
 00E0           OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
 0080           OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
 0040           OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
 0020           OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
 0018           OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
 0000           OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
 0008           OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
 0010           OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
 0018           OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
 0007           OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
 0000           OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
 0001           OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
 0002           OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
 0003           OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
 0004           OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
 0005           OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
 0006           OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
 0007           OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
 0000           
 00E1           OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
 00F0           OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
 000F           OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
 0000           
 00E2           OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
 0080           OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
 0004           OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
 0001           OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
 0000           
 00E3           VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
 0080           VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
 0030           VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
 0000           VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
 0010           VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
 0020           VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
 0008           VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
 0007           VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
 0000           VLT_CR_3V0_POR:       equ 00h    ; -- deprecated symbols --
 0010           VLT_CR_4V5_POR:       equ 10h    ;    deprecated
 0020           VLT_CR_4V75_POR:      equ 20h    ;    deprecated
 0030           VLT_CR_DISABLE:       equ 30h    ;    deprecated
 0000           
 00E4           VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
 0004           VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
 0002           VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
 0001           VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
 0000           
 00E8           IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
 00E9           ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
 00EA           BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
 00EB           ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
 0000           
 0000           ;;=============================================================================
 0000           ;;      M8C System Macros
 0000           ;;  These macros should be used when their functions are needed.
 0000           ;;=============================================================================
 0000           
 0000           ;----------------------------------------------------
 0000           ;  Swapping Register Banks
 0000           ;----------------------------------------------------
 0000               macro M8C_SetBank0
 0000               and   F, ~FLAG_XIO_MASK
 0000               macro M8C_SetBank1
 0000               or    F, FLAG_XIO_MASK
 0000               macro M8C_EnableGInt
 0000               or    F, FLAG_GLOBAL_IE
 0000               macro M8C_DisableGInt
 0000               and   F, ~FLAG_GLOBAL_IE
 0000               macro M8C_DisableIntMask
 0000               and   reg[@0], ~@1              ; disable specified interrupt enable bit
 0000               macro M8C_EnableIntMask
 0000               or    reg[@0], @1               ; enable specified interrupt enable bit
 0000               macro M8C_ClearIntFlag
 0000               mov   reg[@0], ~@1              ; clear specified interrupt enable bit
 0000               macro M8C_EnableWatchDog
 0000               and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
 0000               macro M8C_ClearWDT
 0000               mov   reg[RES_WDT], 00h
 0000               macro M8C_ClearWDTAndSleep
 0000               mov   reg[RES_WDT], 38h
 0000               macro M8C_Stall
 0000               or    reg[ASY_CR], ASY_CR_SYNCEN
 0000               macro M8C_Unstall
 0000               and   reg[ASY_CR], ~ASY_CR_SYNCEN
 0000               macro M8C_Sleep
 0000               or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
 0000               ; The next instruction to be executed depends on the state of the
 0000               ; various interrupt enable bits. If some interrupts are enabled
 0000               ; and the global interrupts are disabled, the next instruction will
 0000               ; be the one that follows the invocation of this macro. If global
 0000               ; interrupts are also enabled then the next instruction will be
 0000               ; from the interrupt vector table. If no interrupts are enabled
 0000               ; then the CPU sleeps forever.
 0000               macro M8C_Stop
 0000               ; In general, you probably don't want to do this, but here's how:
 0000               or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
 0000               ; Next instruction to be executed is located in the interrupt
 0000               ; vector table entry for Power-On Reset.
 0000               macro M8C_Reset
 0000               ; Restore CPU to the power-on reset state.
 0000               mov A, 0
 0000               SSC
 0000               ; Next non-supervisor instruction will be at interrupt vector 0.
 0000               macro Suspend_CodeCompressor
 0000               or   F, 0
 0000               macro Resume_CodeCompressor
 0000               add  SP, 0
 0004           drehgeber_2_Data_ADDR:	equ	4h
 0104           drehgeber_2_DriveMode_0_ADDR:	equ	104h
 0105           drehgeber_2_DriveMode_1_ADDR:	equ	105h
 0007           drehgeber_2_DriveMode_2_ADDR:	equ	7h
 0006           drehgeber_2_GlobalSelect_ADDR:	equ	6h
 0106           drehgeber_2_IntCtrl_0_ADDR:	equ	106h
 0107           drehgeber_2_IntCtrl_1_ADDR:	equ	107h
 0005           drehgeber_2_IntEn_ADDR:	equ	5h
 0080           drehgeber_2_MASK:	equ	80h
 0000           ; drehgeber_2_Data access macros
 0000           ;   Getdrehgeber_2_Data macro, return in a
 0000           macro Getdrehgeber_2_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 80h
 0000           macro Setdrehgeber_2_Data
 0000                   or              [Port_1_Data_SHADE], 80h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[drehgeber_2_Data_ADDR], a
 0000           macro Cleardrehgeber_2_Data
 0000                   and             [Port_1_Data_SHADE], ~80h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[drehgeber_2_Data_ADDR], a
 0004           PTT_in_Data_ADDR:	equ	4h
 0104           PTT_in_DriveMode_0_ADDR:	equ	104h
 0105           PTT_in_DriveMode_1_ADDR:	equ	105h
 0007           PTT_in_DriveMode_2_ADDR:	equ	7h
 0006           PTT_in_GlobalSelect_ADDR:	equ	6h
 0106           PTT_in_IntCtrl_0_ADDR:	equ	106h
 0107           PTT_in_IntCtrl_1_ADDR:	equ	107h
 0005           PTT_in_IntEn_ADDR:	equ	5h
 0020           PTT_in_MASK:	equ	20h
 0000           ; PTT_in_Data access macros
 0000           ;   GetPTT_in_Data macro, return in a
 0000           macro GetPTT_in_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 20h
 0000           macro SetPTT_in_Data
 0000                   or              [Port_1_Data_SHADE], 20h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[PTT_in_Data_ADDR], a
 0000           macro ClearPTT_in_Data
 0000                   and             [Port_1_Data_SHADE], ~20h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[PTT_in_Data_ADDR], a
 0000           RS_232_RX_DRA_Data_ADDR:	equ	0h
 0100           RS_232_RX_DRA_DriveMode_0_ADDR:	equ	100h
 0101           RS_232_RX_DRA_DriveMode_1_ADDR:	equ	101h
 0003           RS_232_RX_DRA_DriveMode_2_ADDR:	equ	3h
 0002           RS_232_RX_DRA_GlobalSelect_ADDR:	equ	2h
 0102           RS_232_RX_DRA_IntCtrl_0_ADDR:	equ	102h
 0103           RS_232_RX_DRA_IntCtrl_1_ADDR:	equ	103h
 0001           RS_232_RX_DRA_IntEn_ADDR:	equ	1h
 0001           RS_232_RX_DRA_MASK:	equ	1h
 0000           ; RS_232_RX_USB address and mask equates
 0000           RS_232_RX_USB_Data_ADDR:	equ	0h
 0100           RS_232_RX_USB_DriveMode_0_ADDR:	equ	100h
 0101           RS_232_RX_USB_DriveMode_1_ADDR:	equ	101h
 0003           RS_232_RX_USB_DriveMode_2_ADDR:	equ	3h
 0002           RS_232_RX_USB_GlobalSelect_ADDR:	equ	2h
 0102           RS_232_RX_USB_IntCtrl_0_ADDR:	equ	102h
 0103           RS_232_RX_USB_IntCtrl_1_ADDR:	equ	103h
 0001           RS_232_RX_USB_IntEn_ADDR:	equ	1h
 0002           RS_232_RX_USB_MASK:	equ	2h
 0000           ; rs232_tx_USB address and mask equates
 0000           rs232_tx_USB_Data_ADDR:	equ	0h
 0100           rs232_tx_USB_DriveMode_0_ADDR:	equ	100h
 0101           rs232_tx_USB_DriveMode_1_ADDR:	equ	101h
 0003           rs232_tx_USB_DriveMode_2_ADDR:	equ	3h
 0002           rs232_tx_USB_GlobalSelect_ADDR:	equ	2h
 0102           rs232_tx_USB_IntCtrl_0_ADDR:	equ	102h
 0103           rs232_tx_USB_IntCtrl_1_ADDR:	equ	103h
 0001           rs232_tx_USB_IntEn_ADDR:	equ	1h
 0004           rs232_tx_USB_MASK:	equ	4h
 0000           ; AGND address and mask equates
 0000           AGND_Data_ADDR:	equ	0h
 0100           AGND_DriveMode_0_ADDR:	equ	100h
 0101           AGND_DriveMode_1_ADDR:	equ	101h
 0003           AGND_DriveMode_2_ADDR:	equ	3h
 0002           AGND_GlobalSelect_ADDR:	equ	2h
 0102           AGND_IntCtrl_0_ADDR:	equ	102h
 0103           AGND_IntCtrl_1_ADDR:	equ	103h
 0001           AGND_IntEn_ADDR:	equ	1h
 0008           AGND_MASK:	equ	8h
 0000           ; aprs_option_1 address and mask equates
 0000           aprs_option_1_Data_ADDR:	equ	0h
 0100           aprs_option_1_DriveMode_0_ADDR:	equ	100h
 0101           aprs_option_1_DriveMode_1_ADDR:	equ	101h
 0003           aprs_option_1_DriveMode_2_ADDR:	equ	3h
 0002           aprs_option_1_GlobalSelect_ADDR:	equ	2h
 0102           aprs_option_1_IntCtrl_0_ADDR:	equ	102h
 0103           aprs_option_1_IntCtrl_1_ADDR:	equ	103h
 0001           aprs_option_1_IntEn_ADDR:	equ	1h
 0010           aprs_option_1_MASK:	equ	10h
 0000           ; mic_out address and mask equates
 0000           mic_out_Data_ADDR:	equ	0h
 0100           mic_out_DriveMode_0_ADDR:	equ	100h
 0101           mic_out_DriveMode_1_ADDR:	equ	101h
 0003           mic_out_DriveMode_2_ADDR:	equ	3h
 0002           mic_out_GlobalSelect_ADDR:	equ	2h
 0102           mic_out_IntCtrl_0_ADDR:	equ	102h
 0103           mic_out_IntCtrl_1_ADDR:	equ	103h
 0001           mic_out_IntEn_ADDR:	equ	1h
 0020           mic_out_MASK:	equ	20h
 0000           ; mic_in address and mask equates
 0000           mic_in_Data_ADDR:	equ	0h
 0100           mic_in_DriveMode_0_ADDR:	equ	100h
 0101           mic_in_DriveMode_1_ADDR:	equ	101h
 0003           mic_in_DriveMode_2_ADDR:	equ	3h
 0002           mic_in_GlobalSelect_ADDR:	equ	2h
 0102           mic_in_IntCtrl_0_ADDR:	equ	102h
 0103           mic_in_IntCtrl_1_ADDR:	equ	103h
 0001           mic_in_IntEn_ADDR:	equ	1h
 0040           mic_in_MASK:	equ	40h
 0000           ; adc_port address and mask equates
 0000           adc_port_Data_ADDR:	equ	0h
 0100           adc_port_DriveMode_0_ADDR:	equ	100h
 0101           adc_port_DriveMode_1_ADDR:	equ	101h
 0003           adc_port_DriveMode_2_ADDR:	equ	3h
 0002           adc_port_GlobalSelect_ADDR:	equ	2h
 0102           adc_port_IntCtrl_0_ADDR:	equ	102h
 0103           adc_port_IntCtrl_1_ADDR:	equ	103h
 0001           adc_port_IntEn_ADDR:	equ	1h
 0080           adc_port_MASK:	equ	80h
 0000           ; rx_aprs address and mask equates
 0004           rx_aprs_Data_ADDR:	equ	4h
 0104           rx_aprs_DriveMode_0_ADDR:	equ	104h
 0105           rx_aprs_DriveMode_1_ADDR:	equ	105h
 0007           rx_aprs_DriveMode_2_ADDR:	equ	7h
 0006           rx_aprs_GlobalSelect_ADDR:	equ	6h
 0106           rx_aprs_IntCtrl_0_ADDR:	equ	106h
 0107           rx_aprs_IntCtrl_1_ADDR:	equ	107h
 0005           rx_aprs_IntEn_ADDR:	equ	5h
 0001           rx_aprs_MASK:	equ	1h
 0000           ; rx_aprs_Data access macros
 0000           ;   Getrx_aprs_Data macro, return in a
 0000           macro Getrx_aprs_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 1h
 0000           macro Setrx_aprs_Data
 0000                   or              [Port_1_Data_SHADE], 1h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[rx_aprs_Data_ADDR], a
 0000           macro Clearrx_aprs_Data
 0000                   and             [Port_1_Data_SHADE], ~1h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[rx_aprs_Data_ADDR], a
 0004           HF_powerPin_Data_ADDR:	equ	4h
 0104           HF_powerPin_DriveMode_0_ADDR:	equ	104h
 0105           HF_powerPin_DriveMode_1_ADDR:	equ	105h
 0007           HF_powerPin_DriveMode_2_ADDR:	equ	7h
 0006           HF_powerPin_GlobalSelect_ADDR:	equ	6h
 0106           HF_powerPin_IntCtrl_0_ADDR:	equ	106h
 0107           HF_powerPin_IntCtrl_1_ADDR:	equ	107h
 0005           HF_powerPin_IntEn_ADDR:	equ	5h
 0002           HF_powerPin_MASK:	equ	2h
 0000           ; HF_powerPin_Data access macros
 0000           ;   GetHF_powerPin_Data macro, return in a
 0000           macro GetHF_powerPin_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 2h
 0000           macro SetHF_powerPin_Data
 0000                   or              [Port_1_Data_SHADE], 2h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[HF_powerPin_Data_ADDR], a
 0000           macro ClearHF_powerPin_Data
 0000                   and             [Port_1_Data_SHADE], ~2h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[HF_powerPin_Data_ADDR], a
 0004           PTTPin_Data_ADDR:	equ	4h
 0104           PTTPin_DriveMode_0_ADDR:	equ	104h
 0105           PTTPin_DriveMode_1_ADDR:	equ	105h
 0007           PTTPin_DriveMode_2_ADDR:	equ	7h
 0006           PTTPin_GlobalSelect_ADDR:	equ	6h
 0106           PTTPin_IntCtrl_0_ADDR:	equ	106h
 0107           PTTPin_IntCtrl_1_ADDR:	equ	107h
 0005           PTTPin_IntEn_ADDR:	equ	5h
 0004           PTTPin_MASK:	equ	4h
 0000           ; PTTPin_Data access macros
 0000           ;   GetPTTPin_Data macro, return in a
 0000           macro GetPTTPin_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 4h
 0000           macro SetPTTPin_Data
 0000                   or              [Port_1_Data_SHADE], 4h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[PTTPin_Data_ADDR], a
 0000           macro ClearPTTPin_Data
 0000                   and             [Port_1_Data_SHADE], ~4h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[PTTPin_Data_ADDR], a
 0004           menue_taste_Data_ADDR:	equ	4h
 0104           menue_taste_DriveMode_0_ADDR:	equ	104h
 0105           menue_taste_DriveMode_1_ADDR:	equ	105h
 0007           menue_taste_DriveMode_2_ADDR:	equ	7h
 0006           menue_taste_GlobalSelect_ADDR:	equ	6h
 0106           menue_taste_IntCtrl_0_ADDR:	equ	106h
 0107           menue_taste_IntCtrl_1_ADDR:	equ	107h
 0005           menue_taste_IntEn_ADDR:	equ	5h
 0010           menue_taste_MASK:	equ	10h
 0000           ; menue_taste_Data access macros
 0000           ;   Getmenue_taste_Data macro, return in a
 0000           macro Getmenue_taste_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 10h
 0000           macro Setmenue_taste_Data
 0000                   or              [Port_1_Data_SHADE], 10h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[menue_taste_Data_ADDR], a
 0000           macro Clearmenue_taste_Data
 0000                   and             [Port_1_Data_SHADE], ~10h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[menue_taste_Data_ADDR], a
 0004           drehgeber_1_Data_ADDR:	equ	4h
 0104           drehgeber_1_DriveMode_0_ADDR:	equ	104h
 0105           drehgeber_1_DriveMode_1_ADDR:	equ	105h
 0007           drehgeber_1_DriveMode_2_ADDR:	equ	7h
 0006           drehgeber_1_GlobalSelect_ADDR:	equ	6h
 0106           drehgeber_1_IntCtrl_0_ADDR:	equ	106h
 0107           drehgeber_1_IntCtrl_1_ADDR:	equ	107h
 0005           drehgeber_1_IntEn_ADDR:	equ	5h
 0040           drehgeber_1_MASK:	equ	40h
 0000           ; drehgeber_1_Data access macros
 0000           ;   Getdrehgeber_1_Data macro, return in a
 0000           macro Getdrehgeber_1_Data
 0000                   mov             a,[Port_1_Data_SHADE]
 0000                   and             a, 40h
 0000           macro Setdrehgeber_1_Data
 0000                   or              [Port_1_Data_SHADE], 40h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[drehgeber_1_Data_ADDR], a
 0000           macro Cleardrehgeber_1_Data
 0000                   and             [Port_1_Data_SHADE], ~40h
 0000                   mov             a, [Port_1_Data_SHADE]
 0000                   mov             reg[drehgeber_1_Data_ADDR], a
 0008           LCD_1D4_Data_ADDR:	equ	8h
 0108           LCD_1D4_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1D4_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1D4_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1D4_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1D4_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1D4_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1D4_IntEn_ADDR:	equ	9h
 0001           LCD_1D4_MASK:	equ	1h
 0000           ; LCD_1D4_Data access macros
 0000           ;   GetLCD_1D4_Data macro, return in a
 0000           macro GetLCD_1D4_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 1h
 0000           macro SetLCD_1D4_Data
 0000                   or              [Port_2_Data_SHADE], 1h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D4_Data_ADDR], a
 0000           macro ClearLCD_1D4_Data
 0000                   and             [Port_2_Data_SHADE], ~1h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D4_Data_ADDR], a
 0000           macro GetLCD_1D4_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 1h
 0000           macro SetLCD_1D4_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 1h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D4_Data_ADDR], a
 0000           macro ClearLCD_1D4_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~1h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D4_Data_ADDR], a
 0000           macro GetLCD_1D4_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 1h
 0000           macro SetLCD_1D4_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 1h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D4_Data_ADDR], a
 0000           macro ClearLCD_1D4_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~1h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D4_Data_ADDR], a
 0008           LCD_1D5_Data_ADDR:	equ	8h
 0108           LCD_1D5_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1D5_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1D5_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1D5_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1D5_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1D5_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1D5_IntEn_ADDR:	equ	9h
 0002           LCD_1D5_MASK:	equ	2h
 0000           ; LCD_1D5_Data access macros
 0000           ;   GetLCD_1D5_Data macro, return in a
 0000           macro GetLCD_1D5_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 2h
 0000           macro SetLCD_1D5_Data
 0000                   or              [Port_2_Data_SHADE], 2h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D5_Data_ADDR], a
 0000           macro ClearLCD_1D5_Data
 0000                   and             [Port_2_Data_SHADE], ~2h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D5_Data_ADDR], a
 0000           macro GetLCD_1D5_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 2h
 0000           macro SetLCD_1D5_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 2h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D5_Data_ADDR], a
 0000           macro ClearLCD_1D5_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~2h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D5_Data_ADDR], a
 0000           macro GetLCD_1D5_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 2h
 0000           macro SetLCD_1D5_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 2h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D5_Data_ADDR], a
 0000           macro ClearLCD_1D5_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~2h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D5_Data_ADDR], a
 0008           LCD_1D6_Data_ADDR:	equ	8h
 0108           LCD_1D6_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1D6_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1D6_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1D6_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1D6_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1D6_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1D6_IntEn_ADDR:	equ	9h
 0004           LCD_1D6_MASK:	equ	4h
 0000           ; LCD_1D6_Data access macros
 0000           ;   GetLCD_1D6_Data macro, return in a
 0000           macro GetLCD_1D6_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 4h
 0000           macro SetLCD_1D6_Data
 0000                   or              [Port_2_Data_SHADE], 4h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D6_Data_ADDR], a
 0000           macro ClearLCD_1D6_Data
 0000                   and             [Port_2_Data_SHADE], ~4h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D6_Data_ADDR], a
 0000           macro GetLCD_1D6_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 4h
 0000           macro SetLCD_1D6_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 4h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D6_Data_ADDR], a
 0000           macro ClearLCD_1D6_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~4h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D6_Data_ADDR], a
 0000           macro GetLCD_1D6_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 4h
 0000           macro SetLCD_1D6_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 4h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D6_Data_ADDR], a
 0000           macro ClearLCD_1D6_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~4h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D6_Data_ADDR], a
 0008           LCD_1D7_Data_ADDR:	equ	8h
 0108           LCD_1D7_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1D7_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1D7_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1D7_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1D7_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1D7_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1D7_IntEn_ADDR:	equ	9h
 0008           LCD_1D7_MASK:	equ	8h
 0000           ; LCD_1D7_Data access macros
 0000           ;   GetLCD_1D7_Data macro, return in a
 0000           macro GetLCD_1D7_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 8h
 0000           macro SetLCD_1D7_Data
 0000                   or              [Port_2_Data_SHADE], 8h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D7_Data_ADDR], a
 0000           macro ClearLCD_1D7_Data
 0000                   and             [Port_2_Data_SHADE], ~8h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1D7_Data_ADDR], a
 0000           macro GetLCD_1D7_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 8h
 0000           macro SetLCD_1D7_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 8h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D7_Data_ADDR], a
 0000           macro ClearLCD_1D7_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~8h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1D7_Data_ADDR], a
 0000           macro GetLCD_1D7_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 8h
 0000           macro SetLCD_1D7_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 8h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D7_Data_ADDR], a
 0000           macro ClearLCD_1D7_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~8h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1D7_Data_ADDR], a
 0008           LCD_1E_Data_ADDR:	equ	8h
 0108           LCD_1E_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1E_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1E_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1E_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1E_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1E_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1E_IntEn_ADDR:	equ	9h
 0010           LCD_1E_MASK:	equ	10h
 0000           ; LCD_1E_Data access macros
 0000           ;   GetLCD_1E_Data macro, return in a
 0000           macro GetLCD_1E_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 10h
 0000           macro SetLCD_1E_Data
 0000                   or              [Port_2_Data_SHADE], 10h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1E_Data_ADDR], a
 0000           macro ClearLCD_1E_Data
 0000                   and             [Port_2_Data_SHADE], ~10h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1E_Data_ADDR], a
 0000           macro GetLCD_1E_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 10h
 0000           macro SetLCD_1E_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 10h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1E_Data_ADDR], a
 0000           macro ClearLCD_1E_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~10h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1E_Data_ADDR], a
 0000           macro GetLCD_1E_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 10h
 0000           macro SetLCD_1E_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 10h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1E_Data_ADDR], a
 0000           macro ClearLCD_1E_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~10h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1E_Data_ADDR], a
 0008           LCD_1RS_Data_ADDR:	equ	8h
 0108           LCD_1RS_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1RS_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1RS_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1RS_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1RS_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1RS_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1RS_IntEn_ADDR:	equ	9h
 0020           LCD_1RS_MASK:	equ	20h
 0000           ; LCD_1RS_Data access macros
 0000           ;   GetLCD_1RS_Data macro, return in a
 0000           macro GetLCD_1RS_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 20h
 0000           macro SetLCD_1RS_Data
 0000                   or              [Port_2_Data_SHADE], 20h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1RS_Data_ADDR], a
 0000           macro ClearLCD_1RS_Data
 0000                   and             [Port_2_Data_SHADE], ~20h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1RS_Data_ADDR], a
 0000           macro GetLCD_1RS_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 20h
 0000           macro SetLCD_1RS_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 20h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1RS_Data_ADDR], a
 0000           macro ClearLCD_1RS_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~20h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1RS_Data_ADDR], a
 0000           macro GetLCD_1RS_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 20h
 0000           macro SetLCD_1RS_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 20h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1RS_Data_ADDR], a
 0000           macro ClearLCD_1RS_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~20h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1RS_Data_ADDR], a
 0008           LCD_1RW_Data_ADDR:	equ	8h
 0108           LCD_1RW_DriveMode_0_ADDR:	equ	108h
 0109           LCD_1RW_DriveMode_1_ADDR:	equ	109h
 000B           LCD_1RW_DriveMode_2_ADDR:	equ	bh
 000A           LCD_1RW_GlobalSelect_ADDR:	equ	ah
 010A           LCD_1RW_IntCtrl_0_ADDR:	equ	10ah
 010B           LCD_1RW_IntCtrl_1_ADDR:	equ	10bh
 0009           LCD_1RW_IntEn_ADDR:	equ	9h
 0040           LCD_1RW_MASK:	equ	40h
 0000           ; LCD_1RW_Data access macros
 0000           ;   GetLCD_1RW_Data macro, return in a
 0000           macro GetLCD_1RW_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 40h
 0000           macro SetLCD_1RW_Data
 0000                   or              [Port_2_Data_SHADE], 40h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1RW_Data_ADDR], a
 0000           macro ClearLCD_1RW_Data
 0000                   and             [Port_2_Data_SHADE], ~40h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[LCD_1RW_Data_ADDR], a
 0000           macro GetLCD_1RW_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 40h
 0000           macro SetLCD_1RW_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 40h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1RW_Data_ADDR], a
 0000           macro ClearLCD_1RW_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~40h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[LCD_1RW_Data_ADDR], a
 0000           macro GetLCD_1RW_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 40h
 0000           macro SetLCD_1RW_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 40h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1RW_Data_ADDR], a
 0000           macro ClearLCD_1RW_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~40h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[LCD_1RW_Data_ADDR], a
 0008           Rs232_TX_DRA_Data_ADDR:	equ	8h
 0108           Rs232_TX_DRA_DriveMode_0_ADDR:	equ	108h
 0109           Rs232_TX_DRA_DriveMode_1_ADDR:	equ	109h
 000B           Rs232_TX_DRA_DriveMode_2_ADDR:	equ	bh
 000A           Rs232_TX_DRA_GlobalSelect_ADDR:	equ	ah
 010A           Rs232_TX_DRA_IntCtrl_0_ADDR:	equ	10ah
 010B           Rs232_TX_DRA_IntCtrl_1_ADDR:	equ	10bh
 0009           Rs232_TX_DRA_IntEn_ADDR:	equ	9h
 0080           Rs232_TX_DRA_MASK:	equ	80h
 0000           ; Rs232_TX_DRA_Data access macros
 0000           ;   GetRs232_TX_DRA_Data macro, return in a
 0000           macro GetRs232_TX_DRA_Data
 0000                   mov             a,[Port_2_Data_SHADE]
 0000                   and             a, 80h
 0000           macro SetRs232_TX_DRA_Data
 0000                   or              [Port_2_Data_SHADE], 80h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[Rs232_TX_DRA_Data_ADDR], a
 0000           macro ClearRs232_TX_DRA_Data
 0000                   and             [Port_2_Data_SHADE], ~80h
 0000                   mov             a, [Port_2_Data_SHADE]
 0000                   mov             reg[Rs232_TX_DRA_Data_ADDR], a
 0000           macro GetRs232_TX_DRA_DriveMode_0
 0000                   mov             a,[Port_2_DriveMode_0_SHADE]
 0000                   and             a, 80h
 0000           macro SetRs232_TX_DRA_DriveMode_0
 0000                   or              [Port_2_DriveMode_0_SHADE], 80h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[Rs232_TX_DRA_Data_ADDR], a
 0000           macro ClearRs232_TX_DRA_DriveMode_0
 0000                   and             [Port_2_DriveMode_0_SHADE], ~80h
 0000                   mov             a, [Port_2_DriveMode_0_SHADE]
 0000                   mov             reg[Rs232_TX_DRA_Data_ADDR], a
 0000           macro GetRs232_TX_DRA_DriveMode_1
 0000                   mov             a,[Port_2_DriveMode_1_SHADE]
 0000                   and             a, 80h
 0000           macro SetRs232_TX_DRA_DriveMode_1
 0000                   or              [Port_2_DriveMode_1_SHADE], 80h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[Rs232_TX_DRA_Data_ADDR], a
 0000           macro ClearRs232_TX_DRA_DriveMode_1
 0000                   and             [Port_2_DriveMode_1_SHADE], ~80h
 0000                   mov             a, [Port_2_DriveMode_1_SHADE]
 0000                   mov             reg[Rs232_TX_DRA_Data_ADDR], a
                export   PSoC_GPIO_ISR
                
                
                ;-----------------------------------------------
                ;  Constant Definitions
                ;-----------------------------------------------
                
                
                ;-----------------------------------------------
                ; Variable Allocation
                ;-----------------------------------------------
                        
                
                ;@PSoC_UserCode_INIT@ (Do not change this line.)
                ;---------------------------------------------------
                ; Insert your custom declarations below this banner
                ;---------------------------------------------------
                  
                ;---------------------------------------------------
                ; Insert your custom declarations above this banner
                ;---------------------------------------------------
                ;@PSoC_UserCode_END@ (Do not change this line.)
                
                
                ;-----------------------------------------------------------------------------
                ;  FUNCTION NAME: PSoC_GPIO_ISR
                ;
                ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                ;
                ;-----------------------------------------------------------------------------
                ;
 0000           PSoC_GPIO_ISR:
 0000           
 0000           
 0000              ;@PSoC_UserCode_BODY@ (Do not change this line.)
 0000              ;---------------------------------------------------
 0000              ; Insert your custom code below this banner
 0000              ;---------------------------------------------------
 0000             
 0000 08           push    a 
 0001 10           push    x
 0002 41E0DF        and   reg[INT_MSK0], ~INT_MSK0_GPIO              ; disable specified interrupt enable bit
 0005              ;mov    a,reg[PRT0DR]
 0005              ;and    a,24
 0005              ;cmp    a,[lastPrt0]
 0005              ;jnz     Lautstaerke
 0005 490420       tst    reg[PRT1DR],0x20
 0008 A01D         jz       l1
 000A 5D04         mov     a,reg[PRT1DR]
 000C 21C0         and     a,192
 000E 3A00         cmp     a,[lastPrt1]
 0010 A042         jz      isrende
 0012 5300         mov     [lastPrt1],a
 0014 3940         cmp     a,0x40
 0016 A00A         jz      links   
 0018 3900         cmp     a,0
 001A B038         jnz     isrende
 001C 550080       mov    [_direction],128
 001F 8033         jmp    isrende
 0021           links:
 0021 550081        mov   [_direction],129   
 0024 802E              jmp    isrende
 0026           l1:  
 0026 2E0010       or     [_TXstatus],16
 0029 7C0000       lcall  _Print_Frequenz
 002C 7C0000       lcall   w3
 002F 7C0000       lcall  PTT_Invert
 0032 490420       tst    reg[PRT1DR],0x20
 0035 A006         jz     l3
 0037 2E0020       or     [_TXstatus],32
 003A 8018         jmp    isrende
 003C           l3: 
 003C 5003         mov    a,3
 003E 7C0000       lcall Eingangsamp_Start
 0041 62E300        mov   reg[RES_WDT], 00h
 0044             ; lcall  _warte1ms
 0044             ; tst    reg[PRT1DR],0x20
 0044             ; jz    l2    
 0044             ; lcall Eingangsamp_Stop
 0044           l9:   
 0044             ; lcall PTT_Invert 
 0044             ; and    [_TXstatus],0xef
 0044             ; lcall   _Print_Frequenz
 0044 550000       mov    [_direction],0
 0047 800B         jmp    isrende
 0049           ;Lautstaerke:
 0049              ;mov     [lastPrt0],a
 0049              ;cmp     a,0
 0049              ;jz       l4
 0049              ;cmp      a,0x10
 0049              ;jnz     isrende
 0049              ;cmp     [_volume],1
 0049              ;jz      isrende
 0049              ;dec     [_volume]
 0049              ;lcall   _kommando_setvol
 0049              ;jmp isrende
 0049           l4: 
 0049 3C0008       cmp     [_volume],8
 004C A006         jz      isrende
 004E 7600         inc     [_volume]
 0050 7C0000       lcall   _kommando_setvol
 0053           
 0053           isrende:
 0053 41DADF       and     reg[INT_CLR0],223
 0056              
 0056              
 0056              
 0056 43E020        or    reg[INT_MSK0], INT_MSK0_GPIO               ; enable specified interrupt enable bit
 0059 20           pop  x
 005A 18           pop  a
 005B              
 005B              ;---------------------------------------------------
 005B              ; Insert your custom code above this banner
 005B              ;---------------------------------------------------
 005B              ;@PSoC_UserCode_END@ (Do not change this line.)
 005B           
 005B 7E           reti
 005C           
 005C           
 005C           ; end of file PSoCGPIOINT.asm
