Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 11:13:45 2019
| Host         : ygunarso-MacBookPro running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file TETRIS_timing_summary_routed.rpt -pb TETRIS_timing_summary_routed.pb -rpx TETRIS_timing_summary_routed.rpx -warn_on_violation
| Design       : TETRIS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 481 register/latch pins with no clock driven by root clock pin: U1/m_signal_reg/Q (HIGH)

 There are 1058 register/latch pins with no clock driven by root clock pin: U1/out_signal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4073 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.655        0.000                      0                   27        0.263        0.000                      0                   27        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          15.655        0.000                      0                   27        0.263        0.000                      0                   27        9.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       15.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.655ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.952ns (21.932%)  route 3.389ns (78.067%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.176     9.449    U1/ten_signal
    SLICE_X71Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.573 r  U1/ten_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.573    U1/ten_counter_0[16]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    24.932    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
                         clock pessimism              0.301    25.233    
                         clock uncertainty           -0.035    25.197    
    SLICE_X71Y61         FDCE (Setup_fdce_C_D)        0.031    25.228    U1/ten_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 15.655    

Slack (MET) :             15.669ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.982ns (22.468%)  route 3.389ns (77.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.176     9.449    U1/ten_signal
    SLICE_X71Y61         LUT2 (Prop_lut2_I0_O)        0.154     9.603 r  U1/ten_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.603    U1/ten_counter_0[18]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    24.932    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[18]/C
                         clock pessimism              0.301    25.233    
                         clock uncertainty           -0.035    25.197    
    SLICE_X71Y61         FDCE (Setup_fdce_C_D)        0.075    25.272    U1/ten_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 15.669    

Slack (MET) :             15.674ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.028%)  route 3.370ns (77.972%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.158     9.431    U1/ten_signal
    SLICE_X71Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.555 r  U1/ten_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.555    U1/ten_counter_0[15]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    24.932    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[15]/C
                         clock pessimism              0.301    25.233    
                         clock uncertainty           -0.035    25.197    
    SLICE_X71Y61         FDCE (Setup_fdce_C_D)        0.031    25.228    U1/ten_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         25.228    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 15.674    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.980ns (22.530%)  route 3.370ns (77.470%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.158     9.431    U1/ten_signal
    SLICE_X71Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.583 r  U1/ten_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.583    U1/ten_counter_0[19]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    24.932    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[19]/C
                         clock pessimism              0.301    25.233    
                         clock uncertainty           -0.035    25.197    
    SLICE_X71Y61         FDCE (Setup_fdce_C_D)        0.075    25.272    U1/ten_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.777ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.952ns (22.708%)  route 3.240ns (77.292%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.028     9.301    U1/ten_signal
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  U1/ten_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.425    U1/ten_counter_0[11]
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    24.933    U1/CLK
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[11]/C
                         clock pessimism              0.276    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X69Y60         FDCE (Setup_fdce_C_D)        0.029    25.202    U1/ten_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 15.777    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.952ns (22.713%)  route 3.239ns (77.287%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.027     9.300    U1/ten_signal
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.424 r  U1/ten_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.424    U1/ten_counter_0[8]
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    24.933    U1/CLK
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[8]/C
                         clock pessimism              0.276    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X69Y60         FDCE (Setup_fdce_C_D)        0.031    25.204    U1/ten_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         25.204    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.795ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.980ns (23.221%)  route 3.240ns (76.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.028     9.301    U1/ten_signal
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.152     9.453 r  U1/ten_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.453    U1/ten_counter_0[12]
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    24.933    U1/CLK
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[12]/C
                         clock pessimism              0.276    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X69Y60         FDCE (Setup_fdce_C_D)        0.075    25.248    U1/ten_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         25.248    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 15.795    

Slack (MET) :             15.796ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.980ns (23.226%)  route 3.239ns (76.774%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.027     9.300    U1/ten_signal
    SLICE_X69Y60         LUT2 (Prop_lut2_I0_O)        0.152     9.452 r  U1/ten_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.452    U1/ten_counter_0[9]
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    24.933    U1/CLK
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[9]/C
                         clock pessimism              0.276    25.209    
                         clock uncertainty           -0.035    25.173    
    SLICE_X69Y60         FDCE (Setup_fdce_C_D)        0.075    25.248    U1/ten_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         25.248    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 15.796    

Slack (MET) :             15.894ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.952ns (23.221%)  route 3.148ns (76.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.936     9.209    U1/ten_signal
    SLICE_X71Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.333 r  U1/ten_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.333    U1/ten_counter_0[13]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    24.932    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[13]/C
                         clock pessimism              0.301    25.233    
                         clock uncertainty           -0.035    25.197    
    SLICE_X71Y61         FDCE (Setup_fdce_C_D)        0.029    25.226    U1/ten_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         25.226    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                 15.894    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.978ns (23.704%)  route 3.148ns (76.296%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.233    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  U1/ten_counter_reg[16]/Q
                         net (fo=2, routed)           1.238     6.927    U1/ten_counter[16]
    SLICE_X69Y61         LUT4 (Prop_lut4_I1_O)        0.124     7.051 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.430     7.481    U1/ten_counter[19]_i_5_n_0
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.544     8.149    U1/ten_counter[19]_i_3_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.273 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.936     9.209    U1/ten_signal
    SLICE_X71Y61         LUT2 (Prop_lut2_I0_O)        0.150     9.359 r  U1/ten_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.359    U1/ten_counter_0[17]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    24.932    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[17]/C
                         clock pessimism              0.301    25.233    
                         clock uncertainty           -0.035    25.197    
    SLICE_X71Y61         FDCE (Setup_fdce_C_D)        0.075    25.272    U1/ten_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 15.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    U1/CLK
    SLICE_X71Y58         FDCE                                         r  U1/ten_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  U1/ten_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.796    U1/ten_counter[0]
    SLICE_X71Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  U1/ten_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U1/ten_counter_0[0]
    SLICE_X71Y58         FDCE                                         r  U1/ten_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.839     2.004    U1/CLK
    SLICE_X71Y58         FDCE                                         r  U1/ten_counter_reg[0]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X71Y58         FDCE (Hold_fdce_C_D)         0.091     1.577    U1/ten_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.210ns (51.069%)  route 0.201ns (48.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.571     1.490    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.201     1.856    U1/out_counter[0]
    SLICE_X14Y63         LUT2 (Prop_lut2_I0_O)        0.046     1.902 r  U1/out_signal_i_1/O
                         net (fo=1, routed)           0.000     1.902    U1/out_signal_i_1_n_0
    SLICE_X14Y63         FDCE                                         r  U1/out_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.841     2.006    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/out_signal_reg/C
                         clock pessimism             -0.515     1.490    
    SLICE_X14Y63         FDCE (Hold_fdce_C_D)         0.131     1.621    U1/out_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.950%)  route 0.201ns (49.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.571     1.490    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.201     1.856    U1/out_counter[0]
    SLICE_X14Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U1/out_counter[1]_i_1_n_0
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.841     2.006    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[1]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X14Y63         FDCE (Hold_fdce_C_D)         0.121     1.611    U1/out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U1/m_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/m_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.208ns (47.037%)  route 0.234ns (52.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.571     1.490    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  U1/m_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.889    U1/m_counter[0]
    SLICE_X14Y63         LUT2 (Prop_lut2_I0_O)        0.044     1.933 r  U1/m_signal_i_1/O
                         net (fo=1, routed)           0.000     1.933    U1/m_signal_i_1_n_0
    SLICE_X14Y63         FDCE                                         r  U1/m_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.841     2.006    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/m_signal_reg/C
                         clock pessimism             -0.515     1.490    
    SLICE_X14Y63         FDCE (Hold_fdce_C_D)         0.131     1.621    U1/m_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U1/m_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/m_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.571     1.490    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 f  U1/m_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.887    U1/m_counter[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.932 r  U1/m_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.932    U1/m_counter[0]_i_1_n_0
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.841     2.006    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[0]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X14Y63         FDCE (Hold_fdce_C_D)         0.121     1.611    U1/m_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.571     1.490    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 f  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.887    U1/out_counter[0]
    SLICE_X14Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.932 r  U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.932    U1/out_counter[0]_i_1_n_0
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.841     2.006    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/out_counter_reg[0]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X14Y63         FDCE (Hold_fdce_C_D)         0.121     1.611    U1/out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U1/m_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/m_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.571     1.490    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  U1/m_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.889    U1/m_counter[0]
    SLICE_X14Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.934 r  U1/m_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    U1/m_counter[1]_i_1_n_0
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.841     2.006    U1/CLK
    SLICE_X14Y63         FDCE                                         r  U1/m_counter_reg[1]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X14Y63         FDCE (Hold_fdce_C_D)         0.120     1.610    U1/m_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.523%)  route 0.325ns (58.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    U1/CLK
    SLICE_X71Y58         FDCE                                         r  U1/ten_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  U1/ten_counter_reg[2]/Q
                         net (fo=2, routed)           0.208     1.836    U1/ten_counter[2]
    SLICE_X71Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.881 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.117     1.998    U1/ten_signal
    SLICE_X71Y58         LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  U1/ten_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    U1/ten_counter_0[1]
    SLICE_X71Y58         FDCE                                         r  U1/ten_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.839     2.004    U1/CLK
    SLICE_X71Y58         FDCE                                         r  U1/ten_counter_reg[1]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X71Y58         FDCE (Hold_fdce_C_D)         0.092     1.578    U1/ten_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.485    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/ten_counter_reg[15]/Q
                         net (fo=2, routed)           0.065     1.691    U1/ten_counter[15]
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.801 r  U1/ten_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.963    U1/ten_counter0_carry__2_n_5
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.108     2.071 r  U1/ten_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.071    U1/ten_counter_0[15]
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    U1/CLK
    SLICE_X71Y61         FDCE                                         r  U1/ten_counter_reg[15]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X71Y61         FDCE (Hold_fdce_C_D)         0.092     1.577    U1/ten_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.401ns (62.350%)  route 0.242ns (37.650%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.485    U1/CLK
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/ten_counter_reg[11]/Q
                         net (fo=2, routed)           0.112     1.739    U1/ten_counter[11]
    SLICE_X70Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.885 r  U1/ten_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.130     2.014    U1/ten_counter0_carry__1_n_4
    SLICE_X69Y60         LUT2 (Prop_lut2_I1_O)        0.114     2.128 r  U1/ten_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.128    U1/ten_counter_0[12]
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    U1/CLK
    SLICE_X69Y60         FDCE                                         r  U1/ten_counter_reg[12]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X69Y60         FDCE (Hold_fdce_C_D)         0.107     1.592    U1/ten_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y63    U1/m_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y63    U1/m_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y63    U1/m_signal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y63    U1/out_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y63    U1/out_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y63    U1/out_signal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X71Y58    U1/ten_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X71Y60    U1/ten_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X69Y60    U1/ten_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y63    U1/m_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y63    U1/m_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y63    U1/m_signal_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y63    U1/out_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y63    U1/out_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y63    U1/out_signal_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y58    U1/ten_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y60    U1/ten_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X69Y60    U1/ten_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X69Y60    U1/ten_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y58    U1/ten_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y60    U1/ten_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X69Y60    U1/ten_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X69Y60    U1/ten_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y60    U1/ten_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y58    U1/ten_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y58    U1/ten_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y58    U1/ten_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y59    U1/ten_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y59    U1/ten_counter_reg[5]/C



