xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../.Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../GameZero.srcs/sources_1/ip/BRAM_VGA_Clock"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../.Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../GameZero.srcs/sources_1/ip/BRAM_VGA_Clock"
BRAM_VGA_Clock_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../GameZero.srcs/sources_1/ip/BRAM_VGA_Clock/BRAM_VGA_Clock_sim_netlist.vhdl,incdir="../../../../GameZero.srcs/sources_1/ip/BRAM_VGA_Clock"
glbl.v,Verilog,xil_defaultlib,glbl.v
