============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 09 2025  02:05:51 pm
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1920            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2020          100     
                                              
             Setup:-     155                  
       Uncertainty:-      50                  
     Required Time:=    1815                  
      Launch Clock:-     100                  
         Data Path:-    1714                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q R     DFFRHQX4       3 10.2    80   287     387    (-,-) 
  g6717__6131/Y                                                 -       S0->Y F     MXI2X4         5  9.8    83   246     634    (-,-) 
  g6614__6783/Y                                                 -       B->Y  R     XNOR2X2        2  6.4    99   255     889    (-,-) 
  g6505__4319/Y                                                 -       A1->Y F     OAI21X4        2  6.3   144   139    1028    (-,-) 
  g6474__4319/Y                                                 -       A1->Y R     AOI21X4        2  6.4   103   140    1168    (-,-) 
  g6468__9315/Y                                                 -       B->Y  F     NOR2BX4        1  4.3    60    79    1247    (-,-) 
  g6455__1705/Y                                                 -       B->Y  R     NOR2X4         2  7.2   106    91    1338    (-,-) 
  g6450__4319/Y                                                 -       B->Y  F     NOR2X6         1  4.3    49    73    1411    (-,-) 
  g6436__9945/Y                                                 -       B->Y  R     NOR2X4         2  5.6    89    76    1487    (-,-) 
  g6418__5107/Y                                                 -       S0->Y R     MX3X1          1  3.2    94   327    1814    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1814    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

