Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Dec  6 17:29 2018
VCD+ Writer M-2017.03_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/inter.vpd' was opened successfully.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 0ps failed at 0ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 0 ps
1 cycle CAS latency is invalid.
Creating SDRC Environment
Creating SDRC Driver
Creating SDRC Monitor
Creating SDRC Environment
Creating SDRC Driver
Creating SDRC Monitor
Creating address with diff bank and row stimulus
Creating address stimulus
Creating page cross-over stimulus
Creating SDRC Driver
Creating SDRC Monitor
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 20000ps failed at 20000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 20000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 40000ps failed at 40000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 40000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 60000ps failed at 60000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 60000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 80000ps failed at 80000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 80000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 100000ps failed at 100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 120000ps failed at 120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 140000ps failed at 140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 160000ps failed at 160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 180000ps failed at 180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 200000ps failed at 200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 220000ps failed at 220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 240000ps failed at 240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 260000ps failed at 260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 280000ps failed at 280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 300000ps failed at 300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 320000ps failed at 320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 340000ps failed at 340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 360000ps failed at 360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 380000ps failed at 380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 400000ps failed at 400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 420000ps failed at 420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 440000ps failed at 440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 460000ps failed at 460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 480000ps failed at 480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 500000ps failed at 500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 520000ps failed at 520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 540000ps failed at 540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 560000ps failed at 560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 580000ps failed at 580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 600000ps failed at 600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 620000ps failed at 620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 640000ps failed at 640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 660000ps failed at 660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 680000ps failed at 680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 700000ps failed at 700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 720000ps failed at 720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 740000ps failed at 740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 760000ps failed at 760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 780000ps failed at 780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 800000ps failed at 800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 820000ps failed at 820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 840000ps failed at 840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 860000ps failed at 860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 880000ps failed at 880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 900000ps failed at 900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 920000ps failed at 920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 940000ps failed at 940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 960000ps failed at 960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 980000ps failed at 980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1000000ps failed at 1000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1020000ps failed at 1020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1040000ps failed at 1040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1060000ps failed at 1060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1080000ps failed at 1080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1100000ps failed at 1100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1120000ps failed at 1120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1140000ps failed at 1140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1160000ps failed at 1160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1180000ps failed at 1180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1200000ps failed at 1200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1220000ps failed at 1220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1240000ps failed at 1240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1260000ps failed at 1260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1280000ps failed at 1280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1300000ps failed at 1300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1320000ps failed at 1320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1340000ps failed at 1340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1360000ps failed at 1360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1380000ps failed at 1380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1400000ps failed at 1400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1420000ps failed at 1420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1440000ps failed at 1440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1460000ps failed at 1460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1480000ps failed at 1480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1500000ps failed at 1500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1520000ps failed at 1520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1540000ps failed at 1540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1560000ps failed at 1560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1580000ps failed at 1580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1600000ps failed at 1600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1620000ps failed at 1620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1640000ps failed at 1640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1660000ps failed at 1660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1680000ps failed at 1680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1700000ps failed at 1700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1720000ps failed at 1720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1740000ps failed at 1740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1760000ps failed at 1760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1780000ps failed at 1780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1800000ps failed at 1800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1820000ps failed at 1820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1840000ps failed at 1840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1860000ps failed at 1860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1880000ps failed at 1880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1900000ps failed at 1900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1920000ps failed at 1920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1940000ps failed at 1940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1960000ps failed at 1960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 1980000ps failed at 1980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 1980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2000000ps failed at 2000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2020000ps failed at 2020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2040000ps failed at 2040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2060000ps failed at 2060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2080000ps failed at 2080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2100000ps failed at 2100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2120000ps failed at 2120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2140000ps failed at 2140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2160000ps failed at 2160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2180000ps failed at 2180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2200000ps failed at 2200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2220000ps failed at 2220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2240000ps failed at 2240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2260000ps failed at 2260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2280000ps failed at 2280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2300000ps failed at 2300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2320000ps failed at 2320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2340000ps failed at 2340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2360000ps failed at 2360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2380000ps failed at 2380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2400000ps failed at 2400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2420000ps failed at 2420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2440000ps failed at 2440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2460000ps failed at 2460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2480000ps failed at 2480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2500000ps failed at 2500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2520000ps failed at 2520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2540000ps failed at 2540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2560000ps failed at 2560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2580000ps failed at 2580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2600000ps failed at 2600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2620000ps failed at 2620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2640000ps failed at 2640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2660000ps failed at 2660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2680000ps failed at 2680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2700000ps failed at 2700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2720000ps failed at 2720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2740000ps failed at 2740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2760000ps failed at 2760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2780000ps failed at 2780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2800000ps failed at 2800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2820000ps failed at 2820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2840000ps failed at 2840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2860000ps failed at 2860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2880000ps failed at 2880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2900000ps failed at 2900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2920000ps failed at 2920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2940000ps failed at 2940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2960000ps failed at 2960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 2980000ps failed at 2980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 2980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3000000ps failed at 3000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3020000ps failed at 3020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3040000ps failed at 3040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3060000ps failed at 3060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3080000ps failed at 3080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3100000ps failed at 3100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3120000ps failed at 3120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3140000ps failed at 3140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3160000ps failed at 3160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3180000ps failed at 3180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3200000ps failed at 3200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3220000ps failed at 3220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3240000ps failed at 3240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3260000ps failed at 3260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3280000ps failed at 3280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3300000ps failed at 3300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3320000ps failed at 3320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3340000ps failed at 3340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3360000ps failed at 3360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3380000ps failed at 3380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3400000ps failed at 3400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3420000ps failed at 3420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3440000ps failed at 3440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3460000ps failed at 3460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3480000ps failed at 3480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3500000ps failed at 3500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3520000ps failed at 3520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3540000ps failed at 3540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3560000ps failed at 3560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3580000ps failed at 3580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3600000ps failed at 3600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3620000ps failed at 3620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3640000ps failed at 3640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3660000ps failed at 3660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3680000ps failed at 3680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3700000ps failed at 3700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3720000ps failed at 3720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3740000ps failed at 3740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3760000ps failed at 3760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3780000ps failed at 3780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3800000ps failed at 3800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3820000ps failed at 3820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3840000ps failed at 3840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3860000ps failed at 3860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3880000ps failed at 3880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3900000ps failed at 3900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3920000ps failed at 3920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3940000ps failed at 3940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3960000ps failed at 3960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 3980000ps failed at 3980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 3980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4000000ps failed at 4000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4020000ps failed at 4020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4040000ps failed at 4040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4060000ps failed at 4060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4080000ps failed at 4080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4100000ps failed at 4100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4120000ps failed at 4120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4140000ps failed at 4140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4160000ps failed at 4160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4180000ps failed at 4180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4200000ps failed at 4200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4220000ps failed at 4220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4240000ps failed at 4240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4260000ps failed at 4260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4280000ps failed at 4280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4300000ps failed at 4300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4320000ps failed at 4320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4340000ps failed at 4340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4360000ps failed at 4360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4380000ps failed at 4380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4400000ps failed at 4400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4420000ps failed at 4420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4440000ps failed at 4440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4460000ps failed at 4460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4480000ps failed at 4480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4500000ps failed at 4500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4520000ps failed at 4520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4540000ps failed at 4540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4560000ps failed at 4560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4580000ps failed at 4580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4600000ps failed at 4600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4620000ps failed at 4620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4640000ps failed at 4640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4660000ps failed at 4660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4680000ps failed at 4680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4700000ps failed at 4700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4720000ps failed at 4720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4740000ps failed at 4740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4760000ps failed at 4760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4780000ps failed at 4780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4800000ps failed at 4800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4820000ps failed at 4820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4840000ps failed at 4840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4860000ps failed at 4860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4880000ps failed at 4880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4900000ps failed at 4900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4920000ps failed at 4920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4940000ps failed at 4940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4960000ps failed at 4960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 4980000ps failed at 4980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 4980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5000000ps failed at 5000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5020000ps failed at 5020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5040000ps failed at 5040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5060000ps failed at 5060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5080000ps failed at 5080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5100000ps failed at 5100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5120000ps failed at 5120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5140000ps failed at 5140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5160000ps failed at 5160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5180000ps failed at 5180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5200000ps failed at 5200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5220000ps failed at 5220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5240000ps failed at 5240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5260000ps failed at 5260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5280000ps failed at 5280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5300000ps failed at 5300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5320000ps failed at 5320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5340000ps failed at 5340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5360000ps failed at 5360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5380000ps failed at 5380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5400000ps failed at 5400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5420000ps failed at 5420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5440000ps failed at 5440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5460000ps failed at 5460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5480000ps failed at 5480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5500000ps failed at 5500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5520000ps failed at 5520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5540000ps failed at 5540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5560000ps failed at 5560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5580000ps failed at 5580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5600000ps failed at 5600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5620000ps failed at 5620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5640000ps failed at 5640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5660000ps failed at 5660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5680000ps failed at 5680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5700000ps failed at 5700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5720000ps failed at 5720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5740000ps failed at 5740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5760000ps failed at 5760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5780000ps failed at 5780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5800000ps failed at 5800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5820000ps failed at 5820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5840000ps failed at 5840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5860000ps failed at 5860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5880000ps failed at 5880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5900000ps failed at 5900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5920000ps failed at 5920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5940000ps failed at 5940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5960000ps failed at 5960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 5980000ps failed at 5980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 5980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6000000ps failed at 6000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6020000ps failed at 6020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6040000ps failed at 6040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6060000ps failed at 6060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6080000ps failed at 6080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6100000ps failed at 6100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6120000ps failed at 6120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6140000ps failed at 6140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6160000ps failed at 6160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6180000ps failed at 6180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6200000ps failed at 6200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6220000ps failed at 6220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6240000ps failed at 6240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6260000ps failed at 6260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6280000ps failed at 6280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6300000ps failed at 6300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6320000ps failed at 6320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6340000ps failed at 6340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6360000ps failed at 6360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6380000ps failed at 6380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6400000ps failed at 6400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6420000ps failed at 6420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6440000ps failed at 6440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6460000ps failed at 6460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6480000ps failed at 6480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6500000ps failed at 6500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6520000ps failed at 6520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6540000ps failed at 6540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6560000ps failed at 6560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6580000ps failed at 6580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6600000ps failed at 6600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6620000ps failed at 6620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6640000ps failed at 6640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6660000ps failed at 6660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6680000ps failed at 6680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6700000ps failed at 6700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6720000ps failed at 6720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6740000ps failed at 6740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6760000ps failed at 6760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6780000ps failed at 6780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6800000ps failed at 6800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6820000ps failed at 6820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6840000ps failed at 6840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6860000ps failed at 6860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6880000ps failed at 6880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6900000ps failed at 6900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6920000ps failed at 6920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6940000ps failed at 6940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6960000ps failed at 6960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 6980000ps failed at 6980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 6980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7000000ps failed at 7000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7020000ps failed at 7020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7040000ps failed at 7040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7060000ps failed at 7060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7080000ps failed at 7080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7100000ps failed at 7100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7120000ps failed at 7120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7140000ps failed at 7140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7160000ps failed at 7160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7180000ps failed at 7180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7200000ps failed at 7200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7220000ps failed at 7220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7240000ps failed at 7240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7260000ps failed at 7260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7280000ps failed at 7280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7300000ps failed at 7300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7320000ps failed at 7320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7340000ps failed at 7340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7360000ps failed at 7360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7380000ps failed at 7380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7400000ps failed at 7400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7420000ps failed at 7420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7440000ps failed at 7440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7460000ps failed at 7460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7480000ps failed at 7480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7500000ps failed at 7500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7520000ps failed at 7520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7540000ps failed at 7540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7560000ps failed at 7560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7580000ps failed at 7580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7600000ps failed at 7600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7620000ps failed at 7620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7640000ps failed at 7640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7660000ps failed at 7660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7680000ps failed at 7680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7700000ps failed at 7700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7720000ps failed at 7720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7740000ps failed at 7740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7760000ps failed at 7760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7780000ps failed at 7780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7800000ps failed at 7800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7820000ps failed at 7820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7840000ps failed at 7840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7860000ps failed at 7860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7880000ps failed at 7880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7900000ps failed at 7900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7920000ps failed at 7920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7940000ps failed at 7940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7960000ps failed at 7960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 7980000ps failed at 7980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 7980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8000000ps failed at 8000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8020000ps failed at 8020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8040000ps failed at 8040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8060000ps failed at 8060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8080000ps failed at 8080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8100000ps failed at 8100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8120000ps failed at 8120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8140000ps failed at 8140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8160000ps failed at 8160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8180000ps failed at 8180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8200000ps failed at 8200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8220000ps failed at 8220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8240000ps failed at 8240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8260000ps failed at 8260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8280000ps failed at 8280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8300000ps failed at 8300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8320000ps failed at 8320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8340000ps failed at 8340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8360000ps failed at 8360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8380000ps failed at 8380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8400000ps failed at 8400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8420000ps failed at 8420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8440000ps failed at 8440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8460000ps failed at 8460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8480000ps failed at 8480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8500000ps failed at 8500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8520000ps failed at 8520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8540000ps failed at 8540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8560000ps failed at 8560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8580000ps failed at 8580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8600000ps failed at 8600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8620000ps failed at 8620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8640000ps failed at 8640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8660000ps failed at 8660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8680000ps failed at 8680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8700000ps failed at 8700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8720000ps failed at 8720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8740000ps failed at 8740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8760000ps failed at 8760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8780000ps failed at 8780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8800000ps failed at 8800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8820000ps failed at 8820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8840000ps failed at 8840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8860000ps failed at 8860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8880000ps failed at 8880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8900000ps failed at 8900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8920000ps failed at 8920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8940000ps failed at 8940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8960000ps failed at 8960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 8980000ps failed at 8980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 8980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9000000ps failed at 9000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9020000ps failed at 9020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9040000ps failed at 9040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9060000ps failed at 9060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9080000ps failed at 9080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9100000ps failed at 9100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9120000ps failed at 9120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9140000ps failed at 9140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9160000ps failed at 9160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9180000ps failed at 9180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9200000ps failed at 9200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9220000ps failed at 9220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9240000ps failed at 9240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9260000ps failed at 9260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9280000ps failed at 9280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9300000ps failed at 9300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9320000ps failed at 9320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9340000ps failed at 9340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9360000ps failed at 9360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9380000ps failed at 9380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9400000ps failed at 9400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9420000ps failed at 9420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9440000ps failed at 9440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9460000ps failed at 9460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9480000ps failed at 9480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9500000ps failed at 9500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9520000ps failed at 9520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9540000ps failed at 9540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9560000ps failed at 9560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9580000ps failed at 9580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9600000ps failed at 9600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9620000ps failed at 9620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9640000ps failed at 9640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9660000ps failed at 9660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9680000ps failed at 9680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9700000ps failed at 9700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9720000ps failed at 9720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9740000ps failed at 9740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9760000ps failed at 9760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9780000ps failed at 9780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9800000ps failed at 9800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9820000ps failed at 9820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9840000ps failed at 9840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9860000ps failed at 9860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9880000ps failed at 9880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9900000ps failed at 9900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9920000ps failed at 9920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9940000ps failed at 9940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9960000ps failed at 9960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 9980000ps failed at 9980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 9980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10000000ps failed at 10000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10020000ps failed at 10020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10040000ps failed at 10040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10060000ps failed at 10060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10080000ps failed at 10080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10100000ps failed at 10100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10120000ps failed at 10120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10140000ps failed at 10140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10160000ps failed at 10160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10180000ps failed at 10180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10200000ps failed at 10200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10200000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  10212.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10220000ps failed at 10220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10240000ps failed at 10240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10260000ps failed at 10260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10280000ps failed at 10280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10300000ps failed at 10300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10320000ps failed at 10320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10340000ps failed at 10340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10360000ps failed at 10360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10380000ps failed at 10380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10380000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  10392.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10400000ps failed at 10400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10420000ps failed at 10420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10440000ps failed at 10440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10460000ps failed at 10460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10480000ps failed at 10480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10500000ps failed at 10500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10520000ps failed at 10520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10540000ps failed at 10540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10560000ps failed at 10560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10560000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  10572.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10580000ps failed at 10580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10600000ps failed at 10600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10620000ps failed at 10620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10640000ps failed at 10640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10660000ps failed at 10660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10680000ps failed at 10680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10700000ps failed at 10700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10720000ps failed at 10720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10740000ps failed at 10740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10740000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  10752.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10760000ps failed at 10760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10780000ps failed at 10780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10800000ps failed at 10800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10820000ps failed at 10820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10840000ps failed at 10840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10860000ps failed at 10860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10880000ps failed at 10880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10900000ps failed at 10900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10920000ps failed at 10920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10920000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  10932.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10940000ps failed at 10940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10960000ps failed at 10960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 10980000ps failed at 10980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 10980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11000000ps failed at 11000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11020000ps failed at 11020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11040000ps failed at 11040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11060000ps failed at 11060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11080000ps failed at 11080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11100000ps failed at 11100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11100000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  11112.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11120000ps failed at 11120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11140000ps failed at 11140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11160000ps failed at 11160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11180000ps failed at 11180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11180000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11200000ps failed at 11200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11220000ps failed at 11220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11240000ps failed at 11240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11260000ps failed at 11260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11280000ps failed at 11280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11280000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  11292.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11300000ps failed at 11300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11320000ps failed at 11320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11340000ps failed at 11340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11360000ps failed at 11360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11360000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11380000ps failed at 11380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11400000ps failed at 11400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11420000ps failed at 11420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11440000ps failed at 11440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11460000ps failed at 11460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11460000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  11472.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11480000ps failed at 11480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11500000ps failed at 11500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11520000ps failed at 11520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11540000ps failed at 11540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11540000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11560000ps failed at 11560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11580000ps failed at 11580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11600000ps failed at 11600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11620000ps failed at 11620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11640000ps failed at 11640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11640000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  11652.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11660000ps failed at 11660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11680000ps failed at 11680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11700000ps failed at 11700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11720000ps failed at 11720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11720000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11740000ps failed at 11740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11760000ps failed at 11760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11780000ps failed at 11780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11800000ps failed at 11800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11820000ps failed at 11820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11820000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  11832.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11840000ps failed at 11840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11860000ps failed at 11860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11880000ps failed at 11880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11900000ps failed at 11900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11900000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11920000ps failed at 11920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11940000ps failed at 11940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11960000ps failed at 11960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 11980000ps failed at 11980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 11980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12000000ps failed at 12000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12000000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  12012.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12020000ps failed at 12020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12040000ps failed at 12040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12060000ps failed at 12060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12080000ps failed at 12080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12080000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12100000ps failed at 12100000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12100000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12120000ps failed at 12120000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12120000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12140000ps failed at 12140000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12140000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12160000ps failed at 12160000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12160000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12180000ps failed at 12180000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12180000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  12192.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12200000ps failed at 12200000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12200000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12220000ps failed at 12220000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12220000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12240000ps failed at 12240000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12240000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12260000ps failed at 12260000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12260000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12280000ps failed at 12280000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12280000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12300000ps failed at 12300000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12300000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12320000ps failed at 12320000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12320000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12340000ps failed at 12340000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12340000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12360000ps failed at 12360000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12360000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  12372.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12380000ps failed at 12380000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12380000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12400000ps failed at 12400000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12400000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12420000ps failed at 12420000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12420000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12440000ps failed at 12440000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12440000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12460000ps failed at 12460000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12460000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12480000ps failed at 12480000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12480000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12500000ps failed at 12500000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12500000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12520000ps failed at 12520000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12520000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12540000ps failed at 12540000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12540000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  12552.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12560000ps failed at 12560000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12560000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12580000ps failed at 12580000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12580000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12600000ps failed at 12600000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12600000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12620000ps failed at 12620000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12620000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12640000ps failed at 12640000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12640000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12660000ps failed at 12660000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12660000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12680000ps failed at 12680000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12680000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12700000ps failed at 12700000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12700000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12720000ps failed at 12720000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12720000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  12732.00 ns AREF : Auto Refresh
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12740000ps failed at 12740000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12740000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12760000ps failed at 12760000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12760000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12780000ps failed at 12780000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12780000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12800000ps failed at 12800000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12800000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12820000ps failed at 12820000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12820000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12840000ps failed at 12840000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12840000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12860000ps failed at 12860000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12860000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12880000ps failed at 12880000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12880000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12900000ps failed at 12900000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12900000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  12912.00 ns LMR  : Load Mode Register
top.u_sdram32 :                             CAS Latency      = 1
top.u_sdram32 :                             Burst Length     = 8
top.u_sdram32 :                             Burst Type       = Sequential
top.u_sdram32 :                             Write Burst Mode = Programmed Burst Length
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12920000ps failed at 12920000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12920000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12940000ps failed at 12940000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12940000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12960000ps failed at 12960000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12960000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 12980000ps failed at 12980000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 12980000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 13000000ps failed at 13000000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 13000000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 13020000ps failed at 13020000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 13020000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 13040000ps failed at 13040000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 13040000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 13060000ps failed at 13060000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 13060000 ps
1 cycle CAS latency is invalid.
"../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: started at 13080000ps failed at 13080000ps
	Offending '(whitebox_if.cfg_sdr_mode_reg != 13'h0013)'
Error: "../tb/assertions.sv", 103: top.assertion.sdram_CasLatency_1: at time 13080000 ps
1 cycle CAS latency is invalid.
top.u_sdram32 : at time  23312.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  23492.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  23672.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  23852.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  24032.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  24212.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  24392.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  24572.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  24752.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  24932.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  25112.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  25292.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  25472.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  25652.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  25832.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  26012.00 ns LMR  : Load Mode Register
top.u_sdram32 :                             CAS Latency      = 3
top.u_sdram32 :                             Burst Length     = 8
top.u_sdram32 :                             Burst Type       = Sequential
top.u_sdram32 :                             Write Burst Mode = Programmed Burst Length
----------------------------------------
 Case-8 Configurable data width         
----------------------------------------
############# BurstWrite_diff_col_row_bank, COL:xxxxxxxxx
############# BurstWrite_diff_col_row_bank, BANK:00
############# BurstWrite_diff_col_row_bank, ROW:110010100011
############# BurstWrite_diff_col_row_bank, ADDR:11001010001100xxxxxxxxx00
Write Address: 01946000, Burst Size:          1
-> ADDR+i:00000000011001010001100000000000
-> ADDR:000000011001010001100000000000
Status: Burst-No:           0  Write Address: 0651800  WriteData: 80008080 
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 26225000ps failed at 26225000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 26225000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  26392.00 ns ACT  : Bank = 0 Row =  326
top.u_sdram32 : at time  26472.00 ns WRITE: Bank = 0 Row =  326, Col =   0, Data = 00008080
top.u_sdram32 : at time  26492.00 ns WRITE: Bank = 0 Row =  326, Col =   1, Data = 00008000
top.u_sdram32 : at time  26512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  26572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  26578.00 ns READ : Bank = 0 Row =  326, Col =   0, Data = 00008080
top.u_sdram32 : at time  26598.00 ns READ : Bank = 0 Row =  326, Col =   1, Data = 00008000
READ STATUS: Burst-No:           0 Addr: 0651800 Rxd: 80008080
############# BurstWrite_diff_col_row_bank, COL:xxxxxxxxx
############# BurstWrite_diff_col_row_bank, BANK:01
############# BurstWrite_diff_col_row_bank, ROW:011100011100
############# BurstWrite_diff_col_row_bank, ADDR:01110001110001xxxxxxxxx00
Write Address: 00e38800, Burst Size:          1
-> ADDR+i:00000000001110001110001000000000
-> ADDR:000000001110001110001000000000
Status: Burst-No:           0  Write Address: 038e200  WriteData: 00000008 
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 27715000ps failed at 27715000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 27715000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  27892.00 ns ACT  : Bank = 2 Row = 1592
top.u_sdram32 : at time  27972.00 ns WRITE: Bank = 2 Row = 1592, Col =   0, Data = 00000008
top.u_sdram32 : at time  27992.00 ns WRITE: Bank = 2 Row = 1592, Col =   1, Data = 00000000
top.u_sdram32 : at time  28012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  28072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  28078.00 ns READ : Bank = 2 Row = 1592, Col =   0, Data = 00000008
top.u_sdram32 : at time  28098.00 ns READ : Bank = 2 Row = 1592, Col =   1, Data = 00000000
READ STATUS: Burst-No:           0 Addr: 038e200 Rxd: 00000008
----------------------------------------
 Case-7 Four Bank feature               
----------------------------------------
############# BurstWrite_diff_col_row_bank, COL:000000000
############# BurstWrite_diff_col_row_bank, BANK:00
############# BurstWrite_diff_col_row_bank, ROW:000000000001
############# BurstWrite_diff_col_row_bank, ADDR:0000000000010000000000000
Write Address: 00002000, Burst Size:          1
-> ADDR+i:00000000000000000000100000000000
-> ADDR:000000000000000000100000000000
Status: Burst-No:           0  Write Address: 0000800  WriteData: 00000006 
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 28215000ps failed at 28215000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 28215000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  28392.00 ns ACT  : Bank = 0 Row =    2
top.u_sdram32 : at time  28472.00 ns WRITE: Bank = 0 Row =    2, Col =   0, Data = 00000006
top.u_sdram32 : at time  28492.00 ns WRITE: Bank = 0 Row =    2, Col =   1, Data = 00000000
top.u_sdram32 : at time  28512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  28572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  28578.00 ns READ : Bank = 0 Row =    2, Col =   0, Data = 00000006
top.u_sdram32 : at time  28598.00 ns READ : Bank = 0 Row =    2, Col =   1, Data = 00000000
READ STATUS: Burst-No:           0 Addr: 0000800 Rxd: 00000006
############# BurstWrite_diff_col_row_bank, COL:000000001
############# BurstWrite_diff_col_row_bank, BANK:00
############# BurstWrite_diff_col_row_bank, ROW:000000000001
############# BurstWrite_diff_col_row_bank, ADDR:0000000000010000000000100
Write Address: 00002004, Burst Size:          1
-> ADDR+i:00000000000000000000100000000001
-> ADDR:000000000000000000100000000001
Status: Burst-No:           0  Write Address: 0000801  WriteData: 00000006 
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 29715000ps failed at 29715000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 29715000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  29812.00 ns WRITE: Bank = 0 Row =    2, Col =   2, Data = 00000006
top.u_sdram32 : at time  29832.00 ns WRITE: Bank = 0 Row =    2, Col =   3, Data = 00000000
top.u_sdram32 : at time  29852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  29912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  29918.00 ns READ : Bank = 0 Row =    2, Col =   2, Data = 00000006
top.u_sdram32 : at time  29938.00 ns READ : Bank = 0 Row =    2, Col =   3, Data = 00000000
READ STATUS: Burst-No:           0 Addr: 0000801 Rxd: 00000006
ERROR, incorrect programmed bank!!
############# BurstWrite_diff_col_row_bank, COL:000000010
############# BurstWrite_diff_col_row_bank, BANK:00
############# BurstWrite_diff_col_row_bank, ROW:000000000001
############# BurstWrite_diff_col_row_bank, ADDR:0000000000010000000001000
Write Address: 00002008, Burst Size:          1
-> ADDR+i:00000000000000000000100000000010
-> ADDR:000000000000000000100000000010
Status: Burst-No:           0  Write Address: 0000802  WriteData: 00000006 
ERROR, incorrect programmed bank!!
top.u_sdram32 : at time  31152.00 ns WRITE: Bank = 0 Row =    2, Col =   4, Data = 00000006
top.u_sdram32 : at time  31172.00 ns WRITE: Bank = 0 Row =    2, Col =   5, Data = 00000000
top.u_sdram32 : at time  31192.00 ns BST  : Burst Terminate
############# BurstWrite_diff_col_row_bank, COL:000000011
############# BurstWrite_diff_col_row_bank, BANK:00
############# BurstWrite_diff_col_row_bank, ROW:000000000001
############# BurstWrite_diff_col_row_bank, ADDR:0000000000010000000001100
Write Address: 0000200c, Burst Size:          1
-> ADDR+i:00000000000000000000100000000011
-> ADDR:000000000000000000100000000011
Status: Burst-No:           0  Write Address: 0000803  WriteData: 00000006 
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 32075000ps failed at 32075000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 32075000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  32172.00 ns WRITE: Bank = 0 Row =    2, Col =   6, Data = 00000006
top.u_sdram32 : at time  32192.00 ns WRITE: Bank = 0 Row =    2, Col =   7, Data = 00000000
top.u_sdram32 : at time  32212.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32278.00 ns READ : Bank = 0 Row =    2, Col =   4, Data = 00000006
top.u_sdram32 : at time  32298.00 ns READ : Bank = 0 Row =    2, Col =   5, Data = 00000000
READ STATUS: Burst-No:           0 Addr: 0000802 Rxd: 00000006
ERROR, incorrect programmed bank!!
-------------------------------------- 
 End-7 Four Bank feature               
-------------------------------------- 
-------------------------------------- 
 Case-2: x2 Write/Read Case        
-------------------------------------- 
Write Address: 00651cbc, Burst Size:         15
-> ADDR+i:00000000000110010100011100101111
-> ADDR:000000000110010100011100101111
Status: Burst-No:           0  Write Address: 019472f  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110000
-> ADDR:000000000110010100011100101111
Status: Burst-No:           1  Write Address: 0194730  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110001
-> ADDR:000000000110010100011100101111
Status: Burst-No:           2  Write Address: 0194731  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110010
-> ADDR:000000000110010100011100101111
Status: Burst-No:           3  Write Address: 0194732  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110011
-> ADDR:000000000110010100011100101111
Status: Burst-No:           4  Write Address: 0194733  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110100
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  32592.00 ns ACT  : Bank = 3 Row = 1617
top.u_sdram32 : at time  32672.00 ns WRITE: Bank = 3 Row = 1617, Col =  94, Data = 00008465
top.u_sdram32 : at time  32692.00 ns WRITE: Bank = 3 Row = 1617, Col =  95, Data = 0000b2c2
top.u_sdram32 : at time  32712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32732.00 ns WRITE: Bank = 3 Row = 1617, Col =  96, Data = 00008465
Status: Burst-No:           5  Write Address: 0194734  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110101
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  32752.00 ns WRITE: Bank = 3 Row = 1617, Col =  97, Data = 0000b2c2
top.u_sdram32 : at time  32772.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32792.00 ns WRITE: Bank = 3 Row = 1617, Col =  98, Data = 00008465
Status: Burst-No:           6  Write Address: 0194735  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110110
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  32812.00 ns WRITE: Bank = 3 Row = 1617, Col =  99, Data = 0000b2c2
top.u_sdram32 : at time  32832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32852.00 ns WRITE: Bank = 3 Row = 1617, Col = 100, Data = 00008465
Status: Burst-No:           7  Write Address: 0194736  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100110111
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  32872.00 ns WRITE: Bank = 3 Row = 1617, Col = 101, Data = 0000b2c2
top.u_sdram32 : at time  32892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32912.00 ns WRITE: Bank = 3 Row = 1617, Col = 102, Data = 00008465
Status: Burst-No:           8  Write Address: 0194737  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100111000
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  32932.00 ns WRITE: Bank = 3 Row = 1617, Col = 103, Data = 0000b2c2
top.u_sdram32 : at time  32952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  32972.00 ns WRITE: Bank = 3 Row = 1617, Col = 104, Data = 00008465
Status: Burst-No:           9  Write Address: 0194738  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100111001
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  32992.00 ns WRITE: Bank = 3 Row = 1617, Col = 105, Data = 0000b2c2
top.u_sdram32 : at time  33012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33032.00 ns WRITE: Bank = 3 Row = 1617, Col = 106, Data = 00008465
Status: Burst-No:          10  Write Address: 0194739  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100111010
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  33052.00 ns WRITE: Bank = 3 Row = 1617, Col = 107, Data = 0000b2c2
top.u_sdram32 : at time  33072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33092.00 ns WRITE: Bank = 3 Row = 1617, Col = 108, Data = 00008465
Status: Burst-No:          11  Write Address: 019473a  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100111011
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  33112.00 ns WRITE: Bank = 3 Row = 1617, Col = 109, Data = 0000b2c2
top.u_sdram32 : at time  33132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33152.00 ns WRITE: Bank = 3 Row = 1617, Col = 110, Data = 00008465
Status: Burst-No:          12  Write Address: 019473b  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100111100
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  33172.00 ns WRITE: Bank = 3 Row = 1617, Col = 111, Data = 0000b2c2
top.u_sdram32 : at time  33192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33212.00 ns WRITE: Bank = 3 Row = 1617, Col = 112, Data = 00008465
Status: Burst-No:          13  Write Address: 019473c  WriteData: b2c28465 
-> ADDR+i:00000000000110010100011100111101
-> ADDR:000000000110010100011100101111
top.u_sdram32 : at time  33232.00 ns WRITE: Bank = 3 Row = 1617, Col = 113, Data = 0000b2c2
top.u_sdram32 : at time  33252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33272.00 ns WRITE: Bank = 3 Row = 1617, Col = 114, Data = 00008465
Status: Burst-No:          14  Write Address: 019473d  WriteData: b2c28465 
top.u_sdram32 : at time  33292.00 ns WRITE: Bank = 3 Row = 1617, Col = 115, Data = 0000b2c2
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 33295000ps failed at 33295000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 33295000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  33312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33332.00 ns WRITE: Bank = 3 Row = 1617, Col = 116, Data = 00008465
top.u_sdram32 : at time  33352.00 ns WRITE: Bank = 3 Row = 1617, Col = 117, Data = 0000b2c2
top.u_sdram32 : at time  33372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33392.00 ns WRITE: Bank = 3 Row = 1617, Col = 118, Data = 00008465
top.u_sdram32 : at time  33412.00 ns WRITE: Bank = 3 Row = 1617, Col = 119, Data = 0000b2c2
top.u_sdram32 : at time  33432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33452.00 ns WRITE: Bank = 3 Row = 1617, Col = 120, Data = 00008465
top.u_sdram32 : at time  33472.00 ns WRITE: Bank = 3 Row = 1617, Col = 121, Data = 0000b2c2
top.u_sdram32 : at time  33492.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33512.00 ns WRITE: Bank = 3 Row = 1617, Col = 122, Data = 00008465
top.u_sdram32 : at time  33532.00 ns WRITE: Bank = 3 Row = 1617, Col = 123, Data = 0000b2c2
top.u_sdram32 : at time  33552.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33612.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  33618.00 ns READ : Bank = 0 Row =    2, Col =   6, Data = 00000006
top.u_sdram32 : at time  33638.00 ns READ : Bank = 0 Row =    2, Col =   7, Data = 00000000
READ STATUS: Burst-No:           0 Addr: 0000803 Rxd: 00000006
Write Address: 000ac316, Burst Size:          7
-> ADDR+i:00000000000000101011000011000101
-> ADDR:000000000000101011000011000101
Status: Burst-No:           0  Write Address: 002b0c5  WriteData: 89375212 
-> ADDR+i:00000000000000101011000011000110
-> ADDR:000000000000101011000011000101
Status: Burst-No:           1  Write Address: 002b0c6  WriteData: 89375212 
-> ADDR+i:00000000000000101011000011000111
-> ADDR:000000000000101011000011000101
Status: Burst-No:           2  Write Address: 002b0c7  WriteData: 89375212 
-> ADDR+i:00000000000000101011000011001000
-> ADDR:000000000000101011000011000101
Status: Burst-No:           3  Write Address: 002b0c8  WriteData: 89375212 
-> ADDR+i:00000000000000101011000011001001
-> ADDR:000000000000101011000011000101
Status: Burst-No:           4  Write Address: 002b0c9  WriteData: 89375212 
-> ADDR+i:00000000000000101011000011001010
-> ADDR:000000000000101011000011000101
top.u_sdram32 : at time  33932.00 ns ACT  : Bank = 0 Row =  172
top.u_sdram32 : at time  34012.00 ns WRITE: Bank = 0 Row =  172, Col = 138, Data = 00005212
top.u_sdram32 : at time  34032.00 ns WRITE: Bank = 0 Row =  172, Col = 139, Data = 00008937
top.u_sdram32 : at time  34052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34072.00 ns WRITE: Bank = 0 Row =  172, Col = 140, Data = 00005212
Status: Burst-No:           5  Write Address: 002b0ca  WriteData: 89375212 
-> ADDR+i:00000000000000101011000011001011
-> ADDR:000000000000101011000011000101
top.u_sdram32 : at time  34092.00 ns WRITE: Bank = 0 Row =  172, Col = 141, Data = 00008937
top.u_sdram32 : at time  34112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34132.00 ns WRITE: Bank = 0 Row =  172, Col = 142, Data = 00005212
Status: Burst-No:           6  Write Address: 002b0cb  WriteData: 89375212 
top.u_sdram32 : at time  34152.00 ns WRITE: Bank = 0 Row =  172, Col = 143, Data = 00008937
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 34155000ps failed at 34155000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 34155000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  34172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34192.00 ns WRITE: Bank = 0 Row =  172, Col = 144, Data = 00005212
top.u_sdram32 : at time  34212.00 ns WRITE: Bank = 0 Row =  172, Col = 145, Data = 00008937
top.u_sdram32 : at time  34232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34252.00 ns WRITE: Bank = 0 Row =  172, Col = 146, Data = 00005212
top.u_sdram32 : at time  34272.00 ns WRITE: Bank = 0 Row =  172, Col = 147, Data = 00008937
top.u_sdram32 : at time  34292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34312.00 ns WRITE: Bank = 0 Row =  172, Col = 148, Data = 00005212
top.u_sdram32 : at time  34332.00 ns WRITE: Bank = 0 Row =  172, Col = 149, Data = 00008937
top.u_sdram32 : at time  34352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34372.00 ns WRITE: Bank = 0 Row =  172, Col = 150, Data = 00005212
top.u_sdram32 : at time  34392.00 ns WRITE: Bank = 0 Row =  172, Col = 151, Data = 00008937
top.u_sdram32 : at time  34412.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34472.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34478.00 ns READ : Bank = 3 Row = 1617, Col =  94, Data = 00008465
top.u_sdram32 : at time  34498.00 ns READ : Bank = 3 Row = 1617, Col =  95, Data = 0000b2c2
READ STATUS: Burst-No:           0 Addr: 019472f Rxd: b2c28465
top.u_sdram32 : at time  34752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  34758.00 ns READ : Bank = 3 Row = 1617, Col =  96, Data = 00008465
top.u_sdram32 : at time  34778.00 ns READ : Bank = 3 Row = 1617, Col =  97, Data = 0000b2c2
READ STATUS: Burst-No:           1 Addr: 0194730 Rxd: b2c28465
top.u_sdram32 : at time  35032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  35038.00 ns READ : Bank = 3 Row = 1617, Col =  98, Data = 00008465
top.u_sdram32 : at time  35058.00 ns READ : Bank = 3 Row = 1617, Col =  99, Data = 0000b2c2
READ STATUS: Burst-No:           2 Addr: 0194731 Rxd: b2c28465
top.u_sdram32 : at time  35312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  35318.00 ns READ : Bank = 3 Row = 1617, Col = 100, Data = 00008465
top.u_sdram32 : at time  35338.00 ns READ : Bank = 3 Row = 1617, Col = 101, Data = 0000b2c2
READ STATUS: Burst-No:           3 Addr: 0194732 Rxd: b2c28465
top.u_sdram32 : at time  35592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  35598.00 ns READ : Bank = 3 Row = 1617, Col = 102, Data = 00008465
top.u_sdram32 : at time  35618.00 ns READ : Bank = 3 Row = 1617, Col = 103, Data = 0000b2c2
READ STATUS: Burst-No:           4 Addr: 0194733 Rxd: b2c28465
top.u_sdram32 : at time  35872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  35878.00 ns READ : Bank = 3 Row = 1617, Col = 104, Data = 00008465
top.u_sdram32 : at time  35898.00 ns READ : Bank = 3 Row = 1617, Col = 105, Data = 0000b2c2
READ STATUS: Burst-No:           5 Addr: 0194734 Rxd: b2c28465
top.u_sdram32 : at time  36152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  36158.00 ns READ : Bank = 3 Row = 1617, Col = 106, Data = 00008465
top.u_sdram32 : at time  36178.00 ns READ : Bank = 3 Row = 1617, Col = 107, Data = 0000b2c2
READ STATUS: Burst-No:           6 Addr: 0194735 Rxd: b2c28465
top.u_sdram32 : at time  36432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  36438.00 ns READ : Bank = 3 Row = 1617, Col = 108, Data = 00008465
top.u_sdram32 : at time  36458.00 ns READ : Bank = 3 Row = 1617, Col = 109, Data = 0000b2c2
READ STATUS: Burst-No:           7 Addr: 0194736 Rxd: b2c28465
top.u_sdram32 : at time  36712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  36718.00 ns READ : Bank = 3 Row = 1617, Col = 110, Data = 00008465
top.u_sdram32 : at time  36738.00 ns READ : Bank = 3 Row = 1617, Col = 111, Data = 0000b2c2
READ STATUS: Burst-No:           8 Addr: 0194737 Rxd: b2c28465
top.u_sdram32 : at time  36992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  36998.00 ns READ : Bank = 3 Row = 1617, Col = 112, Data = 00008465
top.u_sdram32 : at time  37018.00 ns READ : Bank = 3 Row = 1617, Col = 113, Data = 0000b2c2
READ STATUS: Burst-No:           9 Addr: 0194738 Rxd: b2c28465
top.u_sdram32 : at time  37272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  37278.00 ns READ : Bank = 3 Row = 1617, Col = 114, Data = 00008465
top.u_sdram32 : at time  37298.00 ns READ : Bank = 3 Row = 1617, Col = 115, Data = 0000b2c2
READ STATUS: Burst-No:          10 Addr: 0194739 Rxd: b2c28465
top.u_sdram32 : at time  37552.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  37558.00 ns READ : Bank = 3 Row = 1617, Col = 116, Data = 00008465
top.u_sdram32 : at time  37578.00 ns READ : Bank = 3 Row = 1617, Col = 117, Data = 0000b2c2
READ STATUS: Burst-No:          11 Addr: 019473a Rxd: b2c28465
top.u_sdram32 : at time  37832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  37838.00 ns READ : Bank = 3 Row = 1617, Col = 118, Data = 00008465
top.u_sdram32 : at time  37858.00 ns READ : Bank = 3 Row = 1617, Col = 119, Data = 0000b2c2
READ STATUS: Burst-No:          12 Addr: 019473b Rxd: b2c28465
top.u_sdram32 : at time  38112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  38118.00 ns READ : Bank = 3 Row = 1617, Col = 120, Data = 00008465
top.u_sdram32 : at time  38138.00 ns READ : Bank = 3 Row = 1617, Col = 121, Data = 0000b2c2
READ STATUS: Burst-No:          13 Addr: 019473c Rxd: b2c28465
top.u_sdram32 : at time  38392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  38398.00 ns READ : Bank = 3 Row = 1617, Col = 122, Data = 00008465
top.u_sdram32 : at time  38418.00 ns READ : Bank = 3 Row = 1617, Col = 123, Data = 0000b2c2
READ STATUS: Burst-No:          14 Addr: 019473d Rxd: b2c28465
-------------------------------------- 
 End-2: x2 Write/Read Case        
-------------------------------------- 
----------------------------------------
 Case-3 Create a Page Cross Over        
----------------------------------------
Write Address: 00d27be8, Burst Size:         10
-> ADDR+i:00000000001101001001111011111010
-> ADDR:000000001101001001111011111010
Status: Burst-No:           0  Write Address: 0349efa  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111011111011
-> ADDR:000000001101001001111011111010
Status: Burst-No:           1  Write Address: 0349efb  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111011111100
-> ADDR:000000001101001001111011111010
Status: Burst-No:           2  Write Address: 0349efc  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111011111101
-> ADDR:000000001101001001111011111010
Status: Burst-No:           3  Write Address: 0349efd  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111011111110
-> ADDR:000000001101001001111011111010
Status: Burst-No:           4  Write Address: 0349efe  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111011111111
-> ADDR:000000001101001001111011111010
top.u_sdram32 : at time  38712.00 ns ACT  : Bank = 2 Row = 1319
top.u_sdram32 : at time  38792.00 ns WRITE: Bank = 2 Row = 1319, Col = 244, Data = 0000e301
top.u_sdram32 : at time  38812.00 ns WRITE: Bank = 2 Row = 1319, Col = 245, Data = 000000f3
top.u_sdram32 : at time  38832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  38852.00 ns WRITE: Bank = 2 Row = 1319, Col = 246, Data = 0000e301
Status: Burst-No:           5  Write Address: 0349eff  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111100000000
-> ADDR:000000001101001001111011111010
top.u_sdram32 : at time  38872.00 ns WRITE: Bank = 2 Row = 1319, Col = 247, Data = 000000f3
top.u_sdram32 : at time  38892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  38912.00 ns WRITE: Bank = 2 Row = 1319, Col = 248, Data = 0000e301
Status: Burst-No:           6  Write Address: 0349f00  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111100000001
-> ADDR:000000001101001001111011111010
top.u_sdram32 : at time  38932.00 ns WRITE: Bank = 2 Row = 1319, Col = 249, Data = 000000f3
top.u_sdram32 : at time  38952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  38972.00 ns WRITE: Bank = 2 Row = 1319, Col = 250, Data = 0000e301
Status: Burst-No:           7  Write Address: 0349f01  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111100000010
-> ADDR:000000001101001001111011111010
top.u_sdram32 : at time  38992.00 ns WRITE: Bank = 2 Row = 1319, Col = 251, Data = 000000f3
top.u_sdram32 : at time  39012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39032.00 ns WRITE: Bank = 2 Row = 1319, Col = 252, Data = 0000e301
Status: Burst-No:           8  Write Address: 0349f02  WriteData: 00f3e301 
-> ADDR+i:00000000001101001001111100000011
-> ADDR:000000001101001001111011111010
top.u_sdram32 : at time  39052.00 ns WRITE: Bank = 2 Row = 1319, Col = 253, Data = 000000f3
top.u_sdram32 : at time  39072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39092.00 ns WRITE: Bank = 2 Row = 1319, Col = 254, Data = 0000e301
Status: Burst-No:           9  Write Address: 0349f03  WriteData: 00f3e301 
Write Address: 00736be8, Burst Size:          8
-> ADDR+i:00000000000111001101101011111010
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39112.00 ns WRITE: Bank = 2 Row = 1319, Col = 255, Data = 000000f3
top.u_sdram32 : at time  39132.00 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 01cdafa  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101011111011
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39192.00 ns ACT  : Bank = 3 Row = 1319
top.u_sdram32 : at time  39272.00 ns WRITE: Bank = 3 Row = 1319, Col =   0, Data = 0000e301
top.u_sdram32 : at time  39292.00 ns WRITE: Bank = 3 Row = 1319, Col =   1, Data = 000000f3
top.u_sdram32 : at time  39312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39332.00 ns WRITE: Bank = 3 Row = 1319, Col =   2, Data = 0000e301
Status: Burst-No:           1  Write Address: 01cdafb  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101011111100
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39352.00 ns WRITE: Bank = 3 Row = 1319, Col =   3, Data = 000000f3
top.u_sdram32 : at time  39372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39392.00 ns WRITE: Bank = 3 Row = 1319, Col =   4, Data = 0000e301
Status: Burst-No:           2  Write Address: 01cdafc  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101011111101
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39412.00 ns WRITE: Bank = 3 Row = 1319, Col =   5, Data = 000000f3
top.u_sdram32 : at time  39432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39452.00 ns WRITE: Bank = 3 Row = 1319, Col =   6, Data = 0000e301
Status: Burst-No:           3  Write Address: 01cdafd  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101011111110
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39472.00 ns WRITE: Bank = 3 Row = 1319, Col =   7, Data = 000000f3
top.u_sdram32 : at time  39492.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 01cdafe  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101011111111
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39552.00 ns ACT  : Bank = 2 Row = 1846
top.u_sdram32 : at time  39632.00 ns WRITE: Bank = 2 Row = 1846, Col = 244, Data = 0000cd0d
top.u_sdram32 : at time  39652.00 ns WRITE: Bank = 2 Row = 1846, Col = 245, Data = 000006d7
top.u_sdram32 : at time  39672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39692.00 ns WRITE: Bank = 2 Row = 1846, Col = 246, Data = 0000cd0d
Status: Burst-No:           5  Write Address: 01cdaff  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101100000000
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39712.00 ns WRITE: Bank = 2 Row = 1846, Col = 247, Data = 000006d7
top.u_sdram32 : at time  39732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39752.00 ns WRITE: Bank = 2 Row = 1846, Col = 248, Data = 0000cd0d
Status: Burst-No:           6  Write Address: 01cdb00  WriteData: 06d7cd0d 
-> ADDR+i:00000000000111001101101100000001
-> ADDR:000000000111001101101011111010
top.u_sdram32 : at time  39772.00 ns WRITE: Bank = 2 Row = 1846, Col = 249, Data = 000006d7
top.u_sdram32 : at time  39792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39812.00 ns WRITE: Bank = 2 Row = 1846, Col = 250, Data = 0000cd0d
Status: Burst-No:           7  Write Address: 01cdb01  WriteData: 06d7cd0d 
Write Address: 009c5bf0, Burst Size:         15
-> ADDR+i:00000000001001110001011011111100
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  39832.00 ns WRITE: Bank = 2 Row = 1846, Col = 251, Data = 000006d7
top.u_sdram32 : at time  39852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39872.00 ns WRITE: Bank = 2 Row = 1846, Col = 252, Data = 0000cd0d
Status: Burst-No:           0  Write Address: 02716fc  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011011111101
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  39892.00 ns WRITE: Bank = 2 Row = 1846, Col = 253, Data = 000006d7
top.u_sdram32 : at time  39912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  39932.00 ns WRITE: Bank = 2 Row = 1846, Col = 254, Data = 0000cd0d
Status: Burst-No:           1  Write Address: 02716fd  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011011111110
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  39952.00 ns WRITE: Bank = 2 Row = 1846, Col = 255, Data = 000006d7
top.u_sdram32 : at time  39972.00 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 02716fe  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011011111111
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40032.00 ns ACT  : Bank = 3 Row = 1846
top.u_sdram32 : at time  40112.00 ns WRITE: Bank = 3 Row = 1846, Col =   0, Data = 0000cd0d
top.u_sdram32 : at time  40132.00 ns WRITE: Bank = 3 Row = 1846, Col =   1, Data = 000006d7
top.u_sdram32 : at time  40152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40172.00 ns WRITE: Bank = 3 Row = 1846, Col =   2, Data = 0000cd0d
Status: Burst-No:           3  Write Address: 02716ff  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000000
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40192.00 ns WRITE: Bank = 3 Row = 1846, Col =   3, Data = 000006d7
top.u_sdram32 : at time  40212.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0271700  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000001
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40272.00 ns ACT  : Bank = 2 Row =  453
top.u_sdram32 : at time  40352.00 ns WRITE: Bank = 2 Row =  453, Col = 248, Data = 0000f176
top.u_sdram32 : at time  40372.00 ns WRITE: Bank = 2 Row =  453, Col = 249, Data = 00003b23
top.u_sdram32 : at time  40392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40412.00 ns WRITE: Bank = 2 Row =  453, Col = 250, Data = 0000f176
Status: Burst-No:           5  Write Address: 0271701  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000010
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40432.00 ns WRITE: Bank = 2 Row =  453, Col = 251, Data = 00003b23
top.u_sdram32 : at time  40452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40472.00 ns WRITE: Bank = 2 Row =  453, Col = 252, Data = 0000f176
Status: Burst-No:           6  Write Address: 0271702  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000011
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40492.00 ns WRITE: Bank = 2 Row =  453, Col = 253, Data = 00003b23
top.u_sdram32 : at time  40512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40532.00 ns WRITE: Bank = 2 Row =  453, Col = 254, Data = 0000f176
Status: Burst-No:           7  Write Address: 0271703  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000100
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40552.00 ns WRITE: Bank = 2 Row =  453, Col = 255, Data = 00003b23
top.u_sdram32 : at time  40572.00 ns BST  : Burst Terminate
Status: Burst-No:           8  Write Address: 0271704  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000101
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40632.00 ns ACT  : Bank = 3 Row =  453
top.u_sdram32 : at time  40712.00 ns WRITE: Bank = 3 Row =  453, Col =   0, Data = 0000f176
top.u_sdram32 : at time  40732.00 ns WRITE: Bank = 3 Row =  453, Col =   1, Data = 00003b23
top.u_sdram32 : at time  40752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40772.00 ns WRITE: Bank = 3 Row =  453, Col =   2, Data = 0000f176
Status: Burst-No:           9  Write Address: 0271705  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000110
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40792.00 ns WRITE: Bank = 3 Row =  453, Col =   3, Data = 00003b23
top.u_sdram32 : at time  40812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40832.00 ns WRITE: Bank = 3 Row =  453, Col =   4, Data = 0000f176
Status: Burst-No:          10  Write Address: 0271706  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100000111
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40852.00 ns WRITE: Bank = 3 Row =  453, Col =   5, Data = 00003b23
top.u_sdram32 : at time  40872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40892.00 ns WRITE: Bank = 3 Row =  453, Col =   6, Data = 0000f176
Status: Burst-No:          11  Write Address: 0271707  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100001000
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40912.00 ns WRITE: Bank = 3 Row =  453, Col =   7, Data = 00003b23
top.u_sdram32 : at time  40932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  40952.00 ns WRITE: Bank = 3 Row =  453, Col =   8, Data = 0000f176
Status: Burst-No:          12  Write Address: 0271708  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100001001
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  40972.00 ns WRITE: Bank = 3 Row =  453, Col =   9, Data = 00003b23
top.u_sdram32 : at time  40992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41012.00 ns WRITE: Bank = 3 Row =  453, Col =  10, Data = 0000f176
Status: Burst-No:          13  Write Address: 0271709  WriteData: 3b23f176 
-> ADDR+i:00000000001001110001011100001010
-> ADDR:000000001001110001011011111100
top.u_sdram32 : at time  41032.00 ns WRITE: Bank = 3 Row =  453, Col =  11, Data = 00003b23
top.u_sdram32 : at time  41052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41072.00 ns WRITE: Bank = 3 Row =  453, Col =  12, Data = 0000f176
Status: Burst-No:          14  Write Address: 027170a  WriteData: 3b23f176 
top.u_sdram32 : at time  41092.00 ns WRITE: Bank = 3 Row =  453, Col =  13, Data = 00003b23
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 41095000ps failed at 41095000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 41095000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  41112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41132.00 ns WRITE: Bank = 3 Row =  453, Col =  14, Data = 0000f176
top.u_sdram32 : at time  41152.00 ns WRITE: Bank = 3 Row =  453, Col =  15, Data = 00003b23
top.u_sdram32 : at time  41172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41192.00 ns WRITE: Bank = 3 Row =  453, Col =  16, Data = 0000f176
top.u_sdram32 : at time  41212.00 ns WRITE: Bank = 3 Row =  453, Col =  17, Data = 00003b23
top.u_sdram32 : at time  41232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41252.00 ns WRITE: Bank = 3 Row =  453, Col =  18, Data = 0000f176
top.u_sdram32 : at time  41272.00 ns WRITE: Bank = 3 Row =  453, Col =  19, Data = 00003b23
top.u_sdram32 : at time  41292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41312.00 ns WRITE: Bank = 3 Row =  453, Col =  20, Data = 0000f176
top.u_sdram32 : at time  41332.00 ns WRITE: Bank = 3 Row =  453, Col =  21, Data = 00003b23
top.u_sdram32 : at time  41352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41412.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41418.00 ns READ : Bank = 0 Row =  172, Col = 138, Data = 00005212
top.u_sdram32 : at time  41438.00 ns READ : Bank = 0 Row =  172, Col = 139, Data = 00008937
READ STATUS: Burst-No:           0 Addr: 002b0c5 Rxd: 89375212
top.u_sdram32 : at time  41672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41678.00 ns READ : Bank = 0 Row =  172, Col = 140, Data = 00005212
top.u_sdram32 : at time  41698.00 ns READ : Bank = 0 Row =  172, Col = 141, Data = 00008937
READ STATUS: Burst-No:           1 Addr: 002b0c6 Rxd: 89375212
top.u_sdram32 : at time  41932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  41938.00 ns READ : Bank = 0 Row =  172, Col = 142, Data = 00005212
top.u_sdram32 : at time  41958.00 ns READ : Bank = 0 Row =  172, Col = 143, Data = 00008937
READ STATUS: Burst-No:           2 Addr: 002b0c7 Rxd: 89375212
top.u_sdram32 : at time  42192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  42198.00 ns READ : Bank = 0 Row =  172, Col = 144, Data = 00005212
top.u_sdram32 : at time  42218.00 ns READ : Bank = 0 Row =  172, Col = 145, Data = 00008937
READ STATUS: Burst-No:           3 Addr: 002b0c8 Rxd: 89375212
top.u_sdram32 : at time  42452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  42458.00 ns READ : Bank = 0 Row =  172, Col = 146, Data = 00005212
top.u_sdram32 : at time  42478.00 ns READ : Bank = 0 Row =  172, Col = 147, Data = 00008937
READ STATUS: Burst-No:           4 Addr: 002b0c9 Rxd: 89375212
top.u_sdram32 : at time  42712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  42718.00 ns READ : Bank = 0 Row =  172, Col = 148, Data = 00005212
top.u_sdram32 : at time  42738.00 ns READ : Bank = 0 Row =  172, Col = 149, Data = 00008937
READ STATUS: Burst-No:           5 Addr: 002b0ca Rxd: 89375212
top.u_sdram32 : at time  42972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  42978.00 ns READ : Bank = 0 Row =  172, Col = 150, Data = 00005212
top.u_sdram32 : at time  42998.00 ns READ : Bank = 0 Row =  172, Col = 151, Data = 00008937
READ STATUS: Burst-No:           6 Addr: 002b0cb Rxd: 89375212
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 43095000ps failed at 43095000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 43095000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  43292.00 ns ACT  : Bank = 2 Row = 1319
top.u_sdram32 : at time  43412.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  43418.00 ns READ : Bank = 2 Row = 1319, Col = 244, Data = 0000e301
top.u_sdram32 : at time  43438.00 ns READ : Bank = 2 Row = 1319, Col = 245, Data = 000000f3
READ STATUS: Burst-No:           0 Addr: 0349efa Rxd: 00f3e301
top.u_sdram32 : at time  43692.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  43698.00 ns READ : Bank = 2 Row = 1319, Col = 246, Data = 0000e301
top.u_sdram32 : at time  43718.00 ns READ : Bank = 2 Row = 1319, Col = 247, Data = 000000f3
READ STATUS: Burst-No:           1 Addr: 0349efb Rxd: 00f3e301
top.u_sdram32 : at time  43972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  43978.00 ns READ : Bank = 2 Row = 1319, Col = 248, Data = 0000e301
top.u_sdram32 : at time  43998.00 ns READ : Bank = 2 Row = 1319, Col = 249, Data = 000000f3
READ STATUS: Burst-No:           2 Addr: 0349efc Rxd: 00f3e301
top.u_sdram32 : at time  44252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  44258.00 ns READ : Bank = 2 Row = 1319, Col = 250, Data = 0000e301
top.u_sdram32 : at time  44278.00 ns READ : Bank = 2 Row = 1319, Col = 251, Data = 000000f3
READ STATUS: Burst-No:           3 Addr: 0349efd Rxd: 00f3e301
top.u_sdram32 : at time  44532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  44538.00 ns READ : Bank = 2 Row = 1319, Col = 252, Data = 0000e301
top.u_sdram32 : at time  44558.00 ns READ : Bank = 2 Row = 1319, Col = 253, Data = 000000f3
READ STATUS: Burst-No:           4 Addr: 0349efe Rxd: 00f3e301
top.u_sdram32 : at time  44812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  44818.00 ns READ : Bank = 2 Row = 1319, Col = 254, Data = 0000e301
top.u_sdram32 : at time  44838.00 ns READ : Bank = 2 Row = 1319, Col = 255, Data = 000000f3
READ STATUS: Burst-No:           5 Addr: 0349eff Rxd: 00f3e301
top.u_sdram32 : at time  45112.00 ns ACT  : Bank = 3 Row = 1319
top.u_sdram32 : at time  45232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  45238.00 ns READ : Bank = 3 Row = 1319, Col =   0, Data = 0000e301
top.u_sdram32 : at time  45258.00 ns READ : Bank = 3 Row = 1319, Col =   1, Data = 000000f3
READ STATUS: Burst-No:           6 Addr: 0349f00 Rxd: 00f3e301
top.u_sdram32 : at time  45512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  45518.00 ns READ : Bank = 3 Row = 1319, Col =   2, Data = 0000e301
top.u_sdram32 : at time  45538.00 ns READ : Bank = 3 Row = 1319, Col =   3, Data = 000000f3
READ STATUS: Burst-No:           7 Addr: 0349f01 Rxd: 00f3e301
top.u_sdram32 : at time  45792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  45798.00 ns READ : Bank = 3 Row = 1319, Col =   4, Data = 0000e301
top.u_sdram32 : at time  45818.00 ns READ : Bank = 3 Row = 1319, Col =   5, Data = 000000f3
READ STATUS: Burst-No:           8 Addr: 0349f02 Rxd: 00f3e301
top.u_sdram32 : at time  46072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  46078.00 ns READ : Bank = 3 Row = 1319, Col =   6, Data = 0000e301
top.u_sdram32 : at time  46098.00 ns READ : Bank = 3 Row = 1319, Col =   7, Data = 000000f3
READ STATUS: Burst-No:           9 Addr: 0349f03 Rxd: 00f3e301
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 46195000ps failed at 46195000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 46195000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  46392.00 ns ACT  : Bank = 2 Row = 1846
top.u_sdram32 : at time  46512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  46518.00 ns READ : Bank = 2 Row = 1846, Col = 244, Data = 0000cd0d
top.u_sdram32 : at time  46538.00 ns READ : Bank = 2 Row = 1846, Col = 245, Data = 000006d7
READ STATUS: Burst-No:           0 Addr: 01cdafa Rxd: 06d7cd0d
top.u_sdram32 : at time  46792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  46798.00 ns READ : Bank = 2 Row = 1846, Col = 246, Data = 0000cd0d
top.u_sdram32 : at time  46818.00 ns READ : Bank = 2 Row = 1846, Col = 247, Data = 000006d7
READ STATUS: Burst-No:           1 Addr: 01cdafb Rxd: 06d7cd0d
top.u_sdram32 : at time  47072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  47078.00 ns READ : Bank = 2 Row = 1846, Col = 248, Data = 0000cd0d
top.u_sdram32 : at time  47098.00 ns READ : Bank = 2 Row = 1846, Col = 249, Data = 000006d7
READ STATUS: Burst-No:           2 Addr: 01cdafc Rxd: 06d7cd0d
top.u_sdram32 : at time  47352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  47358.00 ns READ : Bank = 2 Row = 1846, Col = 250, Data = 0000cd0d
top.u_sdram32 : at time  47378.00 ns READ : Bank = 2 Row = 1846, Col = 251, Data = 000006d7
READ STATUS: Burst-No:           3 Addr: 01cdafd Rxd: 06d7cd0d
top.u_sdram32 : at time  47632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  47638.00 ns READ : Bank = 2 Row = 1846, Col = 252, Data = 0000cd0d
top.u_sdram32 : at time  47658.00 ns READ : Bank = 2 Row = 1846, Col = 253, Data = 000006d7
READ STATUS: Burst-No:           4 Addr: 01cdafe Rxd: 06d7cd0d
top.u_sdram32 : at time  47912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  47918.00 ns READ : Bank = 2 Row = 1846, Col = 254, Data = 0000cd0d
top.u_sdram32 : at time  47938.00 ns READ : Bank = 2 Row = 1846, Col = 255, Data = 000006d7
READ STATUS: Burst-No:           5 Addr: 01cdaff Rxd: 06d7cd0d
top.u_sdram32 : at time  48212.00 ns ACT  : Bank = 3 Row = 1846
top.u_sdram32 : at time  48332.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  48338.00 ns READ : Bank = 3 Row = 1846, Col =   0, Data = 0000cd0d
top.u_sdram32 : at time  48358.00 ns READ : Bank = 3 Row = 1846, Col =   1, Data = 000006d7
READ STATUS: Burst-No:           6 Addr: 01cdb00 Rxd: 06d7cd0d
top.u_sdram32 : at time  48612.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  48618.00 ns READ : Bank = 3 Row = 1846, Col =   2, Data = 0000cd0d
top.u_sdram32 : at time  48638.00 ns READ : Bank = 3 Row = 1846, Col =   3, Data = 000006d7
READ STATUS: Burst-No:           7 Addr: 01cdb01 Rxd: 06d7cd0d
-------------------------------------- 
 End-3 Create a Page Cross Over
-------------------------------------- 
---------------------------------------
 Case:5 24 Write & 24 Read With Different Bank and Row 
---------------------------------------
Write Address: 006eac00, Burst Size:          7
-> ADDR+i:00000000000110111010101100000000
-> ADDR:000000000110111010101100000000
Status: Burst-No:           0  Write Address: 01bab00  WriteData: 1e8dcd3d 
-> ADDR+i:00000000000110111010101100000001
-> ADDR:000000000110111010101100000000
Status: Burst-No:           1  Write Address: 01bab01  WriteData: 1e8dcd3d 
-> ADDR+i:00000000000110111010101100000010
-> ADDR:000000000110111010101100000000
Status: Burst-No:           2  Write Address: 01bab02  WriteData: 1e8dcd3d 
-> ADDR+i:00000000000110111010101100000011
-> ADDR:000000000110111010101100000000
Status: Burst-No:           3  Write Address: 01bab03  WriteData: 1e8dcd3d 
-> ADDR+i:00000000000110111010101100000100
-> ADDR:000000000110111010101100000000
Status: Burst-No:           4  Write Address: 01bab04  WriteData: 1e8dcd3d 
-> ADDR+i:00000000000110111010101100000101
-> ADDR:000000000110111010101100000000
top.u_sdram32 : at time  48932.00 ns ACT  : Bank = 3 Row = 1770
top.u_sdram32 : at time  49012.00 ns WRITE: Bank = 3 Row = 1770, Col =   0, Data = 0000cd3d
top.u_sdram32 : at time  49032.00 ns WRITE: Bank = 3 Row = 1770, Col =   1, Data = 00001e8d
top.u_sdram32 : at time  49052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49072.00 ns WRITE: Bank = 3 Row = 1770, Col =   2, Data = 0000cd3d
Status: Burst-No:           5  Write Address: 01bab05  WriteData: 1e8dcd3d 
-> ADDR+i:00000000000110111010101100000110
-> ADDR:000000000110111010101100000000
top.u_sdram32 : at time  49092.00 ns WRITE: Bank = 3 Row = 1770, Col =   3, Data = 00001e8d
top.u_sdram32 : at time  49112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49132.00 ns WRITE: Bank = 3 Row = 1770, Col =   4, Data = 0000cd3d
Status: Burst-No:           6  Write Address: 01bab06  WriteData: 1e8dcd3d 
Write Address: 0022b400, Burst Size:          5
-> ADDR+i:00000000000010001010110100000000
-> ADDR:000000000010001010110100000000
top.u_sdram32 : at time  49152.00 ns WRITE: Bank = 3 Row = 1770, Col =   5, Data = 00001e8d
top.u_sdram32 : at time  49172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49192.00 ns WRITE: Bank = 3 Row = 1770, Col =   6, Data = 0000cd3d
Status: Burst-No:           0  Write Address: 008ad00  WriteData: 76d457ed 
-> ADDR+i:00000000000010001010110100000001
-> ADDR:000000000010001010110100000000
top.u_sdram32 : at time  49212.00 ns WRITE: Bank = 3 Row = 1770, Col =   7, Data = 00001e8d
top.u_sdram32 : at time  49232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49252.00 ns WRITE: Bank = 3 Row = 1770, Col =   8, Data = 0000cd3d
Status: Burst-No:           1  Write Address: 008ad01  WriteData: 76d457ed 
-> ADDR+i:00000000000010001010110100000010
-> ADDR:000000000010001010110100000000
top.u_sdram32 : at time  49272.00 ns WRITE: Bank = 3 Row = 1770, Col =   9, Data = 00001e8d
top.u_sdram32 : at time  49292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49312.00 ns WRITE: Bank = 3 Row = 1770, Col =  10, Data = 0000cd3d
Status: Burst-No:           2  Write Address: 008ad02  WriteData: 76d457ed 
-> ADDR+i:00000000000010001010110100000011
-> ADDR:000000000010001010110100000000
top.u_sdram32 : at time  49332.00 ns WRITE: Bank = 3 Row = 1770, Col =  11, Data = 00001e8d
top.u_sdram32 : at time  49352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49372.00 ns WRITE: Bank = 3 Row = 1770, Col =  12, Data = 0000cd3d
Status: Burst-No:           3  Write Address: 008ad03  WriteData: 76d457ed 
-> ADDR+i:00000000000010001010110100000100
-> ADDR:000000000010001010110100000000
top.u_sdram32 : at time  49392.00 ns WRITE: Bank = 3 Row = 1770, Col =  13, Data = 00001e8d
top.u_sdram32 : at time  49412.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 008ad04  WriteData: 76d457ed 
Write Address: 00d83400, Burst Size:          4
-> ADDR+i:00000000001101100000110100000000
-> ADDR:000000001101100000110100000000
top.u_sdram32 : at time  49472.00 ns ACT  : Bank = 1 Row =  555
top.u_sdram32 : at time  49552.00 ns WRITE: Bank = 1 Row =  555, Col =   0, Data = 000057ed
top.u_sdram32 : at time  49572.00 ns WRITE: Bank = 1 Row =  555, Col =   1, Data = 000076d4
top.u_sdram32 : at time  49592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49612.00 ns WRITE: Bank = 1 Row =  555, Col =   2, Data = 000057ed
Status: Burst-No:           0  Write Address: 0360d00  WriteData: 462df78c 
-> ADDR+i:00000000001101100000110100000001
-> ADDR:000000001101100000110100000000
top.u_sdram32 : at time  49632.00 ns WRITE: Bank = 1 Row =  555, Col =   3, Data = 000076d4
top.u_sdram32 : at time  49652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49672.00 ns WRITE: Bank = 1 Row =  555, Col =   4, Data = 000057ed
Status: Burst-No:           1  Write Address: 0360d01  WriteData: 462df78c 
-> ADDR+i:00000000001101100000110100000010
-> ADDR:000000001101100000110100000000
top.u_sdram32 : at time  49692.00 ns WRITE: Bank = 1 Row =  555, Col =   5, Data = 000076d4
top.u_sdram32 : at time  49712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49732.00 ns WRITE: Bank = 1 Row =  555, Col =   6, Data = 000057ed
Status: Burst-No:           2  Write Address: 0360d02  WriteData: 462df78c 
-> ADDR+i:00000000001101100000110100000011
-> ADDR:000000001101100000110100000000
top.u_sdram32 : at time  49752.00 ns WRITE: Bank = 1 Row =  555, Col =   7, Data = 000076d4
top.u_sdram32 : at time  49772.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49792.00 ns WRITE: Bank = 1 Row =  555, Col =   8, Data = 000057ed
Status: Burst-No:           3  Write Address: 0360d03  WriteData: 462df78c 
top.u_sdram32 : at time  49812.00 ns WRITE: Bank = 1 Row =  555, Col =   9, Data = 000076d4
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 49815000ps failed at 49815000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 49815000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  49832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  49952.00 ns ACT  : Bank = 1 Row = 1411
top.u_sdram32 : at time  50032.00 ns WRITE: Bank = 1 Row = 1411, Col =   0, Data = 0000f78c
top.u_sdram32 : at time  50052.00 ns WRITE: Bank = 1 Row = 1411, Col =   1, Data = 0000462d
top.u_sdram32 : at time  50072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50092.00 ns WRITE: Bank = 1 Row = 1411, Col =   2, Data = 0000f78c
top.u_sdram32 : at time  50112.00 ns WRITE: Bank = 1 Row = 1411, Col =   3, Data = 0000462d
top.u_sdram32 : at time  50132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50152.00 ns WRITE: Bank = 1 Row = 1411, Col =   4, Data = 0000f78c
top.u_sdram32 : at time  50172.00 ns WRITE: Bank = 1 Row = 1411, Col =   5, Data = 0000462d
top.u_sdram32 : at time  50192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50212.00 ns WRITE: Bank = 1 Row = 1411, Col =   6, Data = 0000f78c
top.u_sdram32 : at time  50232.00 ns WRITE: Bank = 1 Row = 1411, Col =   7, Data = 0000462d
top.u_sdram32 : at time  50252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50312.00 ns ACT  : Bank = 2 Row =  453
top.u_sdram32 : at time  50432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50438.00 ns READ : Bank = 2 Row =  453, Col = 248, Data = 0000f176
top.u_sdram32 : at time  50458.00 ns READ : Bank = 2 Row =  453, Col = 249, Data = 00003b23
READ STATUS: Burst-No:           0 Addr: 02716fc Rxd: 3b23f176
top.u_sdram32 : at time  50712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50718.00 ns READ : Bank = 2 Row =  453, Col = 250, Data = 0000f176
top.u_sdram32 : at time  50738.00 ns READ : Bank = 2 Row =  453, Col = 251, Data = 00003b23
READ STATUS: Burst-No:           1 Addr: 02716fd Rxd: 3b23f176
top.u_sdram32 : at time  50992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  50998.00 ns READ : Bank = 2 Row =  453, Col = 252, Data = 0000f176
top.u_sdram32 : at time  51018.00 ns READ : Bank = 2 Row =  453, Col = 253, Data = 00003b23
READ STATUS: Burst-No:           2 Addr: 02716fe Rxd: 3b23f176
top.u_sdram32 : at time  51272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  51278.00 ns READ : Bank = 2 Row =  453, Col = 254, Data = 0000f176
top.u_sdram32 : at time  51298.00 ns READ : Bank = 2 Row =  453, Col = 255, Data = 00003b23
READ STATUS: Burst-No:           3 Addr: 02716ff Rxd: 3b23f176
top.u_sdram32 : at time  51572.00 ns ACT  : Bank = 3 Row =  453
top.u_sdram32 : at time  51692.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  51698.00 ns READ : Bank = 3 Row =  453, Col =   0, Data = 0000f176
top.u_sdram32 : at time  51718.00 ns READ : Bank = 3 Row =  453, Col =   1, Data = 00003b23
READ STATUS: Burst-No:           4 Addr: 0271700 Rxd: 3b23f176
top.u_sdram32 : at time  51972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  51978.00 ns READ : Bank = 3 Row =  453, Col =   2, Data = 0000f176
top.u_sdram32 : at time  51998.00 ns READ : Bank = 3 Row =  453, Col =   3, Data = 00003b23
READ STATUS: Burst-No:           5 Addr: 0271701 Rxd: 3b23f176
top.u_sdram32 : at time  52252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  52258.00 ns READ : Bank = 3 Row =  453, Col =   4, Data = 0000f176
top.u_sdram32 : at time  52278.00 ns READ : Bank = 3 Row =  453, Col =   5, Data = 00003b23
READ STATUS: Burst-No:           6 Addr: 0271702 Rxd: 3b23f176
top.u_sdram32 : at time  52532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  52538.00 ns READ : Bank = 3 Row =  453, Col =   6, Data = 0000f176
top.u_sdram32 : at time  52558.00 ns READ : Bank = 3 Row =  453, Col =   7, Data = 00003b23
READ STATUS: Burst-No:           7 Addr: 0271703 Rxd: 3b23f176
top.u_sdram32 : at time  52812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  52818.00 ns READ : Bank = 3 Row =  453, Col =   8, Data = 0000f176
top.u_sdram32 : at time  52838.00 ns READ : Bank = 3 Row =  453, Col =   9, Data = 00003b23
READ STATUS: Burst-No:           8 Addr: 0271704 Rxd: 3b23f176
top.u_sdram32 : at time  53092.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  53098.00 ns READ : Bank = 3 Row =  453, Col =  10, Data = 0000f176
top.u_sdram32 : at time  53118.00 ns READ : Bank = 3 Row =  453, Col =  11, Data = 00003b23
READ STATUS: Burst-No:           9 Addr: 0271705 Rxd: 3b23f176
top.u_sdram32 : at time  53372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  53378.00 ns READ : Bank = 3 Row =  453, Col =  12, Data = 0000f176
top.u_sdram32 : at time  53398.00 ns READ : Bank = 3 Row =  453, Col =  13, Data = 00003b23
READ STATUS: Burst-No:          10 Addr: 0271706 Rxd: 3b23f176
top.u_sdram32 : at time  53652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  53658.00 ns READ : Bank = 3 Row =  453, Col =  14, Data = 0000f176
top.u_sdram32 : at time  53678.00 ns READ : Bank = 3 Row =  453, Col =  15, Data = 00003b23
READ STATUS: Burst-No:          11 Addr: 0271707 Rxd: 3b23f176
top.u_sdram32 : at time  53932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  53938.00 ns READ : Bank = 3 Row =  453, Col =  16, Data = 0000f176
top.u_sdram32 : at time  53958.00 ns READ : Bank = 3 Row =  453, Col =  17, Data = 00003b23
READ STATUS: Burst-No:          12 Addr: 0271708 Rxd: 3b23f176
top.u_sdram32 : at time  54152.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  54332.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  54512.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  54692.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  54872.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  55052.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  55232.00 ns ACT  : Bank = 3 Row =  453
top.u_sdram32 : at time  55352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  55358.00 ns READ : Bank = 3 Row =  453, Col =  18, Data = 0000f176
top.u_sdram32 : at time  55378.00 ns READ : Bank = 3 Row =  453, Col =  19, Data = 00003b23
READ STATUS: Burst-No:          13 Addr: 0271709 Rxd: 3b23f176
top.u_sdram32 : at time  55632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  55638.00 ns READ : Bank = 3 Row =  453, Col =  20, Data = 0000f176
top.u_sdram32 : at time  55658.00 ns READ : Bank = 3 Row =  453, Col =  21, Data = 00003b23
READ STATUS: Burst-No:          14 Addr: 027170a Rxd: 3b23f176
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 55755000ps failed at 55755000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 55755000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  55952.00 ns ACT  : Bank = 3 Row = 1770
top.u_sdram32 : at time  56072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  56078.00 ns READ : Bank = 3 Row = 1770, Col =   0, Data = 0000cd3d
top.u_sdram32 : at time  56098.00 ns READ : Bank = 3 Row = 1770, Col =   1, Data = 00001e8d
READ STATUS: Burst-No:           0 Addr: 01bab00 Rxd: 1e8dcd3d
top.u_sdram32 : at time  56352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  56358.00 ns READ : Bank = 3 Row = 1770, Col =   2, Data = 0000cd3d
top.u_sdram32 : at time  56378.00 ns READ : Bank = 3 Row = 1770, Col =   3, Data = 00001e8d
READ STATUS: Burst-No:           1 Addr: 01bab01 Rxd: 1e8dcd3d
top.u_sdram32 : at time  56632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  56638.00 ns READ : Bank = 3 Row = 1770, Col =   4, Data = 0000cd3d
top.u_sdram32 : at time  56658.00 ns READ : Bank = 3 Row = 1770, Col =   5, Data = 00001e8d
READ STATUS: Burst-No:           2 Addr: 01bab02 Rxd: 1e8dcd3d
top.u_sdram32 : at time  56912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  56918.00 ns READ : Bank = 3 Row = 1770, Col =   6, Data = 0000cd3d
top.u_sdram32 : at time  56938.00 ns READ : Bank = 3 Row = 1770, Col =   7, Data = 00001e8d
READ STATUS: Burst-No:           3 Addr: 01bab03 Rxd: 1e8dcd3d
top.u_sdram32 : at time  57192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  57198.00 ns READ : Bank = 3 Row = 1770, Col =   8, Data = 0000cd3d
top.u_sdram32 : at time  57218.00 ns READ : Bank = 3 Row = 1770, Col =   9, Data = 00001e8d
READ STATUS: Burst-No:           4 Addr: 01bab04 Rxd: 1e8dcd3d
top.u_sdram32 : at time  57472.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  57478.00 ns READ : Bank = 3 Row = 1770, Col =  10, Data = 0000cd3d
top.u_sdram32 : at time  57498.00 ns READ : Bank = 3 Row = 1770, Col =  11, Data = 00001e8d
READ STATUS: Burst-No:           5 Addr: 01bab05 Rxd: 1e8dcd3d
top.u_sdram32 : at time  57752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  57758.00 ns READ : Bank = 3 Row = 1770, Col =  12, Data = 0000cd3d
top.u_sdram32 : at time  57778.00 ns READ : Bank = 3 Row = 1770, Col =  13, Data = 00001e8d
READ STATUS: Burst-No:           6 Addr: 01bab06 Rxd: 1e8dcd3d
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 57875000ps failed at 57875000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 57875000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  58072.00 ns ACT  : Bank = 1 Row =  555
top.u_sdram32 : at time  58192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  58198.00 ns READ : Bank = 1 Row =  555, Col =   0, Data = 000057ed
top.u_sdram32 : at time  58218.00 ns READ : Bank = 1 Row =  555, Col =   1, Data = 000076d4
READ STATUS: Burst-No:           0 Addr: 008ad00 Rxd: 76d457ed
top.u_sdram32 : at time  58472.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  58478.00 ns READ : Bank = 1 Row =  555, Col =   2, Data = 000057ed
top.u_sdram32 : at time  58498.00 ns READ : Bank = 1 Row =  555, Col =   3, Data = 000076d4
READ STATUS: Burst-No:           1 Addr: 008ad01 Rxd: 76d457ed
top.u_sdram32 : at time  58752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  58758.00 ns READ : Bank = 1 Row =  555, Col =   4, Data = 000057ed
top.u_sdram32 : at time  58778.00 ns READ : Bank = 1 Row =  555, Col =   5, Data = 000076d4
READ STATUS: Burst-No:           2 Addr: 008ad02 Rxd: 76d457ed
top.u_sdram32 : at time  59032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  59038.00 ns READ : Bank = 1 Row =  555, Col =   6, Data = 000057ed
top.u_sdram32 : at time  59058.00 ns READ : Bank = 1 Row =  555, Col =   7, Data = 000076d4
READ STATUS: Burst-No:           3 Addr: 008ad03 Rxd: 76d457ed
top.u_sdram32 : at time  59312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  59318.00 ns READ : Bank = 1 Row =  555, Col =   8, Data = 000057ed
top.u_sdram32 : at time  59338.00 ns READ : Bank = 1 Row =  555, Col =   9, Data = 000076d4
READ STATUS: Burst-No:           4 Addr: 008ad04 Rxd: 76d457ed
-------------------------------------- 
 End-5 24 Write & 24 Read With Different Bank and Row
-------------------------------------- 
----------------------------------------
 Case:4 x4 Write & Read                
----------------------------------------
Write Address: 0078aff2, Burst Size:          2
-> ADDR+i:00000000000111100010101111111100
-> ADDR:000000000111100010101111111100
Status: Burst-No:           0  Write Address: 01e2bfc  WriteData: 7cfde9f9 
-> ADDR+i:00000000000111100010101111111101
-> ADDR:000000000111100010101111111100
Status: Burst-No:           1  Write Address: 01e2bfd  WriteData: 7cfde9f9 
Write Address: 009a3770, Burst Size:          1
-> ADDR+i:00000000001001101000110111011100
-> ADDR:000000001001101000110111011100
Status: Burst-No:           0  Write Address: 0268ddc  WriteData: e33724c6 
Write Address: 00b7e7b3, Burst Size:          3
-> ADDR+i:00000000001011011111100111101100
-> ADDR:000000001011011111100111101100
Status: Burst-No:           0  Write Address: 02df9ec  WriteData: e2f784c5 
-> ADDR+i:00000000001011011111100111101101
-> ADDR:000000001011011111100111101100
Status: Burst-No:           1  Write Address: 02df9ed  WriteData: e2f784c5 
-> ADDR+i:00000000001011011111100111101110
-> ADDR:000000001011011111100111101100
top.u_sdram32 : at time  59632.00 ns ACT  : Bank = 3 Row = 1930
top.u_sdram32 : at time  59712.00 ns WRITE: Bank = 3 Row = 1930, Col = 248, Data = 0000e9f9
top.u_sdram32 : at time  59732.00 ns WRITE: Bank = 3 Row = 1930, Col = 249, Data = 00007cfd
top.u_sdram32 : at time  59752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  59772.00 ns WRITE: Bank = 3 Row = 1930, Col = 250, Data = 0000e9f9
Status: Burst-No:           2  Write Address: 02df9ee  WriteData: e2f784c5 
Write Address: 00b6fb01, Burst Size:          0
top.u_sdram32 : at time  59792.00 ns WRITE: Bank = 3 Row = 1930, Col = 251, Data = 00007cfd
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 59805000ps failed at 59805000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 59805000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  59812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  59872.00 ns ACT  : Bank = 1 Row =  419
top.u_sdram32 : at time  59952.00 ns WRITE: Bank = 1 Row =  419, Col = 184, Data = 000024c6
top.u_sdram32 : at time  59972.00 ns WRITE: Bank = 1 Row =  419, Col = 185, Data = 0000e337
top.u_sdram32 : at time  59992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  60112.00 ns ACT  : Bank = 1 Row =  894
top.u_sdram32 : at time  60192.00 ns WRITE: Bank = 1 Row =  894, Col = 216, Data = 000084c5
top.u_sdram32 : at time  60212.00 ns WRITE: Bank = 1 Row =  894, Col = 217, Data = 0000e2f7
top.u_sdram32 : at time  60232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  60252.00 ns WRITE: Bank = 1 Row =  894, Col = 218, Data = 000084c5
top.u_sdram32 : at time  60272.00 ns WRITE: Bank = 1 Row =  894, Col = 219, Data = 0000e2f7
top.u_sdram32 : at time  60292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  60312.00 ns WRITE: Bank = 1 Row =  894, Col = 220, Data = 000084c5
top.u_sdram32 : at time  60332.00 ns WRITE: Bank = 1 Row =  894, Col = 221, Data = 0000e2f7
top.u_sdram32 : at time  60352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  60472.00 ns ACT  : Bank = 1 Row = 1411
top.u_sdram32 : at time  60592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  60598.00 ns READ : Bank = 1 Row = 1411, Col =   0, Data = 0000f78c
top.u_sdram32 : at time  60618.00 ns READ : Bank = 1 Row = 1411, Col =   1, Data = 0000462d
READ STATUS: Burst-No:           0 Addr: 0360d00 Rxd: 462df78c
top.u_sdram32 : at time  60872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  60878.00 ns READ : Bank = 1 Row = 1411, Col =   2, Data = 0000f78c
top.u_sdram32 : at time  60898.00 ns READ : Bank = 1 Row = 1411, Col =   3, Data = 0000462d
READ STATUS: Burst-No:           1 Addr: 0360d01 Rxd: 462df78c
top.u_sdram32 : at time  61152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  61158.00 ns READ : Bank = 1 Row = 1411, Col =   4, Data = 0000f78c
top.u_sdram32 : at time  61178.00 ns READ : Bank = 1 Row = 1411, Col =   5, Data = 0000462d
READ STATUS: Burst-No:           2 Addr: 0360d02 Rxd: 462df78c
top.u_sdram32 : at time  61432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  61438.00 ns READ : Bank = 1 Row = 1411, Col =   6, Data = 0000f78c
top.u_sdram32 : at time  61458.00 ns READ : Bank = 1 Row = 1411, Col =   7, Data = 0000462d
READ STATUS: Burst-No:           3 Addr: 0360d03 Rxd: 462df78c
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 61555000ps failed at 61555000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 61555000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  61732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  61738.00 ns READ : Bank = 3 Row = 1930, Col = 248, Data = 0000e9f9
top.u_sdram32 : at time  61758.00 ns READ : Bank = 3 Row = 1930, Col = 249, Data = 00007cfd
READ STATUS: Burst-No:           0 Addr: 01e2bfc Rxd: 7cfde9f9
top.u_sdram32 : at time  62012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  62018.00 ns READ : Bank = 3 Row = 1930, Col = 250, Data = 0000e9f9
top.u_sdram32 : at time  62038.00 ns READ : Bank = 3 Row = 1930, Col = 251, Data = 00007cfd
READ STATUS: Burst-No:           1 Addr: 01e2bfd Rxd: 7cfde9f9
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 62135000ps failed at 62135000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 62135000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  62332.00 ns ACT  : Bank = 1 Row =  419
top.u_sdram32 : at time  62452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  62458.00 ns READ : Bank = 1 Row =  419, Col = 184, Data = 000024c6
top.u_sdram32 : at time  62478.00 ns READ : Bank = 1 Row =  419, Col = 185, Data = 0000e337
READ STATUS: Burst-No:           0 Addr: 0268ddc Rxd: e33724c6
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 62575000ps failed at 62575000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 62575000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  62772.00 ns ACT  : Bank = 1 Row =  894
top.u_sdram32 : at time  62892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  62898.00 ns READ : Bank = 1 Row =  894, Col = 216, Data = 000084c5
top.u_sdram32 : at time  62918.00 ns READ : Bank = 1 Row =  894, Col = 217, Data = 0000e2f7
READ STATUS: Burst-No:           0 Addr: 02df9ec Rxd: e2f784c5
top.u_sdram32 : at time  63172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  63178.00 ns READ : Bank = 1 Row =  894, Col = 218, Data = 000084c5
top.u_sdram32 : at time  63198.00 ns READ : Bank = 1 Row =  894, Col = 219, Data = 0000e2f7
READ STATUS: Burst-No:           1 Addr: 02df9ed Rxd: e2f784c5
top.u_sdram32 : at time  63452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  63458.00 ns READ : Bank = 1 Row =  894, Col = 220, Data = 000084c5
top.u_sdram32 : at time  63478.00 ns READ : Bank = 1 Row =  894, Col = 221, Data = 0000e2f7
READ STATUS: Burst-No:           2 Addr: 02df9ee Rxd: e2f784c5
-------------------------------------- 
 End-4 x4 Write &  Read
-------------------------------------- 
-------------------------------------- 
 Case-6: Writes/Reads in different order        
-------------------------------------- 
Write Address: 00f26eb3, Burst Size:         15
-> ADDR+i:00000000001111001001101110101100
-> ADDR:000000001111001001101110101100
Status: Burst-No:           0  Write Address: 03c9bac  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110101101
-> ADDR:000000001111001001101110101100
Status: Burst-No:           1  Write Address: 03c9bad  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110101110
-> ADDR:000000001111001001101110101100
Status: Burst-No:           2  Write Address: 03c9bae  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110101111
-> ADDR:000000001111001001101110101100
Status: Burst-No:           3  Write Address: 03c9baf  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110000
-> ADDR:000000001111001001101110101100
Status: Burst-No:           4  Write Address: 03c9bb0  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110001
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  63772.00 ns ACT  : Bank = 3 Row = 1830
top.u_sdram32 : at time  63852.00 ns WRITE: Bank = 3 Row = 1830, Col =  88, Data = 0000f7e5
top.u_sdram32 : at time  63872.00 ns WRITE: Bank = 3 Row = 1830, Col =  89, Data = 000072af
top.u_sdram32 : at time  63892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  63912.00 ns WRITE: Bank = 3 Row = 1830, Col =  90, Data = 0000f7e5
Status: Burst-No:           5  Write Address: 03c9bb1  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110010
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  63932.00 ns WRITE: Bank = 3 Row = 1830, Col =  91, Data = 000072af
top.u_sdram32 : at time  63952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  63972.00 ns WRITE: Bank = 3 Row = 1830, Col =  92, Data = 0000f7e5
Status: Burst-No:           6  Write Address: 03c9bb2  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110011
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  63992.00 ns WRITE: Bank = 3 Row = 1830, Col =  93, Data = 000072af
top.u_sdram32 : at time  64012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64032.00 ns WRITE: Bank = 3 Row = 1830, Col =  94, Data = 0000f7e5
Status: Burst-No:           7  Write Address: 03c9bb3  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110100
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64052.00 ns WRITE: Bank = 3 Row = 1830, Col =  95, Data = 000072af
top.u_sdram32 : at time  64072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64092.00 ns WRITE: Bank = 3 Row = 1830, Col =  96, Data = 0000f7e5
Status: Burst-No:           8  Write Address: 03c9bb4  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110101
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64112.00 ns WRITE: Bank = 3 Row = 1830, Col =  97, Data = 000072af
top.u_sdram32 : at time  64132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64152.00 ns WRITE: Bank = 3 Row = 1830, Col =  98, Data = 0000f7e5
Status: Burst-No:           9  Write Address: 03c9bb5  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110110
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64172.00 ns WRITE: Bank = 3 Row = 1830, Col =  99, Data = 000072af
top.u_sdram32 : at time  64192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64212.00 ns WRITE: Bank = 3 Row = 1830, Col = 100, Data = 0000f7e5
Status: Burst-No:          10  Write Address: 03c9bb6  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110110111
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64232.00 ns WRITE: Bank = 3 Row = 1830, Col = 101, Data = 000072af
top.u_sdram32 : at time  64252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64272.00 ns WRITE: Bank = 3 Row = 1830, Col = 102, Data = 0000f7e5
Status: Burst-No:          11  Write Address: 03c9bb7  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110111000
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64292.00 ns WRITE: Bank = 3 Row = 1830, Col = 103, Data = 000072af
top.u_sdram32 : at time  64312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64332.00 ns WRITE: Bank = 3 Row = 1830, Col = 104, Data = 0000f7e5
Status: Burst-No:          12  Write Address: 03c9bb8  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110111001
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64352.00 ns WRITE: Bank = 3 Row = 1830, Col = 105, Data = 000072af
top.u_sdram32 : at time  64372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64392.00 ns WRITE: Bank = 3 Row = 1830, Col = 106, Data = 0000f7e5
Status: Burst-No:          13  Write Address: 03c9bb9  WriteData: 72aff7e5 
-> ADDR+i:00000000001111001001101110111010
-> ADDR:000000001111001001101110101100
top.u_sdram32 : at time  64412.00 ns WRITE: Bank = 3 Row = 1830, Col = 107, Data = 000072af
top.u_sdram32 : at time  64432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64452.00 ns WRITE: Bank = 3 Row = 1830, Col = 108, Data = 0000f7e5
Status: Burst-No:          14  Write Address: 03c9bba  WriteData: 72aff7e5 
Write Address: 00ad6a0d, Burst Size:         10
-> ADDR+i:00000000001010110101101010000011
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64472.00 ns WRITE: Bank = 3 Row = 1830, Col = 109, Data = 000072af
top.u_sdram32 : at time  64492.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64512.00 ns WRITE: Bank = 3 Row = 1830, Col = 110, Data = 0000f7e5
Status: Burst-No:           0  Write Address: 02b5a83  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010000100
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64532.00 ns WRITE: Bank = 3 Row = 1830, Col = 111, Data = 000072af
top.u_sdram32 : at time  64552.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64572.00 ns WRITE: Bank = 3 Row = 1830, Col = 112, Data = 0000f7e5
Status: Burst-No:           1  Write Address: 02b5a84  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010000101
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64592.00 ns WRITE: Bank = 3 Row = 1830, Col = 113, Data = 000072af
top.u_sdram32 : at time  64612.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64632.00 ns WRITE: Bank = 3 Row = 1830, Col = 114, Data = 0000f7e5
Status: Burst-No:           2  Write Address: 02b5a85  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010000110
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64652.00 ns WRITE: Bank = 3 Row = 1830, Col = 115, Data = 000072af
top.u_sdram32 : at time  64672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64692.00 ns WRITE: Bank = 3 Row = 1830, Col = 116, Data = 0000f7e5
Status: Burst-No:           3  Write Address: 02b5a86  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010000111
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64712.00 ns WRITE: Bank = 3 Row = 1830, Col = 117, Data = 000072af
top.u_sdram32 : at time  64732.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 02b5a87  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010001000
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64792.00 ns ACT  : Bank = 2 Row =  726
top.u_sdram32 : at time  64872.00 ns WRITE: Bank = 2 Row =  726, Col =   6, Data = 00007277
top.u_sdram32 : at time  64892.00 ns WRITE: Bank = 2 Row =  726, Col =   7, Data = 0000bbd2
top.u_sdram32 : at time  64912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64932.00 ns WRITE: Bank = 2 Row =  726, Col =   8, Data = 00007277
Status: Burst-No:           5  Write Address: 02b5a88  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010001001
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  64952.00 ns WRITE: Bank = 2 Row =  726, Col =   9, Data = 0000bbd2
top.u_sdram32 : at time  64972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  64992.00 ns WRITE: Bank = 2 Row =  726, Col =  10, Data = 00007277
Status: Burst-No:           6  Write Address: 02b5a89  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010001010
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  65012.00 ns WRITE: Bank = 2 Row =  726, Col =  11, Data = 0000bbd2
top.u_sdram32 : at time  65032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65052.00 ns WRITE: Bank = 2 Row =  726, Col =  12, Data = 00007277
Status: Burst-No:           7  Write Address: 02b5a8a  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010001011
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  65072.00 ns WRITE: Bank = 2 Row =  726, Col =  13, Data = 0000bbd2
top.u_sdram32 : at time  65092.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65112.00 ns WRITE: Bank = 2 Row =  726, Col =  14, Data = 00007277
Status: Burst-No:           8  Write Address: 02b5a8b  WriteData: bbd27277 
-> ADDR+i:00000000001010110101101010001100
-> ADDR:000000001010110101101010000011
top.u_sdram32 : at time  65132.00 ns WRITE: Bank = 2 Row =  726, Col =  15, Data = 0000bbd2
top.u_sdram32 : at time  65152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65172.00 ns WRITE: Bank = 2 Row =  726, Col =  16, Data = 00007277
Status: Burst-No:           9  Write Address: 02b5a8c  WriteData: bbd27277 
top.u_sdram32 : at time  65192.00 ns WRITE: Bank = 2 Row =  726, Col =  17, Data = 0000bbd2
Write Address: 009c2754, Burst Size:         13
-> ADDR+i:00000000001001110000100111010101
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65212.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65232.00 ns WRITE: Bank = 2 Row =  726, Col =  18, Data = 00007277
Status: Burst-No:           0  Write Address: 02709d5  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111010110
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65252.00 ns WRITE: Bank = 2 Row =  726, Col =  19, Data = 0000bbd2
top.u_sdram32 : at time  65272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65292.00 ns WRITE: Bank = 2 Row =  726, Col =  20, Data = 00007277
Status: Burst-No:           1  Write Address: 02709d6  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111010111
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65312.00 ns WRITE: Bank = 2 Row =  726, Col =  21, Data = 0000bbd2
top.u_sdram32 : at time  65332.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65352.00 ns WRITE: Bank = 2 Row =  726, Col =  22, Data = 00007277
Status: Burst-No:           2  Write Address: 02709d7  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011000
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65372.00 ns WRITE: Bank = 2 Row =  726, Col =  23, Data = 0000bbd2
top.u_sdram32 : at time  65392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65412.00 ns WRITE: Bank = 2 Row =  726, Col =  24, Data = 00007277
Status: Burst-No:           3  Write Address: 02709d8  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011001
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65432.00 ns WRITE: Bank = 2 Row =  726, Col =  25, Data = 0000bbd2
top.u_sdram32 : at time  65452.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 02709d9  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011010
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65512.00 ns ACT  : Bank = 1 Row =  450
top.u_sdram32 : at time  65592.00 ns WRITE: Bank = 1 Row =  450, Col = 170, Data = 0000d612
top.u_sdram32 : at time  65612.00 ns WRITE: Bank = 1 Row =  450, Col = 171, Data = 00008932
top.u_sdram32 : at time  65632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65652.00 ns WRITE: Bank = 1 Row =  450, Col = 172, Data = 0000d612
Status: Burst-No:           5  Write Address: 02709da  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011011
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65672.00 ns WRITE: Bank = 1 Row =  450, Col = 173, Data = 00008932
top.u_sdram32 : at time  65692.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65712.00 ns WRITE: Bank = 1 Row =  450, Col = 174, Data = 0000d612
Status: Burst-No:           6  Write Address: 02709db  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011100
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65732.00 ns WRITE: Bank = 1 Row =  450, Col = 175, Data = 00008932
top.u_sdram32 : at time  65752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65772.00 ns WRITE: Bank = 1 Row =  450, Col = 176, Data = 0000d612
Status: Burst-No:           7  Write Address: 02709dc  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011101
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65792.00 ns WRITE: Bank = 1 Row =  450, Col = 177, Data = 00008932
top.u_sdram32 : at time  65812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65832.00 ns WRITE: Bank = 1 Row =  450, Col = 178, Data = 0000d612
Status: Burst-No:           8  Write Address: 02709dd  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011110
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65852.00 ns WRITE: Bank = 1 Row =  450, Col = 179, Data = 00008932
top.u_sdram32 : at time  65872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65892.00 ns WRITE: Bank = 1 Row =  450, Col = 180, Data = 0000d612
Status: Burst-No:           9  Write Address: 02709de  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111011111
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65912.00 ns WRITE: Bank = 1 Row =  450, Col = 181, Data = 00008932
top.u_sdram32 : at time  65932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  65952.00 ns WRITE: Bank = 1 Row =  450, Col = 182, Data = 0000d612
Status: Burst-No:          10  Write Address: 02709df  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111100000
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  65972.00 ns WRITE: Bank = 1 Row =  450, Col = 183, Data = 00008932
top.u_sdram32 : at time  65992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66012.00 ns WRITE: Bank = 1 Row =  450, Col = 184, Data = 0000d612
Status: Burst-No:          11  Write Address: 02709e0  WriteData: 8932d612 
-> ADDR+i:00000000001001110000100111100001
-> ADDR:000000001001110000100111010101
top.u_sdram32 : at time  66032.00 ns WRITE: Bank = 1 Row =  450, Col = 185, Data = 00008932
top.u_sdram32 : at time  66052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66072.00 ns WRITE: Bank = 1 Row =  450, Col = 186, Data = 0000d612
Status: Burst-No:          12  Write Address: 02709e1  WriteData: 8932d612 
Write Address: 00b572b2, Burst Size:         10
-> ADDR+i:00000000001011010101110010101100
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66092.00 ns WRITE: Bank = 1 Row =  450, Col = 187, Data = 00008932
top.u_sdram32 : at time  66112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66132.00 ns WRITE: Bank = 1 Row =  450, Col = 188, Data = 0000d612
Status: Burst-No:           0  Write Address: 02d5cac  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010101101
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66152.00 ns WRITE: Bank = 1 Row =  450, Col = 189, Data = 00008932
top.u_sdram32 : at time  66172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66192.00 ns WRITE: Bank = 1 Row =  450, Col = 190, Data = 0000d612
Status: Burst-No:           1  Write Address: 02d5cad  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010101110
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66212.00 ns WRITE: Bank = 1 Row =  450, Col = 191, Data = 00008932
top.u_sdram32 : at time  66232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66252.00 ns WRITE: Bank = 1 Row =  450, Col = 192, Data = 0000d612
Status: Burst-No:           2  Write Address: 02d5cae  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010101111
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66272.00 ns WRITE: Bank = 1 Row =  450, Col = 193, Data = 00008932
top.u_sdram32 : at time  66292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66312.00 ns WRITE: Bank = 1 Row =  450, Col = 194, Data = 0000d612
Status: Burst-No:           3  Write Address: 02d5caf  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010110000
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66332.00 ns WRITE: Bank = 1 Row =  450, Col = 195, Data = 00008932
top.u_sdram32 : at time  66352.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 02d5cb0  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010110001
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66412.00 ns ACT  : Bank = 0 Row =  855
top.u_sdram32 : at time  66492.00 ns WRITE: Bank = 0 Row =  855, Col =  88, Data = 0000db8f
top.u_sdram32 : at time  66512.00 ns WRITE: Bank = 0 Row =  855, Col =  89, Data = 000047ec
top.u_sdram32 : at time  66532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66552.00 ns WRITE: Bank = 0 Row =  855, Col =  90, Data = 0000db8f
Status: Burst-No:           5  Write Address: 02d5cb1  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010110010
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66572.00 ns WRITE: Bank = 0 Row =  855, Col =  91, Data = 000047ec
top.u_sdram32 : at time  66592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66612.00 ns WRITE: Bank = 0 Row =  855, Col =  92, Data = 0000db8f
Status: Burst-No:           6  Write Address: 02d5cb2  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010110011
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66632.00 ns WRITE: Bank = 0 Row =  855, Col =  93, Data = 000047ec
top.u_sdram32 : at time  66652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66672.00 ns WRITE: Bank = 0 Row =  855, Col =  94, Data = 0000db8f
Status: Burst-No:           7  Write Address: 02d5cb3  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010110100
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66692.00 ns WRITE: Bank = 0 Row =  855, Col =  95, Data = 000047ec
top.u_sdram32 : at time  66712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66732.00 ns WRITE: Bank = 0 Row =  855, Col =  96, Data = 0000db8f
Status: Burst-No:           8  Write Address: 02d5cb4  WriteData: 47ecdb8f 
-> ADDR+i:00000000001011010101110010110101
-> ADDR:000000001011010101110010101100
top.u_sdram32 : at time  66752.00 ns WRITE: Bank = 0 Row =  855, Col =  97, Data = 000047ec
top.u_sdram32 : at time  66772.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66792.00 ns WRITE: Bank = 0 Row =  855, Col =  98, Data = 0000db8f
Status: Burst-No:           9  Write Address: 02d5cb5  WriteData: 47ecdb8f 
Write Address: 00850b1a, Burst Size:          4
-> ADDR+i:00000000001000010100001011000110
-> ADDR:000000001000010100001011000110
top.u_sdram32 : at time  66812.00 ns WRITE: Bank = 0 Row =  855, Col =  99, Data = 000047ec
top.u_sdram32 : at time  66832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66852.00 ns WRITE: Bank = 0 Row =  855, Col = 100, Data = 0000db8f
Status: Burst-No:           0  Write Address: 02142c6  WriteData: 793069f2 
-> ADDR+i:00000000001000010100001011000111
-> ADDR:000000001000010100001011000110
top.u_sdram32 : at time  66872.00 ns WRITE: Bank = 0 Row =  855, Col = 101, Data = 000047ec
top.u_sdram32 : at time  66892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66912.00 ns WRITE: Bank = 0 Row =  855, Col = 102, Data = 0000db8f
Status: Burst-No:           1  Write Address: 02142c7  WriteData: 793069f2 
-> ADDR+i:00000000001000010100001011001000
-> ADDR:000000001000010100001011000110
top.u_sdram32 : at time  66932.00 ns WRITE: Bank = 0 Row =  855, Col = 103, Data = 000047ec
top.u_sdram32 : at time  66952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  66972.00 ns WRITE: Bank = 0 Row =  855, Col = 104, Data = 0000db8f
Status: Burst-No:           2  Write Address: 02142c8  WriteData: 793069f2 
-> ADDR+i:00000000001000010100001011001001
-> ADDR:000000001000010100001011000110
top.u_sdram32 : at time  66992.00 ns WRITE: Bank = 0 Row =  855, Col = 105, Data = 000047ec
top.u_sdram32 : at time  67012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67032.00 ns WRITE: Bank = 0 Row =  855, Col = 106, Data = 0000db8f
Status: Burst-No:           3  Write Address: 02142c9  WriteData: 793069f2 
Write Address: 00ab0a8c, Burst Size:          6
-> ADDR+i:00000000001010101100001010100011
-> ADDR:000000001010101100001010100011
top.u_sdram32 : at time  67052.00 ns WRITE: Bank = 0 Row =  855, Col = 107, Data = 000047ec
top.u_sdram32 : at time  67072.00 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 02ac2a3  WriteData: e77696ce 
-> ADDR+i:00000000001010101100001010100100
-> ADDR:000000001010101100001010100011
top.u_sdram32 : at time  67132.00 ns ACT  : Bank = 2 Row =   80
top.u_sdram32 : at time  67212.00 ns WRITE: Bank = 2 Row =   80, Col = 140, Data = 000069f2
top.u_sdram32 : at time  67232.00 ns WRITE: Bank = 2 Row =   80, Col = 141, Data = 00007930
top.u_sdram32 : at time  67252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67272.00 ns WRITE: Bank = 2 Row =   80, Col = 142, Data = 000069f2
Status: Burst-No:           1  Write Address: 02ac2a4  WriteData: e77696ce 
-> ADDR+i:00000000001010101100001010100101
-> ADDR:000000001010101100001010100011
top.u_sdram32 : at time  67292.00 ns WRITE: Bank = 2 Row =   80, Col = 143, Data = 00007930
top.u_sdram32 : at time  67312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67332.00 ns WRITE: Bank = 2 Row =   80, Col = 144, Data = 000069f2
Status: Burst-No:           2  Write Address: 02ac2a5  WriteData: e77696ce 
-> ADDR+i:00000000001010101100001010100110
-> ADDR:000000001010101100001010100011
top.u_sdram32 : at time  67352.00 ns WRITE: Bank = 2 Row =   80, Col = 145, Data = 00007930
top.u_sdram32 : at time  67372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67392.00 ns WRITE: Bank = 2 Row =   80, Col = 146, Data = 000069f2
Status: Burst-No:           3  Write Address: 02ac2a6  WriteData: e77696ce 
-> ADDR+i:00000000001010101100001010100111
-> ADDR:000000001010101100001010100011
top.u_sdram32 : at time  67412.00 ns WRITE: Bank = 2 Row =   80, Col = 147, Data = 00007930
top.u_sdram32 : at time  67432.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 02ac2a7  WriteData: e77696ce 
-> ADDR+i:00000000001010101100001010101000
-> ADDR:000000001010101100001010100011
top.u_sdram32 : at time  67552.00 ns ACT  : Bank = 2 Row =  688
top.u_sdram32 : at time  67632.00 ns WRITE: Bank = 2 Row =  688, Col =  70, Data = 000096ce
top.u_sdram32 : at time  67652.00 ns WRITE: Bank = 2 Row =  688, Col =  71, Data = 0000e776
top.u_sdram32 : at time  67672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67692.00 ns WRITE: Bank = 2 Row =  688, Col =  72, Data = 000096ce
Status: Burst-No:           5  Write Address: 02ac2a8  WriteData: e77696ce 
Write Address: 00094b80, Burst Size:          0
top.u_sdram32 : at time  67712.00 ns WRITE: Bank = 2 Row =  688, Col =  73, Data = 0000e776
Write Address: 0010feb7, Burst Size:         10
-> ADDR+i:00000000000001000011111110101101
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  67732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67752.00 ns WRITE: Bank = 2 Row =  688, Col =  74, Data = 000096ce
Status: Burst-No:           0  Write Address: 0043fad  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110101110
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  67772.00 ns WRITE: Bank = 2 Row =  688, Col =  75, Data = 0000e776
top.u_sdram32 : at time  67792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67812.00 ns WRITE: Bank = 2 Row =  688, Col =  76, Data = 000096ce
Status: Burst-No:           1  Write Address: 0043fae  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110101111
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  67832.00 ns WRITE: Bank = 2 Row =  688, Col =  77, Data = 0000e776
top.u_sdram32 : at time  67852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67872.00 ns WRITE: Bank = 2 Row =  688, Col =  78, Data = 000096ce
Status: Burst-No:           2  Write Address: 0043faf  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110000
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  67892.00 ns WRITE: Bank = 2 Row =  688, Col =  79, Data = 0000e776
top.u_sdram32 : at time  67912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  67932.00 ns WRITE: Bank = 2 Row =  688, Col =  80, Data = 000096ce
Status: Burst-No:           3  Write Address: 0043fb0  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110001
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  67952.00 ns WRITE: Bank = 2 Row =  688, Col =  81, Data = 0000e776
top.u_sdram32 : at time  67972.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0043fb1  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110010
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  68032.00 ns ACT  : Bank = 3 Row =  271
top.u_sdram32 : at time  68112.00 ns WRITE: Bank = 3 Row =  271, Col =  90, Data = 00004ec5
top.u_sdram32 : at time  68132.00 ns WRITE: Bank = 3 Row =  271, Col =  91, Data = 0000e2ca
top.u_sdram32 : at time  68152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68172.00 ns WRITE: Bank = 3 Row =  271, Col =  92, Data = 00004ec5
Status: Burst-No:           5  Write Address: 0043fb2  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110011
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  68192.00 ns WRITE: Bank = 3 Row =  271, Col =  93, Data = 0000e2ca
top.u_sdram32 : at time  68212.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68232.00 ns WRITE: Bank = 3 Row =  271, Col =  94, Data = 00004ec5
Status: Burst-No:           6  Write Address: 0043fb3  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110100
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  68252.00 ns WRITE: Bank = 3 Row =  271, Col =  95, Data = 0000e2ca
top.u_sdram32 : at time  68272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68292.00 ns WRITE: Bank = 3 Row =  271, Col =  96, Data = 00004ec5
Status: Burst-No:           7  Write Address: 0043fb4  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110101
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  68312.00 ns WRITE: Bank = 3 Row =  271, Col =  97, Data = 0000e2ca
top.u_sdram32 : at time  68332.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68352.00 ns WRITE: Bank = 3 Row =  271, Col =  98, Data = 00004ec5
Status: Burst-No:           8  Write Address: 0043fb5  WriteData: e2ca4ec5 
-> ADDR+i:00000000000001000011111110110110
-> ADDR:000000000001000011111110101101
top.u_sdram32 : at time  68372.00 ns WRITE: Bank = 3 Row =  271, Col =  99, Data = 0000e2ca
top.u_sdram32 : at time  68392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68412.00 ns WRITE: Bank = 3 Row =  271, Col = 100, Data = 00004ec5
Status: Burst-No:           9  Write Address: 0043fb6  WriteData: e2ca4ec5 
top.u_sdram32 : at time  68432.00 ns WRITE: Bank = 3 Row =  271, Col = 101, Data = 0000e2ca
top.u_sdram32 : at time  68452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68472.00 ns WRITE: Bank = 3 Row =  271, Col = 102, Data = 00004ec5
top.u_sdram32 : at time  68492.00 ns WRITE: Bank = 3 Row =  271, Col = 103, Data = 0000e2ca
top.u_sdram32 : at time  68512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68532.00 ns WRITE: Bank = 3 Row =  271, Col = 104, Data = 00004ec5
top.u_sdram32 : at time  68552.00 ns WRITE: Bank = 3 Row =  271, Col = 105, Data = 0000e2ca
top.u_sdram32 : at time  68572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68592.00 ns WRITE: Bank = 3 Row =  271, Col = 106, Data = 00004ec5
top.u_sdram32 : at time  68612.00 ns WRITE: Bank = 3 Row =  271, Col = 107, Data = 0000e2ca
top.u_sdram32 : at time  68632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  68652.00 ns WRITE: Bank = 3 Row =  271, Col = 108, Data = 00004ec5
top.u_sdram32 : at time  68672.00 ns WRITE: Bank = 3 Row =  271, Col = 109, Data = 0000e2ca
top.u_sdram32 : at time  68692.00 ns BST  : Burst Terminate
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 69435000ps failed at 69435000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 69435000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  69632.00 ns ACT  : Bank = 3 Row = 1830
top.u_sdram32 : at time  69752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  69758.00 ns READ : Bank = 3 Row = 1830, Col =  88, Data = 0000f7e5
top.u_sdram32 : at time  69778.00 ns READ : Bank = 3 Row = 1830, Col =  89, Data = 000072af
READ STATUS: Burst-No:           0 Addr: 03c9bac Rxd: 72aff7e5
top.u_sdram32 : at time  70032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  70038.00 ns READ : Bank = 3 Row = 1830, Col =  90, Data = 0000f7e5
top.u_sdram32 : at time  70058.00 ns READ : Bank = 3 Row = 1830, Col =  91, Data = 000072af
READ STATUS: Burst-No:           1 Addr: 03c9bad Rxd: 72aff7e5
top.u_sdram32 : at time  70312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  70318.00 ns READ : Bank = 3 Row = 1830, Col =  92, Data = 0000f7e5
top.u_sdram32 : at time  70338.00 ns READ : Bank = 3 Row = 1830, Col =  93, Data = 000072af
READ STATUS: Burst-No:           2 Addr: 03c9bae Rxd: 72aff7e5
top.u_sdram32 : at time  70592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  70598.00 ns READ : Bank = 3 Row = 1830, Col =  94, Data = 0000f7e5
top.u_sdram32 : at time  70618.00 ns READ : Bank = 3 Row = 1830, Col =  95, Data = 000072af
READ STATUS: Burst-No:           3 Addr: 03c9baf Rxd: 72aff7e5
top.u_sdram32 : at time  70872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  70878.00 ns READ : Bank = 3 Row = 1830, Col =  96, Data = 0000f7e5
top.u_sdram32 : at time  70898.00 ns READ : Bank = 3 Row = 1830, Col =  97, Data = 000072af
READ STATUS: Burst-No:           4 Addr: 03c9bb0 Rxd: 72aff7e5
top.u_sdram32 : at time  71152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  71158.00 ns READ : Bank = 3 Row = 1830, Col =  98, Data = 0000f7e5
top.u_sdram32 : at time  71178.00 ns READ : Bank = 3 Row = 1830, Col =  99, Data = 000072af
READ STATUS: Burst-No:           5 Addr: 03c9bb1 Rxd: 72aff7e5
top.u_sdram32 : at time  71432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  71438.00 ns READ : Bank = 3 Row = 1830, Col = 100, Data = 0000f7e5
top.u_sdram32 : at time  71458.00 ns READ : Bank = 3 Row = 1830, Col = 101, Data = 000072af
READ STATUS: Burst-No:           6 Addr: 03c9bb2 Rxd: 72aff7e5
top.u_sdram32 : at time  71712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  71718.00 ns READ : Bank = 3 Row = 1830, Col = 102, Data = 0000f7e5
top.u_sdram32 : at time  71738.00 ns READ : Bank = 3 Row = 1830, Col = 103, Data = 000072af
READ STATUS: Burst-No:           7 Addr: 03c9bb3 Rxd: 72aff7e5
top.u_sdram32 : at time  71992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  71998.00 ns READ : Bank = 3 Row = 1830, Col = 104, Data = 0000f7e5
top.u_sdram32 : at time  72018.00 ns READ : Bank = 3 Row = 1830, Col = 105, Data = 000072af
READ STATUS: Burst-No:           8 Addr: 03c9bb4 Rxd: 72aff7e5
top.u_sdram32 : at time  72272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  72278.00 ns READ : Bank = 3 Row = 1830, Col = 106, Data = 0000f7e5
top.u_sdram32 : at time  72298.00 ns READ : Bank = 3 Row = 1830, Col = 107, Data = 000072af
READ STATUS: Burst-No:           9 Addr: 03c9bb5 Rxd: 72aff7e5
top.u_sdram32 : at time  72552.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  72558.00 ns READ : Bank = 3 Row = 1830, Col = 108, Data = 0000f7e5
top.u_sdram32 : at time  72578.00 ns READ : Bank = 3 Row = 1830, Col = 109, Data = 000072af
READ STATUS: Burst-No:          10 Addr: 03c9bb6 Rxd: 72aff7e5
top.u_sdram32 : at time  72832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  72838.00 ns READ : Bank = 3 Row = 1830, Col = 110, Data = 0000f7e5
top.u_sdram32 : at time  72858.00 ns READ : Bank = 3 Row = 1830, Col = 111, Data = 000072af
READ STATUS: Burst-No:          11 Addr: 03c9bb7 Rxd: 72aff7e5
top.u_sdram32 : at time  73112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  73118.00 ns READ : Bank = 3 Row = 1830, Col = 112, Data = 0000f7e5
top.u_sdram32 : at time  73138.00 ns READ : Bank = 3 Row = 1830, Col = 113, Data = 000072af
READ STATUS: Burst-No:          12 Addr: 03c9bb8 Rxd: 72aff7e5
top.u_sdram32 : at time  73392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  73398.00 ns READ : Bank = 3 Row = 1830, Col = 114, Data = 0000f7e5
top.u_sdram32 : at time  73418.00 ns READ : Bank = 3 Row = 1830, Col = 115, Data = 000072af
READ STATUS: Burst-No:          13 Addr: 03c9bb9 Rxd: 72aff7e5
top.u_sdram32 : at time  73672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  73678.00 ns READ : Bank = 3 Row = 1830, Col = 116, Data = 0000f7e5
top.u_sdram32 : at time  73698.00 ns READ : Bank = 3 Row = 1830, Col = 117, Data = 000072af
READ STATUS: Burst-No:          14 Addr: 03c9bba Rxd: 72aff7e5
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 73795000ps failed at 73795000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 73795000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  73992.00 ns ACT  : Bank = 2 Row =  726
top.u_sdram32 : at time  74112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  74118.00 ns READ : Bank = 2 Row =  726, Col =   6, Data = 00007277
top.u_sdram32 : at time  74138.00 ns READ : Bank = 2 Row =  726, Col =   7, Data = 0000bbd2
READ STATUS: Burst-No:           0 Addr: 02b5a83 Rxd: bbd27277
top.u_sdram32 : at time  74392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  74398.00 ns READ : Bank = 2 Row =  726, Col =   8, Data = 00007277
top.u_sdram32 : at time  74418.00 ns READ : Bank = 2 Row =  726, Col =   9, Data = 0000bbd2
READ STATUS: Burst-No:           1 Addr: 02b5a84 Rxd: bbd27277
top.u_sdram32 : at time  74672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  74678.00 ns READ : Bank = 2 Row =  726, Col =  10, Data = 00007277
top.u_sdram32 : at time  74698.00 ns READ : Bank = 2 Row =  726, Col =  11, Data = 0000bbd2
READ STATUS: Burst-No:           2 Addr: 02b5a85 Rxd: bbd27277
top.u_sdram32 : at time  74952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  74958.00 ns READ : Bank = 2 Row =  726, Col =  12, Data = 00007277
top.u_sdram32 : at time  74978.00 ns READ : Bank = 2 Row =  726, Col =  13, Data = 0000bbd2
READ STATUS: Burst-No:           3 Addr: 02b5a86 Rxd: bbd27277
top.u_sdram32 : at time  75232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  75238.00 ns READ : Bank = 2 Row =  726, Col =  14, Data = 00007277
top.u_sdram32 : at time  75258.00 ns READ : Bank = 2 Row =  726, Col =  15, Data = 0000bbd2
READ STATUS: Burst-No:           4 Addr: 02b5a87 Rxd: bbd27277
top.u_sdram32 : at time  75512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  75518.00 ns READ : Bank = 2 Row =  726, Col =  16, Data = 00007277
top.u_sdram32 : at time  75538.00 ns READ : Bank = 2 Row =  726, Col =  17, Data = 0000bbd2
READ STATUS: Burst-No:           5 Addr: 02b5a88 Rxd: bbd27277
top.u_sdram32 : at time  75792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  75798.00 ns READ : Bank = 2 Row =  726, Col =  18, Data = 00007277
top.u_sdram32 : at time  75818.00 ns READ : Bank = 2 Row =  726, Col =  19, Data = 0000bbd2
READ STATUS: Burst-No:           6 Addr: 02b5a89 Rxd: bbd27277
top.u_sdram32 : at time  76072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  76078.00 ns READ : Bank = 2 Row =  726, Col =  20, Data = 00007277
top.u_sdram32 : at time  76098.00 ns READ : Bank = 2 Row =  726, Col =  21, Data = 0000bbd2
READ STATUS: Burst-No:           7 Addr: 02b5a8a Rxd: bbd27277
top.u_sdram32 : at time  76352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  76358.00 ns READ : Bank = 2 Row =  726, Col =  22, Data = 00007277
top.u_sdram32 : at time  76378.00 ns READ : Bank = 2 Row =  726, Col =  23, Data = 0000bbd2
READ STATUS: Burst-No:           8 Addr: 02b5a8b Rxd: bbd27277
top.u_sdram32 : at time  76632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  76638.00 ns READ : Bank = 2 Row =  726, Col =  24, Data = 00007277
top.u_sdram32 : at time  76658.00 ns READ : Bank = 2 Row =  726, Col =  25, Data = 0000bbd2
READ STATUS: Burst-No:           9 Addr: 02b5a8c Rxd: bbd27277
Write Address: 0078dcd6, Burst Size:          5
-> ADDR+i:00000000000111100011011100110101
-> ADDR:000000000111100011011100110101
Status: Burst-No:           0  Write Address: 01e3735  WriteData: 2e58495c 
-> ADDR+i:00000000000111100011011100110110
-> ADDR:000000000111100011011100110101
Status: Burst-No:           1  Write Address: 01e3736  WriteData: 2e58495c 
-> ADDR+i:00000000000111100011011100110111
-> ADDR:000000000111100011011100110101
Status: Burst-No:           2  Write Address: 01e3737  WriteData: 2e58495c 
-> ADDR+i:00000000000111100011011100111000
-> ADDR:000000000111100011011100110101
Status: Burst-No:           3  Write Address: 01e3738  WriteData: 2e58495c 
-> ADDR+i:00000000000111100011011100111001
-> ADDR:000000000111100011011100110101
Status: Burst-No:           4  Write Address: 01e3739  WriteData: 2e58495c 
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 76915000ps failed at 76915000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 76915000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  76952.00 ns ACT  : Bank = 3 Row = 1933
top.u_sdram32 : at time  77032.00 ns WRITE: Bank = 3 Row = 1933, Col = 106, Data = 0000495c
top.u_sdram32 : at time  77052.00 ns WRITE: Bank = 3 Row = 1933, Col = 107, Data = 00002e58
top.u_sdram32 : at time  77072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77092.00 ns WRITE: Bank = 3 Row = 1933, Col = 108, Data = 0000495c
top.u_sdram32 : at time  77112.00 ns WRITE: Bank = 3 Row = 1933, Col = 109, Data = 00002e58
top.u_sdram32 : at time  77132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77152.00 ns WRITE: Bank = 3 Row = 1933, Col = 110, Data = 0000495c
top.u_sdram32 : at time  77172.00 ns WRITE: Bank = 3 Row = 1933, Col = 111, Data = 00002e58
top.u_sdram32 : at time  77192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77212.00 ns WRITE: Bank = 3 Row = 1933, Col = 112, Data = 0000495c
top.u_sdram32 : at time  77232.00 ns WRITE: Bank = 3 Row = 1933, Col = 113, Data = 00002e58
top.u_sdram32 : at time  77252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77272.00 ns WRITE: Bank = 3 Row = 1933, Col = 114, Data = 0000495c
top.u_sdram32 : at time  77292.00 ns WRITE: Bank = 3 Row = 1933, Col = 115, Data = 00002e58
top.u_sdram32 : at time  77312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77378.00 ns READ : Bank = 1 Row =  450, Col = 170, Data = 0000d612
top.u_sdram32 : at time  77398.00 ns READ : Bank = 1 Row =  450, Col = 171, Data = 00008932
READ STATUS: Burst-No:           0 Addr: 02709d5 Rxd: 8932d612
top.u_sdram32 : at time  77652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77658.00 ns READ : Bank = 1 Row =  450, Col = 172, Data = 0000d612
top.u_sdram32 : at time  77678.00 ns READ : Bank = 1 Row =  450, Col = 173, Data = 00008932
READ STATUS: Burst-No:           1 Addr: 02709d6 Rxd: 8932d612
top.u_sdram32 : at time  77932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  77938.00 ns READ : Bank = 1 Row =  450, Col = 174, Data = 0000d612
top.u_sdram32 : at time  77958.00 ns READ : Bank = 1 Row =  450, Col = 175, Data = 00008932
READ STATUS: Burst-No:           2 Addr: 02709d7 Rxd: 8932d612
top.u_sdram32 : at time  78212.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  78218.00 ns READ : Bank = 1 Row =  450, Col = 176, Data = 0000d612
top.u_sdram32 : at time  78238.00 ns READ : Bank = 1 Row =  450, Col = 177, Data = 00008932
READ STATUS: Burst-No:           3 Addr: 02709d8 Rxd: 8932d612
top.u_sdram32 : at time  78492.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  78498.00 ns READ : Bank = 1 Row =  450, Col = 178, Data = 0000d612
top.u_sdram32 : at time  78518.00 ns READ : Bank = 1 Row =  450, Col = 179, Data = 00008932
READ STATUS: Burst-No:           4 Addr: 02709d9 Rxd: 8932d612
top.u_sdram32 : at time  78772.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  78778.00 ns READ : Bank = 1 Row =  450, Col = 180, Data = 0000d612
top.u_sdram32 : at time  78798.00 ns READ : Bank = 1 Row =  450, Col = 181, Data = 00008932
READ STATUS: Burst-No:           5 Addr: 02709da Rxd: 8932d612
top.u_sdram32 : at time  79052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  79058.00 ns READ : Bank = 1 Row =  450, Col = 182, Data = 0000d612
top.u_sdram32 : at time  79078.00 ns READ : Bank = 1 Row =  450, Col = 183, Data = 00008932
READ STATUS: Burst-No:           6 Addr: 02709db Rxd: 8932d612
top.u_sdram32 : at time  79332.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  79338.00 ns READ : Bank = 1 Row =  450, Col = 184, Data = 0000d612
top.u_sdram32 : at time  79358.00 ns READ : Bank = 1 Row =  450, Col = 185, Data = 00008932
READ STATUS: Burst-No:           7 Addr: 02709dc Rxd: 8932d612
top.u_sdram32 : at time  79612.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  79618.00 ns READ : Bank = 1 Row =  450, Col = 186, Data = 0000d612
top.u_sdram32 : at time  79638.00 ns READ : Bank = 1 Row =  450, Col = 187, Data = 00008932
READ STATUS: Burst-No:           8 Addr: 02709dd Rxd: 8932d612
top.u_sdram32 : at time  79892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  79898.00 ns READ : Bank = 1 Row =  450, Col = 188, Data = 0000d612
top.u_sdram32 : at time  79918.00 ns READ : Bank = 1 Row =  450, Col = 189, Data = 00008932
READ STATUS: Burst-No:           9 Addr: 02709de Rxd: 8932d612
top.u_sdram32 : at time  80172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  80178.00 ns READ : Bank = 1 Row =  450, Col = 190, Data = 0000d612
top.u_sdram32 : at time  80198.00 ns READ : Bank = 1 Row =  450, Col = 191, Data = 00008932
READ STATUS: Burst-No:          10 Addr: 02709df Rxd: 8932d612
top.u_sdram32 : at time  80452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  80458.00 ns READ : Bank = 1 Row =  450, Col = 192, Data = 0000d612
top.u_sdram32 : at time  80478.00 ns READ : Bank = 1 Row =  450, Col = 193, Data = 00008932
READ STATUS: Burst-No:          11 Addr: 02709e0 Rxd: 8932d612
top.u_sdram32 : at time  80732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  80738.00 ns READ : Bank = 1 Row =  450, Col = 194, Data = 0000d612
top.u_sdram32 : at time  80758.00 ns READ : Bank = 1 Row =  450, Col = 195, Data = 00008932
READ STATUS: Burst-No:          12 Addr: 02709e1 Rxd: 8932d612
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 80855000ps failed at 80855000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 80855000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  81012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  81018.00 ns READ : Bank = 0 Row =  855, Col =  88, Data = 0000db8f
top.u_sdram32 : at time  81038.00 ns READ : Bank = 0 Row =  855, Col =  89, Data = 000047ec
READ STATUS: Burst-No:           0 Addr: 02d5cac Rxd: 47ecdb8f
top.u_sdram32 : at time  81272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  81278.00 ns READ : Bank = 0 Row =  855, Col =  90, Data = 0000db8f
top.u_sdram32 : at time  81298.00 ns READ : Bank = 0 Row =  855, Col =  91, Data = 000047ec
READ STATUS: Burst-No:           1 Addr: 02d5cad Rxd: 47ecdb8f
top.u_sdram32 : at time  81532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  81538.00 ns READ : Bank = 0 Row =  855, Col =  92, Data = 0000db8f
top.u_sdram32 : at time  81558.00 ns READ : Bank = 0 Row =  855, Col =  93, Data = 000047ec
READ STATUS: Burst-No:           2 Addr: 02d5cae Rxd: 47ecdb8f
top.u_sdram32 : at time  81792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  81798.00 ns READ : Bank = 0 Row =  855, Col =  94, Data = 0000db8f
top.u_sdram32 : at time  81818.00 ns READ : Bank = 0 Row =  855, Col =  95, Data = 000047ec
READ STATUS: Burst-No:           3 Addr: 02d5caf Rxd: 47ecdb8f
top.u_sdram32 : at time  82052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  82058.00 ns READ : Bank = 0 Row =  855, Col =  96, Data = 0000db8f
top.u_sdram32 : at time  82078.00 ns READ : Bank = 0 Row =  855, Col =  97, Data = 000047ec
READ STATUS: Burst-No:           4 Addr: 02d5cb0 Rxd: 47ecdb8f
top.u_sdram32 : at time  82312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  82318.00 ns READ : Bank = 0 Row =  855, Col =  98, Data = 0000db8f
top.u_sdram32 : at time  82338.00 ns READ : Bank = 0 Row =  855, Col =  99, Data = 000047ec
READ STATUS: Burst-No:           5 Addr: 02d5cb1 Rxd: 47ecdb8f
top.u_sdram32 : at time  82572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  82578.00 ns READ : Bank = 0 Row =  855, Col = 100, Data = 0000db8f
top.u_sdram32 : at time  82598.00 ns READ : Bank = 0 Row =  855, Col = 101, Data = 000047ec
READ STATUS: Burst-No:           6 Addr: 02d5cb2 Rxd: 47ecdb8f
top.u_sdram32 : at time  82832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  82838.00 ns READ : Bank = 0 Row =  855, Col = 102, Data = 0000db8f
top.u_sdram32 : at time  82858.00 ns READ : Bank = 0 Row =  855, Col = 103, Data = 000047ec
READ STATUS: Burst-No:           7 Addr: 02d5cb3 Rxd: 47ecdb8f
top.u_sdram32 : at time  83092.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  83098.00 ns READ : Bank = 0 Row =  855, Col = 104, Data = 0000db8f
top.u_sdram32 : at time  83118.00 ns READ : Bank = 0 Row =  855, Col = 105, Data = 000047ec
READ STATUS: Burst-No:           8 Addr: 02d5cb4 Rxd: 47ecdb8f
top.u_sdram32 : at time  83352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  83358.00 ns READ : Bank = 0 Row =  855, Col = 106, Data = 0000db8f
top.u_sdram32 : at time  83378.00 ns READ : Bank = 0 Row =  855, Col = 107, Data = 000047ec
READ STATUS: Burst-No:           9 Addr: 02d5cb5 Rxd: 47ecdb8f
Write Address: 00862c15, Burst Size:          4
-> ADDR+i:00000000001000011000101100000101
-> ADDR:000000001000011000101100000101
Status: Burst-No:           0  Write Address: 0218b05  WriteData: de8e28bd 
-> ADDR+i:00000000001000011000101100000110
-> ADDR:000000001000011000101100000101
Status: Burst-No:           1  Write Address: 0218b06  WriteData: de8e28bd 
-> ADDR+i:00000000001000011000101100000111
-> ADDR:000000001000011000101100000101
Status: Burst-No:           2  Write Address: 0218b07  WriteData: de8e28bd 
-> ADDR+i:00000000001000011000101100001000
-> ADDR:000000001000011000101100000101
Status: Burst-No:           3  Write Address: 0218b08  WriteData: de8e28bd 
Write Address: 005aa81a, Burst Size:         13
-> ADDR+i:00000000000101101010101000000110
-> ADDR:000000000101101010101000000110
Status: Burst-No:           0  Write Address: 016aa06  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000000111
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  84672.00 ns ACT  : Bank = 3 Row =   98
top.u_sdram32 : at time  84752.00 ns WRITE: Bank = 3 Row =   98, Col =  10, Data = 000028bd
top.u_sdram32 : at time  84772.00 ns WRITE: Bank = 3 Row =   98, Col =  11, Data = 0000de8e
top.u_sdram32 : at time  84792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  84812.00 ns WRITE: Bank = 3 Row =   98, Col =  12, Data = 000028bd
Status: Burst-No:           1  Write Address: 016aa07  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001000
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  84832.00 ns WRITE: Bank = 3 Row =   98, Col =  13, Data = 0000de8e
top.u_sdram32 : at time  84852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  84872.00 ns WRITE: Bank = 3 Row =   98, Col =  14, Data = 000028bd
Status: Burst-No:           2  Write Address: 016aa08  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001001
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  84892.00 ns WRITE: Bank = 3 Row =   98, Col =  15, Data = 0000de8e
top.u_sdram32 : at time  84912.00 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 016aa09  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001010
-> ADDR:000000000101101010101000000110
Status: Burst-No:           4  Write Address: 016aa0a  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001011
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  85012.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  85192.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  85372.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  85552.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  85732.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  85912.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  86092.00 ns ACT  : Bank = 3 Row =   98
top.u_sdram32 : at time  86172.00 ns WRITE: Bank = 3 Row =   98, Col =  16, Data = 000028bd
top.u_sdram32 : at time  86192.00 ns WRITE: Bank = 3 Row =   98, Col =  17, Data = 0000de8e
top.u_sdram32 : at time  86212.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86272.00 ns ACT  : Bank = 2 Row = 1450
top.u_sdram32 : at time  86352.00 ns WRITE: Bank = 2 Row = 1450, Col =  12, Data = 0000582d
top.u_sdram32 : at time  86372.00 ns WRITE: Bank = 2 Row = 1450, Col =  13, Data = 000096ab
top.u_sdram32 : at time  86392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86412.00 ns WRITE: Bank = 2 Row = 1450, Col =  14, Data = 0000582d
Status: Burst-No:           5  Write Address: 016aa0b  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001100
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86432.00 ns WRITE: Bank = 2 Row = 1450, Col =  15, Data = 000096ab
top.u_sdram32 : at time  86452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86472.00 ns WRITE: Bank = 2 Row = 1450, Col =  16, Data = 0000582d
Status: Burst-No:           6  Write Address: 016aa0c  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001101
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86492.00 ns WRITE: Bank = 2 Row = 1450, Col =  17, Data = 000096ab
top.u_sdram32 : at time  86512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86532.00 ns WRITE: Bank = 2 Row = 1450, Col =  18, Data = 0000582d
Status: Burst-No:           7  Write Address: 016aa0d  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001110
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86552.00 ns WRITE: Bank = 2 Row = 1450, Col =  19, Data = 000096ab
top.u_sdram32 : at time  86572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86592.00 ns WRITE: Bank = 2 Row = 1450, Col =  20, Data = 0000582d
Status: Burst-No:           8  Write Address: 016aa0e  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000001111
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86612.00 ns WRITE: Bank = 2 Row = 1450, Col =  21, Data = 000096ab
top.u_sdram32 : at time  86632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86652.00 ns WRITE: Bank = 2 Row = 1450, Col =  22, Data = 0000582d
Status: Burst-No:           9  Write Address: 016aa0f  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000010000
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86672.00 ns WRITE: Bank = 2 Row = 1450, Col =  23, Data = 000096ab
top.u_sdram32 : at time  86692.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86712.00 ns WRITE: Bank = 2 Row = 1450, Col =  24, Data = 0000582d
Status: Burst-No:          10  Write Address: 016aa10  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000010001
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86732.00 ns WRITE: Bank = 2 Row = 1450, Col =  25, Data = 000096ab
top.u_sdram32 : at time  86752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86772.00 ns WRITE: Bank = 2 Row = 1450, Col =  26, Data = 0000582d
Status: Burst-No:          11  Write Address: 016aa11  WriteData: 96ab582d 
-> ADDR+i:00000000000101101010101000010010
-> ADDR:000000000101101010101000000110
top.u_sdram32 : at time  86792.00 ns WRITE: Bank = 2 Row = 1450, Col =  27, Data = 000096ab
top.u_sdram32 : at time  86812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86832.00 ns WRITE: Bank = 2 Row = 1450, Col =  28, Data = 0000582d
Status: Burst-No:          12  Write Address: 016aa12  WriteData: 96ab582d 
top.u_sdram32 : at time  86852.00 ns WRITE: Bank = 2 Row = 1450, Col =  29, Data = 000096ab
top.u_sdram32 : at time  86872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86892.00 ns WRITE: Bank = 2 Row = 1450, Col =  30, Data = 0000582d
top.u_sdram32 : at time  86912.00 ns WRITE: Bank = 2 Row = 1450, Col =  31, Data = 000096ab
top.u_sdram32 : at time  86932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  86952.00 ns WRITE: Bank = 2 Row = 1450, Col =  32, Data = 0000582d
top.u_sdram32 : at time  86972.00 ns WRITE: Bank = 2 Row = 1450, Col =  33, Data = 000096ab
top.u_sdram32 : at time  86992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  87012.00 ns WRITE: Bank = 2 Row = 1450, Col =  34, Data = 0000582d
top.u_sdram32 : at time  87032.00 ns WRITE: Bank = 2 Row = 1450, Col =  35, Data = 000096ab
top.u_sdram32 : at time  87052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  87072.00 ns WRITE: Bank = 2 Row = 1450, Col =  36, Data = 0000582d
top.u_sdram32 : at time  87092.00 ns WRITE: Bank = 2 Row = 1450, Col =  37, Data = 000096ab
top.u_sdram32 : at time  87112.00 ns BST  : Burst Terminate
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 87855000ps failed at 87855000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 87855000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  88052.00 ns ACT  : Bank = 2 Row =   80
top.u_sdram32 : at time  88172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  88178.00 ns READ : Bank = 2 Row =   80, Col = 140, Data = 000069f2
top.u_sdram32 : at time  88198.00 ns READ : Bank = 2 Row =   80, Col = 141, Data = 00007930
READ STATUS: Burst-No:           0 Addr: 02142c6 Rxd: 793069f2
top.u_sdram32 : at time  88452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  88458.00 ns READ : Bank = 2 Row =   80, Col = 142, Data = 000069f2
top.u_sdram32 : at time  88478.00 ns READ : Bank = 2 Row =   80, Col = 143, Data = 00007930
READ STATUS: Burst-No:           1 Addr: 02142c7 Rxd: 793069f2
top.u_sdram32 : at time  88732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  88738.00 ns READ : Bank = 2 Row =   80, Col = 144, Data = 000069f2
top.u_sdram32 : at time  88758.00 ns READ : Bank = 2 Row =   80, Col = 145, Data = 00007930
READ STATUS: Burst-No:           2 Addr: 02142c8 Rxd: 793069f2
top.u_sdram32 : at time  89012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  89018.00 ns READ : Bank = 2 Row =   80, Col = 146, Data = 000069f2
top.u_sdram32 : at time  89038.00 ns READ : Bank = 2 Row =   80, Col = 147, Data = 00007930
READ STATUS: Burst-No:           3 Addr: 02142c9 Rxd: 793069f2
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 89135000ps failed at 89135000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 89135000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  89332.00 ns ACT  : Bank = 2 Row =  688
top.u_sdram32 : at time  89452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  89458.00 ns READ : Bank = 2 Row =  688, Col =  70, Data = 000096ce
top.u_sdram32 : at time  89478.00 ns READ : Bank = 2 Row =  688, Col =  71, Data = 0000e776
READ STATUS: Burst-No:           0 Addr: 02ac2a3 Rxd: e77696ce
top.u_sdram32 : at time  89732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  89738.00 ns READ : Bank = 2 Row =  688, Col =  72, Data = 000096ce
top.u_sdram32 : at time  89758.00 ns READ : Bank = 2 Row =  688, Col =  73, Data = 0000e776
READ STATUS: Burst-No:           1 Addr: 02ac2a4 Rxd: e77696ce
top.u_sdram32 : at time  90012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  90018.00 ns READ : Bank = 2 Row =  688, Col =  74, Data = 000096ce
top.u_sdram32 : at time  90038.00 ns READ : Bank = 2 Row =  688, Col =  75, Data = 0000e776
READ STATUS: Burst-No:           2 Addr: 02ac2a5 Rxd: e77696ce
top.u_sdram32 : at time  90292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  90298.00 ns READ : Bank = 2 Row =  688, Col =  76, Data = 000096ce
top.u_sdram32 : at time  90318.00 ns READ : Bank = 2 Row =  688, Col =  77, Data = 0000e776
READ STATUS: Burst-No:           3 Addr: 02ac2a6 Rxd: e77696ce
top.u_sdram32 : at time  90572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  90578.00 ns READ : Bank = 2 Row =  688, Col =  78, Data = 000096ce
top.u_sdram32 : at time  90598.00 ns READ : Bank = 2 Row =  688, Col =  79, Data = 0000e776
READ STATUS: Burst-No:           4 Addr: 02ac2a7 Rxd: e77696ce
top.u_sdram32 : at time  90852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  90858.00 ns READ : Bank = 2 Row =  688, Col =  80, Data = 000096ce
top.u_sdram32 : at time  90878.00 ns READ : Bank = 2 Row =  688, Col =  81, Data = 0000e776
READ STATUS: Burst-No:           5 Addr: 02ac2a8 Rxd: e77696ce
Write Address: 00f2a0ff, Burst Size:          7
-> ADDR+i:00000000001111001010100000111111
-> ADDR:000000001111001010100000111111
Status: Burst-No:           0  Write Address: 03ca83f  WriteData: b2a72665 
-> ADDR+i:00000000001111001010100001000000
-> ADDR:000000001111001010100000111111
Status: Burst-No:           1  Write Address: 03ca840  WriteData: b2a72665 
-> ADDR+i:00000000001111001010100001000001
-> ADDR:000000001111001010100000111111
Status: Burst-No:           2  Write Address: 03ca841  WriteData: b2a72665 
-> ADDR+i:00000000001111001010100001000010
-> ADDR:000000001111001010100000111111
Status: Burst-No:           3  Write Address: 03ca842  WriteData: b2a72665 
-> ADDR+i:00000000001111001010100001000011
-> ADDR:000000001111001010100000111111
Status: Burst-No:           4  Write Address: 03ca843  WriteData: b2a72665 
-> ADDR+i:00000000001111001010100001000100
-> ADDR:000000001111001010100000111111
top.u_sdram32 : at time  92172.00 ns ACT  : Bank = 0 Row = 1834
top.u_sdram32 : at time  92252.00 ns WRITE: Bank = 0 Row = 1834, Col = 126, Data = 00002665
top.u_sdram32 : at time  92272.00 ns WRITE: Bank = 0 Row = 1834, Col = 127, Data = 0000b2a7
top.u_sdram32 : at time  92292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92312.00 ns WRITE: Bank = 0 Row = 1834, Col = 128, Data = 00002665
Status: Burst-No:           5  Write Address: 03ca844  WriteData: b2a72665 
-> ADDR+i:00000000001111001010100001000101
-> ADDR:000000001111001010100000111111
top.u_sdram32 : at time  92332.00 ns WRITE: Bank = 0 Row = 1834, Col = 129, Data = 0000b2a7
top.u_sdram32 : at time  92352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92372.00 ns WRITE: Bank = 0 Row = 1834, Col = 130, Data = 00002665
Status: Burst-No:           6  Write Address: 03ca845  WriteData: b2a72665 
Write Address: 00572266, Burst Size:          5
-> ADDR+i:00000000000101011100100010011001
-> ADDR:000000000101011100100010011001
top.u_sdram32 : at time  92392.00 ns WRITE: Bank = 0 Row = 1834, Col = 131, Data = 0000b2a7
top.u_sdram32 : at time  92412.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92432.00 ns WRITE: Bank = 0 Row = 1834, Col = 132, Data = 00002665
Status: Burst-No:           0  Write Address: 015c899  WriteData: b1ef6263 
-> ADDR+i:00000000000101011100100010011010
-> ADDR:000000000101011100100010011001
top.u_sdram32 : at time  92452.00 ns WRITE: Bank = 0 Row = 1834, Col = 133, Data = 0000b2a7
top.u_sdram32 : at time  92472.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92492.00 ns WRITE: Bank = 0 Row = 1834, Col = 134, Data = 00002665
Status: Burst-No:           1  Write Address: 015c89a  WriteData: b1ef6263 
-> ADDR+i:00000000000101011100100010011011
-> ADDR:000000000101011100100010011001
top.u_sdram32 : at time  92512.00 ns WRITE: Bank = 0 Row = 1834, Col = 135, Data = 0000b2a7
top.u_sdram32 : at time  92532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92552.00 ns WRITE: Bank = 0 Row = 1834, Col = 136, Data = 00002665
Status: Burst-No:           2  Write Address: 015c89b  WriteData: b1ef6263 
-> ADDR+i:00000000000101011100100010011100
-> ADDR:000000000101011100100010011001
top.u_sdram32 : at time  92572.00 ns WRITE: Bank = 0 Row = 1834, Col = 137, Data = 0000b2a7
top.u_sdram32 : at time  92592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92612.00 ns WRITE: Bank = 0 Row = 1834, Col = 138, Data = 00002665
Status: Burst-No:           3  Write Address: 015c89c  WriteData: b1ef6263 
-> ADDR+i:00000000000101011100100010011101
-> ADDR:000000000101011100100010011001
top.u_sdram32 : at time  92632.00 ns WRITE: Bank = 0 Row = 1834, Col = 139, Data = 0000b2a7
top.u_sdram32 : at time  92652.00 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 015c89d  WriteData: b1ef6263 
top.u_sdram32 : at time  92772.00 ns ACT  : Bank = 0 Row = 1394
top.u_sdram32 : at time  92852.00 ns WRITE: Bank = 0 Row = 1394, Col =  50, Data = 00006263
top.u_sdram32 : at time  92872.00 ns WRITE: Bank = 0 Row = 1394, Col =  51, Data = 0000b1ef
top.u_sdram32 : at time  92892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92912.00 ns WRITE: Bank = 0 Row = 1394, Col =  52, Data = 00006263
top.u_sdram32 : at time  92932.00 ns WRITE: Bank = 0 Row = 1394, Col =  53, Data = 0000b1ef
top.u_sdram32 : at time  92952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  92972.00 ns WRITE: Bank = 0 Row = 1394, Col =  54, Data = 00006263
top.u_sdram32 : at time  92992.00 ns WRITE: Bank = 0 Row = 1394, Col =  55, Data = 0000b1ef
top.u_sdram32 : at time  93012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  93032.00 ns WRITE: Bank = 0 Row = 1394, Col =  56, Data = 00006263
top.u_sdram32 : at time  93052.00 ns WRITE: Bank = 0 Row = 1394, Col =  57, Data = 0000b1ef
top.u_sdram32 : at time  93072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  93092.00 ns WRITE: Bank = 0 Row = 1394, Col =  58, Data = 00006263
top.u_sdram32 : at time  93112.00 ns WRITE: Bank = 0 Row = 1394, Col =  59, Data = 0000b1ef
top.u_sdram32 : at time  93132.00 ns BST  : Burst Terminate
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 93695000ps failed at 93695000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 93695000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  93892.00 ns ACT  : Bank = 3 Row =  271
top.u_sdram32 : at time  94012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  94018.00 ns READ : Bank = 3 Row =  271, Col =  90, Data = 00004ec5
top.u_sdram32 : at time  94038.00 ns READ : Bank = 3 Row =  271, Col =  91, Data = 0000e2ca
READ STATUS: Burst-No:           0 Addr: 0043fad Rxd: e2ca4ec5
top.u_sdram32 : at time  94292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  94298.00 ns READ : Bank = 3 Row =  271, Col =  92, Data = 00004ec5
top.u_sdram32 : at time  94318.00 ns READ : Bank = 3 Row =  271, Col =  93, Data = 0000e2ca
READ STATUS: Burst-No:           1 Addr: 0043fae Rxd: e2ca4ec5
top.u_sdram32 : at time  94572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  94578.00 ns READ : Bank = 3 Row =  271, Col =  94, Data = 00004ec5
top.u_sdram32 : at time  94598.00 ns READ : Bank = 3 Row =  271, Col =  95, Data = 0000e2ca
READ STATUS: Burst-No:           2 Addr: 0043faf Rxd: e2ca4ec5
top.u_sdram32 : at time  94852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  94858.00 ns READ : Bank = 3 Row =  271, Col =  96, Data = 00004ec5
top.u_sdram32 : at time  94878.00 ns READ : Bank = 3 Row =  271, Col =  97, Data = 0000e2ca
READ STATUS: Burst-No:           3 Addr: 0043fb0 Rxd: e2ca4ec5
top.u_sdram32 : at time  95132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  95138.00 ns READ : Bank = 3 Row =  271, Col =  98, Data = 00004ec5
top.u_sdram32 : at time  95158.00 ns READ : Bank = 3 Row =  271, Col =  99, Data = 0000e2ca
READ STATUS: Burst-No:           4 Addr: 0043fb1 Rxd: e2ca4ec5
top.u_sdram32 : at time  95412.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  95418.00 ns READ : Bank = 3 Row =  271, Col = 100, Data = 00004ec5
top.u_sdram32 : at time  95438.00 ns READ : Bank = 3 Row =  271, Col = 101, Data = 0000e2ca
READ STATUS: Burst-No:           5 Addr: 0043fb2 Rxd: e2ca4ec5
top.u_sdram32 : at time  95692.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  95698.00 ns READ : Bank = 3 Row =  271, Col = 102, Data = 00004ec5
top.u_sdram32 : at time  95718.00 ns READ : Bank = 3 Row =  271, Col = 103, Data = 0000e2ca
READ STATUS: Burst-No:           6 Addr: 0043fb3 Rxd: e2ca4ec5
top.u_sdram32 : at time  95972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  95978.00 ns READ : Bank = 3 Row =  271, Col = 104, Data = 00004ec5
top.u_sdram32 : at time  95998.00 ns READ : Bank = 3 Row =  271, Col = 105, Data = 0000e2ca
READ STATUS: Burst-No:           7 Addr: 0043fb4 Rxd: e2ca4ec5
top.u_sdram32 : at time  96252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  96258.00 ns READ : Bank = 3 Row =  271, Col = 106, Data = 00004ec5
top.u_sdram32 : at time  96278.00 ns READ : Bank = 3 Row =  271, Col = 107, Data = 0000e2ca
READ STATUS: Burst-No:           8 Addr: 0043fb5 Rxd: e2ca4ec5
top.u_sdram32 : at time  96532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  96538.00 ns READ : Bank = 3 Row =  271, Col = 108, Data = 00004ec5
top.u_sdram32 : at time  96558.00 ns READ : Bank = 3 Row =  271, Col = 109, Data = 0000e2ca
READ STATUS: Burst-No:           9 Addr: 0043fb6 Rxd: e2ca4ec5
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 96655000ps failed at 96655000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 96655000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  96852.00 ns ACT  : Bank = 3 Row = 1933
top.u_sdram32 : at time  96972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  96978.00 ns READ : Bank = 3 Row = 1933, Col = 106, Data = 0000495c
top.u_sdram32 : at time  96998.00 ns READ : Bank = 3 Row = 1933, Col = 107, Data = 00002e58
READ STATUS: Burst-No:           0 Addr: 01e3735 Rxd: 2e58495c
top.u_sdram32 : at time  97252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  97258.00 ns READ : Bank = 3 Row = 1933, Col = 108, Data = 0000495c
top.u_sdram32 : at time  97278.00 ns READ : Bank = 3 Row = 1933, Col = 109, Data = 00002e58
READ STATUS: Burst-No:           1 Addr: 01e3736 Rxd: 2e58495c
top.u_sdram32 : at time  97532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  97538.00 ns READ : Bank = 3 Row = 1933, Col = 110, Data = 0000495c
top.u_sdram32 : at time  97558.00 ns READ : Bank = 3 Row = 1933, Col = 111, Data = 00002e58
READ STATUS: Burst-No:           2 Addr: 01e3737 Rxd: 2e58495c
top.u_sdram32 : at time  97812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  97818.00 ns READ : Bank = 3 Row = 1933, Col = 112, Data = 0000495c
top.u_sdram32 : at time  97838.00 ns READ : Bank = 3 Row = 1933, Col = 113, Data = 00002e58
READ STATUS: Burst-No:           3 Addr: 01e3738 Rxd: 2e58495c
top.u_sdram32 : at time  98092.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  98098.00 ns READ : Bank = 3 Row = 1933, Col = 114, Data = 0000495c
top.u_sdram32 : at time  98118.00 ns READ : Bank = 3 Row = 1933, Col = 115, Data = 00002e58
READ STATUS: Burst-No:           4 Addr: 01e3739 Rxd: 2e58495c
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 98215000ps failed at 98215000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 98215000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  98412.00 ns ACT  : Bank = 3 Row =   98
top.u_sdram32 : at time  98532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  98538.00 ns READ : Bank = 3 Row =   98, Col =  10, Data = 000028bd
top.u_sdram32 : at time  98558.00 ns READ : Bank = 3 Row =   98, Col =  11, Data = 0000de8e
READ STATUS: Burst-No:           0 Addr: 0218b05 Rxd: de8e28bd
top.u_sdram32 : at time  98812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  98818.00 ns READ : Bank = 3 Row =   98, Col =  12, Data = 000028bd
top.u_sdram32 : at time  98838.00 ns READ : Bank = 3 Row =   98, Col =  13, Data = 0000de8e
READ STATUS: Burst-No:           1 Addr: 0218b06 Rxd: de8e28bd
top.u_sdram32 : at time  99092.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  99098.00 ns READ : Bank = 3 Row =   98, Col =  14, Data = 000028bd
top.u_sdram32 : at time  99118.00 ns READ : Bank = 3 Row =   98, Col =  15, Data = 0000de8e
READ STATUS: Burst-No:           2 Addr: 0218b07 Rxd: de8e28bd
top.u_sdram32 : at time  99372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  99378.00 ns READ : Bank = 3 Row =   98, Col =  16, Data = 000028bd
top.u_sdram32 : at time  99398.00 ns READ : Bank = 3 Row =   98, Col =  17, Data = 0000de8e
READ STATUS: Burst-No:           3 Addr: 0218b08 Rxd: de8e28bd
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 99495000ps failed at 99495000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 99495000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  99692.00 ns ACT  : Bank = 2 Row = 1450
top.u_sdram32 : at time  99812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  99818.00 ns READ : Bank = 2 Row = 1450, Col =  12, Data = 0000582d
top.u_sdram32 : at time  99838.00 ns READ : Bank = 2 Row = 1450, Col =  13, Data = 000096ab
READ STATUS: Burst-No:           0 Addr: 016aa06 Rxd: 96ab582d
top.u_sdram32 : at time 100092.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 100098.00 ns READ : Bank = 2 Row = 1450, Col =  14, Data = 0000582d
top.u_sdram32 : at time 100118.00 ns READ : Bank = 2 Row = 1450, Col =  15, Data = 000096ab
READ STATUS: Burst-No:           1 Addr: 016aa07 Rxd: 96ab582d
top.u_sdram32 : at time 100372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 100378.00 ns READ : Bank = 2 Row = 1450, Col =  16, Data = 0000582d
top.u_sdram32 : at time 100398.00 ns READ : Bank = 2 Row = 1450, Col =  17, Data = 000096ab
READ STATUS: Burst-No:           2 Addr: 016aa08 Rxd: 96ab582d
top.u_sdram32 : at time 100652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 100658.00 ns READ : Bank = 2 Row = 1450, Col =  18, Data = 0000582d
top.u_sdram32 : at time 100678.00 ns READ : Bank = 2 Row = 1450, Col =  19, Data = 000096ab
READ STATUS: Burst-No:           3 Addr: 016aa09 Rxd: 96ab582d
top.u_sdram32 : at time 100932.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 100938.00 ns READ : Bank = 2 Row = 1450, Col =  20, Data = 0000582d
top.u_sdram32 : at time 100958.00 ns READ : Bank = 2 Row = 1450, Col =  21, Data = 000096ab
READ STATUS: Burst-No:           4 Addr: 016aa0a Rxd: 96ab582d
top.u_sdram32 : at time 101212.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 101218.00 ns READ : Bank = 2 Row = 1450, Col =  22, Data = 0000582d
top.u_sdram32 : at time 101238.00 ns READ : Bank = 2 Row = 1450, Col =  23, Data = 000096ab
READ STATUS: Burst-No:           5 Addr: 016aa0b Rxd: 96ab582d
top.u_sdram32 : at time 101492.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 101498.00 ns READ : Bank = 2 Row = 1450, Col =  24, Data = 0000582d
top.u_sdram32 : at time 101518.00 ns READ : Bank = 2 Row = 1450, Col =  25, Data = 000096ab
READ STATUS: Burst-No:           6 Addr: 016aa0c Rxd: 96ab582d
top.u_sdram32 : at time 101772.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 101778.00 ns READ : Bank = 2 Row = 1450, Col =  26, Data = 0000582d
top.u_sdram32 : at time 101798.00 ns READ : Bank = 2 Row = 1450, Col =  27, Data = 000096ab
READ STATUS: Burst-No:           7 Addr: 016aa0d Rxd: 96ab582d
top.u_sdram32 : at time 102052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 102058.00 ns READ : Bank = 2 Row = 1450, Col =  28, Data = 0000582d
top.u_sdram32 : at time 102078.00 ns READ : Bank = 2 Row = 1450, Col =  29, Data = 000096ab
READ STATUS: Burst-No:           8 Addr: 016aa0e Rxd: 96ab582d
top.u_sdram32 : at time 102332.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 102338.00 ns READ : Bank = 2 Row = 1450, Col =  30, Data = 0000582d
top.u_sdram32 : at time 102358.00 ns READ : Bank = 2 Row = 1450, Col =  31, Data = 000096ab
READ STATUS: Burst-No:           9 Addr: 016aa0f Rxd: 96ab582d
top.u_sdram32 : at time 102612.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 102618.00 ns READ : Bank = 2 Row = 1450, Col =  32, Data = 0000582d
top.u_sdram32 : at time 102638.00 ns READ : Bank = 2 Row = 1450, Col =  33, Data = 000096ab
READ STATUS: Burst-No:          10 Addr: 016aa10 Rxd: 96ab582d
top.u_sdram32 : at time 102892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 102898.00 ns READ : Bank = 2 Row = 1450, Col =  34, Data = 0000582d
top.u_sdram32 : at time 102918.00 ns READ : Bank = 2 Row = 1450, Col =  35, Data = 000096ab
READ STATUS: Burst-No:          11 Addr: 016aa11 Rxd: 96ab582d
top.u_sdram32 : at time 103172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 103178.00 ns READ : Bank = 2 Row = 1450, Col =  36, Data = 0000582d
top.u_sdram32 : at time 103198.00 ns READ : Bank = 2 Row = 1450, Col =  37, Data = 000096ab
READ STATUS: Burst-No:          12 Addr: 016aa12 Rxd: 96ab582d
"../tb/assertions.sv", 98: top.assertion.wb_AND: started at 103295000ps failed at 103295000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 98: top.assertion.wb_AND: at time 103295000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time 103492.00 ns ACT  : Bank = 0 Row = 1834
top.u_sdram32 : at time 103612.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 103618.00 ns READ : Bank = 0 Row = 1834, Col = 126, Data = 00002665
top.u_sdram32 : at time 103638.00 ns READ : Bank = 0 Row = 1834, Col = 127, Data = 0000b2a7
READ STATUS: Burst-No:           0 Addr: 03ca83f Rxd: b2a72665
top.u_sdram32 : at time 103872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 103878.00 ns READ : Bank = 0 Row = 1834, Col = 128, Data = 00002665
top.u_sdram32 : at time 103898.00 ns READ : Bank = 0 Row = 1834, Col = 129, Data = 0000b2a7
READ STATUS: Burst-No:           1 Addr: 03ca840 Rxd: b2a72665
top.u_sdram32 : at time 104132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 104138.00 ns READ : Bank = 0 Row = 1834, Col = 130, Data = 00002665
top.u_sdram32 : at time 104158.00 ns READ : Bank = 0 Row = 1834, Col = 131, Data = 0000b2a7
READ STATUS: Burst-No:           2 Addr: 03ca841 Rxd: b2a72665
top.u_sdram32 : at time 104392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 104398.00 ns READ : Bank = 0 Row = 1834, Col = 132, Data = 00002665
top.u_sdram32 : at time 104418.00 ns READ : Bank = 0 Row = 1834, Col = 133, Data = 0000b2a7
READ STATUS: Burst-No:           3 Addr: 03ca842 Rxd: b2a72665
top.u_sdram32 : at time 104652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 104658.00 ns READ : Bank = 0 Row = 1834, Col = 134, Data = 00002665
top.u_sdram32 : at time 104678.00 ns READ : Bank = 0 Row = 1834, Col = 135, Data = 0000b2a7
READ STATUS: Burst-No:           4 Addr: 03ca843 Rxd: b2a72665
top.u_sdram32 : at time 104912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 104918.00 ns READ : Bank = 0 Row = 1834, Col = 136, Data = 00002665
top.u_sdram32 : at time 104938.00 ns READ : Bank = 0 Row = 1834, Col = 137, Data = 0000b2a7
READ STATUS: Burst-No:           5 Addr: 03ca844 Rxd: b2a72665
top.u_sdram32 : at time 105172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time 105178.00 ns READ : Bank = 0 Row = 1834, Col = 138, Data = 00002665
top.u_sdram32 : at time 105198.00 ns READ : Bank = 0 Row = 1834, Col = 139, Data = 0000b2a7
READ STATUS: Burst-No:           6 Addr: 03ca845 Rxd: b2a72665
-------------------------------------- 
 End-6: Writes/Reads in different order 
-------------------------------------- 
TEST EXECUTION FAILED!!!
  TestCase execution count:           6
  Error count:           3
$finish at simulation time 105280.00 ns
Simulation complete, time is 105280000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 105280000 ps
CPU Time:      0.640 seconds;       Data structure size:   0.2Mb
Thu Dec  6 17:32:13 2018
