FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    1.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C28xxx microcontroller devices.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting	
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) 
                                        (0082) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0083) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0084) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0085) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0086) ; bytes on the stack which are otherwise required for the return address. If
                                        (0087) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0088) ; release, the C compiler automatically places an infinite loop at the end
                                        (0089) ; of main, rather than a return instruction.)
                                        (0090) ;
                                        (0091) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0092) 
                                        (0093) 
                                        (0094) ;-----------------------------------------------------------------------------
                                        (0095) ; Interrupt Vector Table
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0099) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0100) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0101) ; vector jump targets are modified automatically according to the user
                                        (0102) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0103) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0104) ; configuration files. If you need to hard code a vector, update the
                                        (0105) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0106) ; of this file.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) 
                                        (0109)     AREA TOP (ROM, ABS, CON)
                                        (0110) 
                                        (0111)     org   0                        ;Reset Interrupt Vector
                                        (0112) IF	(TOOLCHAIN & HITECH)
                                        (0113) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0114) ELSE
0000: 80 7F    JMP   0x0080             (0115)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0116) ENDIF
                                        (0117)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0118)     ;---------------------------------------------------
                                        (0119)     ; Insert your custom code below this banner
                                        (0120)     ;---------------------------------------------------
                                        (0121) 
                                        (0122)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0123)     halt                           ;Stop execution if power falls too low
                                        (0124) 
                                        (0125)     org   08h                      ;Analog Column 0 / Decimator 0 Interrupt Vector
                                        (0126)     // call	void_handler
0008: 7E       RETI                     (0127)     reti
                                        (0128) 
                                        (0129)     org   0Ch                      ;Analog Column 1 / Decimator 1 Interrupt Vector
                                        (0130)     // call	void_handler
000C: 7E       RETI                     (0131)     reti
                                        (0132) 
                                        (0133)     org   10h                      ;Analog Column 2 / Decimator 2 Interrupt Vector
                                        (0134)     // call	void_handler
0010: 7E       RETI                     (0135)     reti
                                        (0136) 
                                        (0137)     org   14h                      ;Analog Column 3 / Decimator 3 Interrupt Vector
                                        (0138)     // call	void_handler
0014: 7E       RETI                     (0139)     reti
                                        (0140)     
                                        (0141)     org   18h                      ;VC3 Interrupt Vector
                                        (0142)     // call	void_handler
0018: 7E       RETI                     (0143)     reti
                                        (0144) 
                                        (0145)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0146)     // call	void_handler
001C: 7E       RETI                     (0147)     reti
                                        (0148) 
                                        (0149)     org   20h                      ;PSoC Block DBC00 Interrupt Vector
                                        (0150)     // call	void_handler
0020: 7E       RETI                     (0151)     reti
                                        (0152) 
                                        (0153)     org   24h                      ;PSoC Block DBC01 Interrupt Vector
0024: 7D 0A 19 LJMP  _PWM16_CH0_ISR     (0154)     ljmp	_PWM16_CH0_ISR
0027: 7E       RETI                     (0155)     reti
                                        (0156) 
                                        (0157)     org   28h                      ;PSoC Block DCC02 Interrupt Vector
                                        (0158)     // call	void_handler
0028: 7E       RETI                     (0159)     reti
                                        (0160) 
                                        (0161)     org   2Ch                      ;PSoC Block DCC03 Interrupt Vector
002C: 7D 09 BC LJMP  _PWM16_CH1_ISR     (0162)     ljmp	_PWM16_CH1_ISR
002F: 7E       RETI                     (0163)     reti
                                        (0164)     
                                        (0165)     org   30h                      ;PSoC Block DBC10 Interrupt Vector
                                        (0166)     // call	void_handler
0030: 7E       RETI                     (0167)     reti
                                        (0168) 
                                        (0169)     org   34h                      ;PSoC Block DBC11 Interrupt Vector
0034: 7D 0A FF LJMP  _Counter16_PwrUpd_ISR(0170)     ljmp	_Counter16_PwrUpd_ISR
0037: 7E       RETI                     (0171)     reti
                                        (0172) 
                                        (0173)     org   38h                      ;PSoC Block DCC12 Interrupt Vector
0038: 7D 07 38 LJMP  _RX8_GPS_ISR       (0174)     ljmp	_RX8_GPS_ISR
003B: 7E       RETI                     (0175)     reti
                                        (0176) 
                                        (0177)     org   3Ch                      ;PSoC Block DCC13 Interrupt Vector
                                        (0178)     // call	void_handler
003C: 7E       RETI                     (0179)     reti
                                        (0180) 
                                        (0181) 	org   40h                      ;PSoC Block DBC20 Interrupt Vector
0040: 7D 0A B4 LJMP  _Counter8_RF_clk_ISR(0182)     ljmp	_Counter8_RF_clk_ISR
0043: 7E       RETI                     (0183)     reti
                                        (0184) 	
                                        (0185) 	org   44h                      ;PSoC Block DBC21 Interrupt Vector
                                        (0186)     // call	void_handler
0044: 7E       RETI                     (0187)     reti
                                        (0188) 	
                                        (0189) 	org   48h                      ;PSoC Block DCC22 Interrupt Vector
0048: 7D 05 52 LJMP  _RX8_RF_ISR        (0190)     ljmp	_RX8_RF_ISR
004B: 7E       RETI                     (0191)     reti
                                        (0192) 	
                                        (0193) 	org   4Ch                      ;PSoC Block DCC23 Interrupt Vector
                                        (0194)     // call	void_handler
004C: 7E       RETI                     (0195)     reti
                                        (0196) 	 
                                        (0197)     org   60h                      ;PSoC I2C0 Interrupt Vector
                                        (0198)     // call	void_handler
0060: 7E       RETI                     (0199)     reti
                                        (0200) 
                                        (0201) 	org   64h                      ;PSoC I2C1 Interrupt Vector
                                        (0202)     // call	void_handler
0064: 7E       RETI                     (0203)     reti
                                        (0204) 	
                                        (0205) 	org   68h                      ;PSoC SARADC Interrupt Vector
                                        (0206)     // call	void_handler
0068: 7E       RETI                     (0207)     reti
                                        (0208) 	
                                        (0209) 	org   6Ch                      ;PSoC RTC Interrupt Vector
006C: 7D 09 1E LJMP  _RTC_ISR           (0210)     ljmp	_RTC_ISR
006F: 7E       RETI                     (0211)     reti
                                        (0212) 	
                                        (0213) 	org   70h                      ;Analog Column 4 Interrupt Vector
                                        (0214)     // call	void_handler
0070: 7E       RETI                     (0215)     reti
                                        (0216) 	
                                        (0217) 	org   74h                      ;Analog Column 5 Interrupt Vector
                                        (0218)     // call	void_handler
0074: 7E       RETI                     (0219)     reti
                                        (0220) 	
                                        (0221)     org   7Ch                      ;Sleep Timer Interrupt Vector
                                        (0222)     // call	void_handler
007C: 7E       RETI                     (0223)     reti
0080: 71 10    OR    F,0x10             
                                        (0224)     ;---------------------------------------------------
                                        (0225)     ; Insert your custom code above this banner
                                        (0226)     ;---------------------------------------------------
                                        (0227)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0228) 
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;  Start of Execution.
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0233) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0234) ;
                                        (0235) 
                                        (0236) IF	(TOOLCHAIN & HITECH)
                                        (0237)  	AREA PD_startup(CODE, REL, CON)
                                        (0238) ELSE
                                        (0239)     org 80h
                                        (0240) ENDIF
                                        (0241) __Start:
                                        (0242) 
                                        (0243)     ; initialize SMP values for voltage stabilization, if required,
                                        (0244)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0245)     ; least for now. 
                                        (0246)     ;
                                        (0247)     M8C_SetBank1
0082: 62 E3 87 MOV   REG[0xE3],0x87     (0248)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0085: 70 EF    AND   F,0xEF             
0087: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0249)     M8C_SetBank0
                                        (0250) 
                                        (0251) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0252) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0253)     M8C_EnableWatchDog
                                        (0254) ENDIF
                                        (0255) 
                                        (0256) IF ( SELECT_32K )
                                        (0257)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0258) ELSE
008A: 41 FE FB AND   REG[0xFE],0xFB     (0259)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0260) ENDIF
                                        (0261) 
                                        (0262)     ;---------------------------
                                        (0263)     ; Set up the Temporary stack
                                        (0264)     ;---------------------------
                                        (0265)     ; A temporary stack is set up for the SSC instructions.
                                        (0266)     ; The real stack start will be assigned later.
                                        (0267)     ;
                                        (0268) _stack_start:          equ 80h
008D: 50 80    MOV   A,0x80             (0269)     mov   A, _stack_start          ; Set top of stack to end of used RAM
008F: 4E       SWAP  SP,A               (0270)     swap  SP, A                    ; This is only temporary if going to LMM
0090: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0271) 
                                        (0272)     ;------------------------
                                        (0273)     ; Set Power-related Trim 
                                        (0274)     ;------------------------
                                        (0275) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0276) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0277)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0278)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0279)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0280) ELSE
                                        (0281) 	IF ( AGND_BYPASS )
                                        (0282)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0283)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0284)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0285)     ; value using the proper trim values.
                                        (0286)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0287)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0288)   ENDIF
                                        (0289)  ENDIF
                                        (0290) ENDIF ; 5.0 V Operation
                                        (0291) 
                                        (0292) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0293)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0294)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0295)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0296)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0297)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0298)  ENDIF
                                        (0299) ENDIF ; 3.3 Volt Operation
                                        (0300) 
                                        (0301) 
0093: 55 F8 00 MOV   [nmea_gprmc_empty+7],0x0(0302)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
0096: 55 F9 00 MOV   [nmea_gprmc_empty+8],0x0(0303)     mov  [bSSC_KEYSP], 0
0099: 71 10    OR    F,0x10             
                                        (0304) 
                                        (0305)     ;---------------------------------------
                                        (0306)     ; Initialize Crystal Oscillator and PLL
                                        (0307)     ;---------------------------------------
                                        (0308) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0309)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0310)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0311)     ; is left off.  The SleepTimer period is set to 1 sec to time the wait for
                                        (0312)     ; the ECO to stabilize.
                                        (0313)     ;
                                        (0314)     M8C_SetBank1
                                        (0315)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0316)     M8C_SetBank0
                                        (0317)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0318)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0319)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0320) .WaitFor1s:
                                        (0321)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0322)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0323)                                           ;  since interrupts are not globally enabled
                                        (0324) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0325)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0326)     M8C_SetBank1
009B: 62 E0 02 MOV   REG[0xE0],0x2      (0327)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
009E: 70 EF    AND   F,0xEF             
00A0: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0328)     M8C_SetBank0
                                        (0329)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0330) 
                                        (0331) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0332) 
                                        (0333) IF ( PLL_MODE )
                                        (0334)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0335)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0336)     ;
                                        (0337)     M8C_SetBank1
                                        (0338)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0339)     M8C_SetBank0
                                        (0340)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0341)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0342) 
                                        (0343) .WaitFor16ms:
                                        (0344)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0345)     jz   .WaitFor16ms
                                        (0346)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0347)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0348)     M8C_SetBank0
                                        (0349) 
                                        (0350) IF      ( WAIT_FOR_32K )
                                        (0351) ELSE ; !( WAIT_FOR_32K )
                                        (0352)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0353)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0354) ENDIF ;(WAIT_FOR_32K)
                                        (0355) ENDIF ;(PLL_MODE)
                                        (0356) 
                                        (0357) 	;-------------------------------------------------------
                                        (0358)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0359)     ;-------------------------------------------------------
                                        (0360) 
                                        (0361)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0362) 
                                        (0363) IF (SYSCLK_SOURCE)
                                        (0364)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0365) ENDIF
                                        (0366)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0367) 
                                        (0368) 	;------------------------
                                        (0369) 	; Close CT leakage path.
                                        (0370) 	;------------------------
00A3: 62 71 05 MOV   REG[0x71],0x5      (0371) 	mov reg[ACC00CR0], 05h
00A6: 62 75 05 MOV   REG[0x75],0x5      (0372) 	mov reg[ACC01CR0], 05h
00A9: 62 79 05 MOV   REG[0x79],0x5      (0373) 	mov reg[ACC02CR0], 05h
00AC: 62 7D 05 MOV   REG[0x7D],0x5      (0374) 	mov reg[ACC03CR0], 05h
00AF: 62 D1 03 MOV   REG[0xD1],0x3      
                                        (0375) 
                                        (0376) 
                                        (0377) 
                                        (0378) IF	(TOOLCHAIN & HITECH)
                                        (0379)     ;---------------------------------------------
                                        (0380)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0381)     ;---------------------------------------------
                                        (0382) 	global		__Lstackps
                                        (0383) 	mov     a,low __Lstackps
                                        (0384) 	swap    a,sp
                                        (0385) 
                                        (0386) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0387)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0388)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0389)     RAM_SETPAGE_CUR 0
                                        (0390)     RAM_SETPAGE_MVW 0
                                        (0391)     RAM_SETPAGE_MVR 0
                                        (0392)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0393)       or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0394)     ELSE
                                        (0395)       or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0396)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0397) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0398) ELSE
                                        (0399)     ;---------------------------------------------
                                        (0400)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0401)     ;---------------------------------------------
                                        (0402) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0403)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00B2: 50 00    MOV   A,0x0              (0404)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00B4: 4E       SWAP  SP,A               (0405)     swap  A, SP
00B5: 62 D3 03 MOV   REG[0xD3],0x3      
00B8: 62 D0 00 MOV   REG[0xD0],0x0      
00BB: 62 D5 00 MOV   REG[0xD5],0x0      
00BE: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0406)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0407)     RAM_SETPAGE_CUR 0
                                        (0408)     RAM_SETPAGE_MVW 0
                                        (0409)     RAM_SETPAGE_MVR 0
                                        (0410) 
                                        (0411)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00C1: 71 C0    OR    F,0xC0             (0412)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0413)   ELSE
                                        (0414)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0415)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0416) ELSE
                                        (0417)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0418)     swap  SP, A
                                        (0419) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0420) ENDIF ;	TOOLCHAIN
                                        (0421) 
                                        (0422)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0423)     ;---------------------------------------------------
                                        (0424)     ; Insert your custom code below this banner
                                        (0425)     ;---------------------------------------------------
                                        (0426) 
                                        (0427)     ;---------------------------------------------------
                                        (0428)     ; Insert your custom code above this banner
                                        (0429)     ;---------------------------------------------------
                                        (0430)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0431) 
                                        (0432)     ;-------------------------
                                        (0433)     ; Load Base Configuration
                                        (0434)     ;-------------------------
                                        (0435)     ; Load global parameter settings and load the user modules in the
                                        (0436)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0437)     ; to minimize start up time; (2) We may still need to play with the
                                        (0438)     ; Sleep Timer.
                                        (0439)     ;
00C3: 7C 04 E4 LCALL 0x04E4             (0440)     lcall LoadConfigInit
00C6: 70 EF    AND   F,0xEF             
                                        (0441)     M8C_SetBank0
                                        (0442) 
                                        (0443)     ;-----------------------------------
                                        (0444)     ; Initialize C Run-Time Environment
                                        (0445)     ;-----------------------------------
                                        (0446) IF ( C_LANGUAGE_SUPPORT )
                                        (0447) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0448)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0449)     mov  [__r0],<__bss_start
                                        (0450) BssLoop:
                                        (0451)     cmp  [__r0],<__bss_end
                                        (0452)     jz   BssDone
                                        (0453)     mvi  [__r0],A
                                        (0454)     jmp  BssLoop
                                        (0455) BssDone:
                                        (0456)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0457)     mov  X,<__idata_start
                                        (0458)     mov  [__r0],<__data_start
                                        (0459) IDataLoop:
                                        (0460)     cmp  [__r0],<__data_end
                                        (0461)     jz   C_RTE_Done
                                        (0462)     push A
                                        (0463)     romx
                                        (0464)     mvi  [__r0],A
                                        (0465)     pop  A
                                        (0466)     inc  X
                                        (0467)     adc  A,0
                                        (0468)     jmp  IDataLoop
                                        (0469) 
                                        (0470) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0471) 
                                        (0472) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00C8: 62 D0 00 MOV   REG[0xD0],0x0      (0473)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0474)                                        ; to use the Virtual Register page.
                                        (0475) 
                                        (0476)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0477)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0478)     ; text segment and may have been relocated by the Code Compressor.
                                        (0479)     ;
00CB: 50 04    MOV   A,0x4              (0480)     mov   A, >__pXIData                ; Get the address of the flash
00CD: 57 1D    MOV   X,0x1D             (0481)     mov   X, <__pXIData                ;   pointer to the xidata area.
00CF: 08       PUSH  A                  (0482)     push  A
00D0: 28       ROMX                     (0483)     romx                               ; get the MSB of xidata's address
00D1: 53 DA    MOV   [__r0],A           (0484)     mov   [__r0], A
00D3: 18       POP   A                  (0485)     pop   A
00D4: 75       INC   X                  (0486)     inc   X
00D5: 09 00    ADC   A,0x0              (0487)     adc   A, 0
00D7: 28       ROMX                     (0488)     romx                               ; get the LSB of xidata's address
00D8: 4B       SWAP  A,X                (0489)     swap  A, X
00D9: 51 DA    MOV   A,[__r0]           (0490)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0491)                                        ;   XIData structure list in flash
00DB: 80 04    JMP   0x00E0             (0492)     jmp   .AccessStruct
                                        (0493) 
                                        (0494)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0495)     ; values of C variables. Each structure contains 3 member elements.
                                        (0496)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0497)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0498)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0499)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0500)     ; value in the second member element, an unsigned byte:
                                        (0501)     ; (1) If the value of the second element is non-zero, it represents
                                        (0502)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0503)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0504)     ; the bytes are copied to the block of RAM.
                                        (0505)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0506)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0507)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0508) 
                                        (0509) .AccessNextStructLoop:
00DD: 75       INC   X                  (0510)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0511)     adc   A, 0
00E0: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0512) .AccessStruct:                         ; Entry point for first block
                                        (0513)     ;
                                        (0514)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0515)     ;
                                        (0516)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00E3: 08       PUSH  A                  (0517)     push  A
00E4: 28       ROMX                     (0518)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00E5: 60 D5    MOV   REG[0xD5],A        (0519)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00E7: 74       INC   A                  (0520)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00E8: A0 4B    JZ    0x0134             (0521)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00EA: 18       POP   A                  (0522)     pop   A                            ; restore pXIData to [A,X]
00EB: 75       INC   X                  (0523)     inc   X                            ; pXIData++
00EC: 09 00    ADC   A,0x0              (0524)     adc   A, 0
00EE: 08       PUSH  A                  (0525)     push  A
00EF: 28       ROMX                     (0526)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00F0: 53 DA    MOV   [__r0],A           (0527)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00F2: 18       POP   A                  (0528)     pop   A                            ; restore pXIData to [A,X]
00F3: 75       INC   X                  (0529)     inc   X                            ; pXIData++ (point to size)
00F4: 09 00    ADC   A,0x0              (0530)     adc   A, 0
00F6: 08       PUSH  A                  (0531)     push  A
00F7: 28       ROMX                     (0532)     romx                               ; Get the size (CPU.A <- *pXIData)
00F8: A0 1C    JZ    0x0115             (0533)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00FA: 53 D9    MOV   [__r1],A           (0534)     mov   [__r1], A                    ;             else downcount in __r1
00FC: 18       POP   A                  (0535)     pop   A                            ; restore pXIData to [A,X]
                                        (0536) 
                                        (0537) .CopyNextByteLoop:
                                        (0538)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0539)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0540)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0541)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0542)     ;
00FD: 75       INC   X                  (0543)     inc   X                            ; pXIData++ (point to next data byte)
00FE: 09 00    ADC   A,0x0              (0544)     adc   A, 0
0100: 08       PUSH  A                  (0545)     push  A
0101: 28       ROMX                     (0546)     romx                               ; Get the data value (CPU.A <- *pXIData)
0102: 3F DA    MVI   [__r0],A           (0547)     mvi   [__r0], A                    ; Transfer the data to RAM
0104: 47 DA FF TST   [__r0],0xFF        (0548)     tst   [__r0], 0xff                 ; Check for page crossing
0107: B0 06    JNZ   0x010E             (0549)     jnz   .CopyLoopTail                ;   No crossing, keep going
0109: 5D D5    MOV   A,REG[0xD5]        (0550)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
010B: 74       INC   A                  (0551)     inc   A
010C: 60 D5    MOV   REG[0xD5],A        (0552)     mov   reg[ MVW_PP], A
                                        (0553) .CopyLoopTail:
010E: 18       POP   A                  (0554)     pop   A                            ; restore pXIData to [A,X]
010F: 7A D9    DEC   [__r1]             (0555)     dec   [__r1]                       ; End of this array in flash?
0111: BF EB    JNZ   0x00FD             (0556)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0113: 8F C9    JMP   0x00DD             (0557)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0558) 
                                        (0559) .ClearRAMBlockToZero:
0115: 18       POP   A                  (0560)     pop   A                            ; restore pXIData to [A,X]
0116: 75       INC   X                  (0561)     inc   X                            ; pXIData++ (point to next data byte)
0117: 09 00    ADC   A,0x0              (0562)     adc   A, 0
0119: 08       PUSH  A                  (0563)     push  A
011A: 28       ROMX                     (0564)     romx                               ; Get the run length (CPU.A <- *pXIData)
011B: 53 D9    MOV   [__r1],A           (0565)     mov   [__r1], A                    ; Initialize downcounter
011D: 50 00    MOV   A,0x0              (0566)     mov   A, 0                         ; Initialize source data
                                        (0567) 
                                        (0568) .ClearRAMBlockLoop:
                                        (0569)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0570)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0571)     ;
011F: 3F DA    MVI   [__r0],A           (0572)     mvi   [__r0], A                    ; Clear a byte
0121: 47 DA FF TST   [__r0],0xFF        (0573)     tst   [__r0], 0xff                 ; Check for page crossing
0124: B0 08    JNZ   0x012D             (0574)     jnz   .ClearLoopTail               ;   No crossing, keep going
0126: 5D D5    MOV   A,REG[0xD5]        (0575)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0128: 74       INC   A                  (0576)     inc   A
0129: 60 D5    MOV   REG[0xD5],A        (0577)     mov   reg[ MVW_PP], A
012B: 50 00    MOV   A,0x0              (0578)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0579) .ClearLoopTail:
012D: 7A D9    DEC   [__r1]             (0580)     dec   [__r1]                       ; Was this the last byte?
012F: BF EF    JNZ   0x011F             (0581)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0131: 18       POP   A                  (0582)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0132: 8F AA    JMP   0x00DD             (0583)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0584) 
                                        (0585) .C_RTE_WrapUp:
0134: 18       POP   A                  (0586)     pop   A                            ; balance stack
0135: 71 10    OR    F,0x10             
                                        (0587) 
                                        (0588) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0589) 
                                        (0590) C_RTE_Done:
                                        (0591) 
                                        (0592) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0593) 
                                        (0594)     ;-------------------------------
                                        (0595)     ; Voltage Stabilization for SMP
                                        (0596)     ;-------------------------------
                                        (0597) 
                                        (0598) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0599) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0600)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0601)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0602)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0603)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0604)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0605)     M8C_SetBank1
                                        (0606)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0607)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0608)     M8C_SetBank0
                                        (0609)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0610)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0611) .WaitFor2ms:
                                        (0612)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0613)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0614) ENDIF ; SMP is operational
                                        (0615) ENDIF ; 5.0V Operation
                                        (0616) 
                                        (0617)     ;-------------------------------
                                        (0618)     ; Set Power-On Reset (POR) Level
                                        (0619)     ;-------------------------------
                                        (0620) 
                                        (0621)     ; This checks for improper selection of CPU voltage and processer speed ratings. If an improper selection 
                                        (0622)     ; is made (in the global resources section of the device editor), a compilation error is created, disallowing
                                        (0623)     ; this selection. If the selection is valid, the POR level is then set.
                                        (0624)     ; Invalid cases checked: 
                                        (0625)     ;   -At 3.3 volt operation, the cpu rate must be at or below 12 MHz
                                        (0626) 
                                        (0627) 
                                        (0628) IF (POWER_SETTING & POWER_SET_3V3)		; 3.3V Operation?
                                        (0629)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** SLIMO = 6MHZ, Do Nothing ***
                                        (0630)  ELSE
                                        (0631)    IF (CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz)	; Not 24 MHz, Do Nothing...
                                        (0632)    ELSE						; Otherwise, 24 MHz is selected... raise error
                                        (0633) 	ERROR_PSoC SEE COMMENTS			; Error - cannot use 24 MHz w/ 3.3V operation (Clock <= 12 MHz)
                                        (0634)    ENDIF
                                        (0635)  ENDIF
                                        (0636) ENDIF
                                        (0637)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0638)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0639)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0640)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0641)     ;  Technical Reference Manual #001-52594 for more information.
                                        (0642) 
                                        (0643)     M8C_SetBank1
                                        (0644) 
                                        (0645) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0646)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0647)  ELSE                                       ;    No, fast mode
                                        (0648)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0649)                                             ;       no, set midpoint POR in user code, if desired
                                        (0650)   ELSE ; 24HMz                              ;
0137: 43 E3 20 OR    REG[0xE3],0x20     (0651)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
013A: 70 EF    AND   F,0xEF             
                                        (0652)   ENDIF ; 24MHz
                                        (0653)  ENDIF ; Slow Mode
                                        (0654) ENDIF ; 5.0V Operation
                                        (0655) 
                                        (0656)     M8C_SetBank0
                                        (0657) 
                                        (0658)     ;----------------------------
                                        (0659)     ; Wrap up and invoke "main"
                                        (0660)     ;----------------------------
                                        (0661) 
                                        (0662)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0663)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0664)     ;
013C: 62 E0 00 MOV   REG[0xE0],0x0      (0665)     mov  reg[INT_MSK0],0
013F: 71 10    OR    F,0x10             
                                        (0666) 
                                        (0667)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0668)     ;
                                        (0669)     M8C_SetBank1
0141: 62 E0 03 MOV   REG[0xE0],0x3      (0670)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0144: 43 E2 00 OR    REG[0xE2],0x0      (0671) 	or  reg[OSC_CR2], (SLEEP_TIMER_JUST2)
0147: 70 EF    AND   F,0xEF             
                                        (0672)     M8C_SetBank0
                                        (0673) 
                                        (0674)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0675)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0676)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0677)     ;
0149: 62 E2 00 MOV   REG[0xE2],0x0      (0678)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0679)                                    ; have been set during the boot process.
                                        (0680) IF	(TOOLCHAIN & HITECH)
                                        (0681) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0682) ELSE
                                        (0683) IF ENABLE_LJMP_TO_MAIN
                                        (0684)     ljmp  _main                    ; goto main (no return)
                                        (0685) ELSE
014C: 7C 0D 99 LCALL _main              (0686)     lcall _main                    ; call main
                                        (0687) .Exit:
014F: 8F FF    JMP   0x014F             (0688)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0689) ENDIF
                                        (0690) ENDIF ; TOOLCHAIN
                                        (0691) 
                                        (0692)     ;---------------------------------
                                        (0693)     ; Library Access to Global Parms
                                        (0694)     ;---------------------------------
                                        (0695)     ;
                                        (0696)  bGetPowerSetting:
                                        (0697) _bGetPowerSetting:
                                        (0698)     ; Returns value of POWER_SETTING in the A register.
                                        (0699)     ; No inputs. No Side Effects.
                                        (0700)     ;
                                        (0701) IF (POWER_SETTING & POWER_SET_2V7)
                                        (0702)     mov   A, POWER_SETTING | POWER_SET_SLOW_IMO
                                        (0703) ELSE
0151: 50 10    MOV   A,0x10             (0704)     mov   A, POWER_SETTING          ; Supply voltage and internal main osc
                                        (0705) ENDIF
0153: 7F       RET                      (0706)     ret
                                        (0707) 
                                        (0708) IF	(TOOLCHAIN & HITECH)
                                        (0709) ELSE
                                        (0710)     ;---------------------------------
                                        (0711)     ; Order Critical RAM & ROM AREAs
                                        (0712)     ;---------------------------------
                                        (0713)     ;  'TOP' is all that has been defined so far...
                                        (0714) 
                                        (0715)     ;  ROM AREAs for C CONST, static & global items
                                        (0716)     ;
                                        (0717)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0718)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0719) __idata_start:
                                        (0720) 
                                        (0721)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0722) __func_lit_start:
                                        (0723) 
                                        (0724) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0725)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0726)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0727)     ; relocated by the code compressor, but the text area may shrink and
                                        (0728)     ; that moves xidata around.
                                        (0729)     ;
                                        (0730) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0731) ENDIF
                                        (0732) 
                                        (0733)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0734)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0735) 
                                        (0736)     ; CODE segment for general use
                                        (0737)     ;
                                        (0738)     AREA text (ROM, REL, CON)
                                        (0739) __text_start:
                                        (0740) 
                                        (0741)     ; RAM area usage
                                        (0742)     ;
                                        (0743)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0744) __data_start:
                                        (0745) 
                                        (0746)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0747)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0748)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0749) __bss_start:
                                        (0750) ENDIF ; TOOLCHAIN
                                        (0751) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
041F: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_fitolamp_slave_Bank1
                                        (0019) export LoadConfigTBL_fitolamp_slave_Bank0
                                        (0020) export LoadConfigTBL_fitolamp_slave_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_fitolamp_slave_Bank0:
                                        (0023) ;  Instance name Counter16_PwrUpd, User Module Counter16
                                        (0024) ;       Instance name Counter16_PwrUpd, Block Name CNTR16_LSB(DBC10)
                                        (0025) 	db		33h, 00h		;Counter16_PwrUpd_CONTROL_LSB_REG(DBC10CR0)
                                        (0026) 	db		31h, 10h		;Counter16_PwrUpd_PERIOD_LSB_REG(DBC10DR1)
                                        (0027) 	db		32h, 00h		;Counter16_PwrUpd_COMPARE_LSB_REG(DBC10DR2)
                                        (0028) ;       Instance name Counter16_PwrUpd, Block Name CNTR16_MSB(DBC11)
                                        (0029) 	db		37h, 00h		;Counter16_PwrUpd_CONTROL_MSB_REG(DBC11CR0)
                                        (0030) 	db		35h, 27h		;Counter16_PwrUpd_PERIOD_MSB_REG(DBC11DR1)
                                        (0031) 	db		36h, 00h		;Counter16_PwrUpd_COMPARE_MSB_REG(DBC11DR2)
                                        (0032) ;  Instance name Counter8_RF_clk, User Module Counter8
                                        (0033) ;       Instance name Counter8_RF_clk, Block Name CNTR8(DBC20)
                                        (0034) 	db		43h, 00h		;Counter8_RF_clk_CONTROL_REG(DBC20CR0)
                                        (0035) 	db		41h, 9ch		;Counter8_RF_clk_PERIOD_REG(DBC20DR1)
                                        (0036) 	db		42h, 4eh		;Counter8_RF_clk_COMPARE_REG(DBC20DR2)
                                        (0037) ;  Instance name LCD, User Module LCD
                                        (0038) ;  Instance name LED_Blue, User Module LED
                                        (0039) ;  Instance name PWM16_CH0, User Module PWM16
                                        (0040) ;       Instance name PWM16_CH0, Block Name PWM16_LSB(DBC00)
                                        (0041) 	db		23h, 00h		;PWM16_CH0_CONTROL_LSB_REG(DBC00CR0)
                                        (0042) 	db		21h, 20h		;PWM16_CH0_PERIOD_LSB_REG(DBC00DR1)
                                        (0043) 	db		22h, 00h		;PWM16_CH0_COMPARE_LSB_REG(DBC00DR2)
                                        (0044) ;       Instance name PWM16_CH0, Block Name PWM16_MSB(DBC01)
                                        (0045) 	db		27h, 00h		;PWM16_CH0_CONTROL_MSB_REG(DBC01CR0)
                                        (0046) 	db		25h, 4eh		;PWM16_CH0_PERIOD_MSB_REG(DBC01DR1)
                                        (0047) 	db		26h, 00h		;PWM16_CH0_COMPARE_MSB_REG(DBC01DR2)
                                        (0048) ;  Instance name PWM16_CH1, User Module PWM16
                                        (0049) ;       Instance name PWM16_CH1, Block Name PWM16_LSB(DCC02)
                                        (0050) 	db		2bh, 00h		;PWM16_CH1_CONTROL_LSB_REG(DCC02CR0)
                                        (0051) 	db		29h, 20h		;PWM16_CH1_PERIOD_LSB_REG(DCC02DR1)
                                        (0052) 	db		2ah, 00h		;PWM16_CH1_COMPARE_LSB_REG(DCC02DR2)
                                        (0053) ;       Instance name PWM16_CH1, Block Name PWM16_MSB(DCC03)
                                        (0054) 	db		2fh, 00h		;PWM16_CH1_CONTROL_MSB_REG(DCC03CR0)
                                        (0055) 	db		2dh, 4eh		;PWM16_CH1_PERIOD_MSB_REG(DCC03DR1)
                                        (0056) 	db		2eh, 00h		;PWM16_CH1_COMPARE_MSB_REG(DCC03DR2)
                                        (0057) ;  Instance name RTC, User Module RTC
                                        (0058) ;  Instance name RX8_GPS, User Module RX8
                                        (0059) ;       Instance name RX8_GPS, Block Name RX8(DCC12)
                                        (0060) 	db		3bh, 00h		;RX8_GPS_CONTROL_REG  (DCC12CR0)
                                        (0061) 	db		39h, 00h		;RX8_GPS_(DCC12DR1)
                                        (0062) 	db		3ah, 00h		;RX8_GPS_RX_BUFFER_REG(DCC12DR2)
                                        (0063) ;  Instance name RX8_RF, User Module RX8
                                        (0064) ;       Instance name RX8_RF, Block Name RX8(DCC22)
                                        (0065) 	db		4bh, 00h		;RX8_RF_CONTROL_REG  (DCC22CR0)
                                        (0066) 	db		49h, 00h		;RX8_RF_(DCC22DR1)
                                        (0067) 	db		4ah, 00h		;RX8_RF_RX_BUFFER_REG(DCC22DR2)
                                        (0068) ;  Global Register values Bank 0
                                        (0069) 	db		6ah, 00h		; ADCDataHigh register (SADC_DH)
                                        (0070) 	db		6bh, 00h		; ADCDataLow register (SADC_DL)
                                        (0071) 	db		62h, 00h		; AnalogClockSelect3 register (CLK_CR3)
                                        (0072) 	db		60h, 29h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0073) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0074) 	db		61h, 00h		; AnalogMuxBusConfig register (AMUX_CFG)
                                        (0075) 	db		fch, 00h		; AnalogMuxDACData:0 register (IDACR_D)
                                        (0076) 	db		fdh, 00h		; AnalogMuxDACData:1 register (IDACL_D)
                                        (0077) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0078) 	db		65h, 00h		; AnalogSynchronizationControl register (ASY_CR)
                                        (0079) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0080) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0081) 	db		a0h, 00h		; DecimatorDataHigh:0 register (DEC0_DH)
                                        (0082) 	db		a2h, 00h		; DecimatorDataHigh:1 register (DEC1_DH)
                                        (0083) 	db		a4h, 00h		; DecimatorDataHigh:2 register (DEC2_DH)
                                        (0084) 	db		a6h, 00h		; DecimatorDataHigh:3 register (DEC3_DH)
                                        (0085) 	db		a1h, 00h		; DecimatorDataLow:0 register (DEC0_DL)
                                        (0086) 	db		a3h, 00h		; DecimatorDataLow:1 register (DEC1_DL)
                                        (0087) 	db		a5h, 00h		; DecimatorDataLow:2 register (DEC2_DL)
                                        (0088) 	db		a7h, 00h		; DecimatorDataLow:3 register (DEC3_DL)
                                        (0089) 	db		d6h, 00h		; I2CConfig:0 register (I2C0_CFG)
                                        (0090) 	db		e8h, 00h		; Multiply0InputX register (MUL0_X)
                                        (0091) 	db		e9h, 00h		; Multiply0InputY register (MUL0_Y)
                                        (0092) 	db		a8h, 00h		; Multiply1InputX register (MUL1_X)
                                        (0093) 	db		a9h, 00h		; Multiply1InputY register (MUL1_Y)
                                        (0094) 	db		b7h, 00h		; RowDigitalInterconnectInputSelect:0 register (RDI0DSM)
                                        (0095) 	db		bfh, 00h		; RowDigitalInterconnectInputSelect:1 register (RDI1DSM)
                                        (0096) 	db		c7h, 00h		; RowDigitalInterconnectInputSelect:2 register (RDI2DSM)
                                        (0097) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0098) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0099) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0100) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0101) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0102) 	db		b5h, 44h		; Row_0_OutputDrive_0 register (RDI0RO0)
                                        (0103) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0RO1)
                                        (0104) 	db		b8h, 65h		; Row_1_InputMux register (RDI1RI)
                                        (0105) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0106) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0107) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0108) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0109) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1RO0)
                                        (0110) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1RO1)
                                        (0111) 	db		c0h, aah		; Row_2_InputMux register (RDI2RI)
                                        (0112) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0113) 	db		c2h, 00h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0114) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0115) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI2LT1)
                                        (0116) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2RO0)
                                        (0117) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2RO1)
                                        (0118) 	db		ffh
                                        (0119) LoadConfigTBL_fitolamp_slave_Bank1:
                                        (0120) ;  Instance name Counter16_PwrUpd, User Module Counter16
                                        (0121) ;       Instance name Counter16_PwrUpd, Block Name CNTR16_LSB(DBC10)
                                        (0122) 	db		33h, 00h		;Counter16_PwrUpd_(DBC10CR1)
                                        (0123) 	db		30h, 01h		;Counter16_PwrUpd_FUNC_LSB_REG(DBC10FN)
                                        (0124) 	db		31h, 17h		;Counter16_PwrUpd_INPUT_LSB_REG(DBC10IN)
                                        (0125) 	db		32h, 00h		;Counter16_PwrUpd_OUTPUT_LSB_REG(DBC10OU)
                                        (0126) ;       Instance name Counter16_PwrUpd, Block Name CNTR16_MSB(DBC11)
                                        (0127) 	db		37h, 00h		;Counter16_PwrUpd_(DBC11CR1)
                                        (0128) 	db		34h, 21h		;Counter16_PwrUpd_FUNC_MSB_REG(DBC11FN)
                                        (0129) 	db		35h, 37h		;Counter16_PwrUpd_INPUT_MSB_REG(DBC11IN)
                                        (0130) 	db		36h, 00h		;Counter16_PwrUpd_OUTPUT_MSB_REG(DBC11OU)
                                        (0131) ;  Instance name Counter8_RF_clk, User Module Counter8
                                        (0132) ;       Instance name Counter8_RF_clk, Block Name CNTR8(DBC20)
                                        (0133) 	db		43h, 00h		;Counter8_RF_clk_(DBC20CR1)
                                        (0134) 	db		40h, 31h		;Counter8_RF_clk_FUNC_REG(DBC20FN)
                                        (0135) 	db		41h, 16h		;Counter8_RF_clk_INPUT_REG(DBC20IN)
                                        (0136) 	db		42h, 04h		;Counter8_RF_clk_OUTPUT_REG(DBC20OU)
                                        (0137) ;  Instance name LCD, User Module LCD
                                        (0138) ;  Instance name LED_Blue, User Module LED
                                        (0139) ;  Instance name PWM16_CH0, User Module PWM16
                                        (0140) ;       Instance name PWM16_CH0, Block Name PWM16_LSB(DBC00)
                                        (0141) 	db		23h, 00h		;PWM16_CH0_(DBC00CR1)
                                        (0142) 	db		20h, 11h		;PWM16_CH0_FUNC_LSB_REG(DBC00FN)
                                        (0143) 	db		21h, 14h		;PWM16_CH0_INPUT_LSB_REG(DBC00IN)
                                        (0144) 	db		22h, 00h		;PWM16_CH0_OUTPUT_LSB_REG(DBC00OU)
                                        (0145) ;       Instance name PWM16_CH0, Block Name PWM16_MSB(DBC01)
                                        (0146) 	db		27h, 00h		;PWM16_CH0_(DBC01CR1)
                                        (0147) 	db		24h, 31h		;PWM16_CH0_FUNC_MSB_REG(DBC01FN)
                                        (0148) 	db		25h, 34h		;PWM16_CH0_INPUT_MSB_REG(DBC01IN)
                                        (0149) 	db		26h, 04h		;PWM16_CH0_OUTPUT_MSB_REG(DBC01OU)
                                        (0150) ;  Instance name PWM16_CH1, User Module PWM16
                                        (0151) ;       Instance name PWM16_CH1, Block Name PWM16_LSB(DCC02)
                                        (0152) 	db		2bh, 00h		;PWM16_CH1_(DCC02CR1)
                                        (0153) 	db		28h, 11h		;PWM16_CH1_FUNC_LSB_REG(DCC02FN)
                                        (0154) 	db		29h, 14h		;PWM16_CH1_INPUT_LSB_REG(DCC02IN)
                                        (0155) 	db		2ah, 00h		;PWM16_CH1_OUTPUT_LSB_REG(DCC02OU)
                                        (0156) ;       Instance name PWM16_CH1, Block Name PWM16_MSB(DCC03)
                                        (0157) 	db		2fh, 00h		;PWM16_CH1_(DCC03CR1)
                                        (0158) 	db		2ch, 31h		;PWM16_CH1_FUNC_MSB_REG(DCC03FN)
                                        (0159) 	db		2dh, 34h		;PWM16_CH1_INPUT_MSB_REG(DCC03IN)
                                        (0160) 	db		2eh, 05h		;PWM16_CH1_OUTPUT_MSB_REG(DCC03OU)
                                        (0161) ;  Instance name RTC, User Module RTC
                                        (0162) ;  Instance name RX8_GPS, User Module RX8
                                        (0163) ;       Instance name RX8_GPS, Block Name RX8(DCC12)
                                        (0164) 	db		3bh, 00h		;RX8_GPS_(DCC12CR1)
                                        (0165) 	db		38h, 05h		;RX8_GPS_FUNC_REG     (DCC12FN)
                                        (0166) 	db		39h, e1h		;RX8_GPS_INPUT_REG    (DCC12IN)
                                        (0167) 	db		3ah, 00h		;RX8_GPS_OUTPUT_REG   (DCC12OU)
                                        (0168) ;  Instance name RX8_RF, User Module RX8
                                        (0169) ;       Instance name RX8_RF, Block Name RX8(DCC22)
                                        (0170) 	db		4bh, 00h		;RX8_RF_(DCC22CR1)
                                        (0171) 	db		48h, 85h		;RX8_RF_FUNC_REG     (DCC22FN)
                                        (0172) 	db		49h, f8h		;RX8_RF_INPUT_REG    (DCC22IN)
                                        (0173) 	db		4ah, 00h		;RX8_RF_OUTPUT_REG   (DCC22OU)
                                        (0174) ;  Global Register values Bank 1
                                        (0175) 	db		a8h, 00h		; ADCControl0 register (SADC_CR0)
                                        (0176) 	db		a9h, 00h		; ADCControl1 register (SADC_CR1)
                                        (0177) 	db		aah, 00h		; ADCControl2 register (ADC_CR2)
                                        (0178) 	db		abh, 00h		; ADCControl3 register (ADC_CR3TRIM)
                                        (0179) 	db		ach, 00h		; ADCControl4 register (ADC_CR4)
                                        (0180) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0181) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0182) 	db		8bh, 00h		; AnalogColumnClockDivide register (ACE_CLK_CR3)
                                        (0183) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0184) 	db		8ah, 00h		; AnalogEClockSelect1 register (ACE_CLK_CR1)
                                        (0185) 	db		89h, 00h		; AnalogEColumnClockSelect register (ACE_CLK_CR0)
                                        (0186) 	db		75h, 09h		; AnalogEColumnInputSelect register (ACE_AMX_IN)
                                        (0187) 	db		76h, 00h		; AnalogEComparatorControl0 register (ACE_CMP_CR0)
                                        (0188) 	db		77h, 00h		; AnalogEComparatorControl1 register (ACE_CMP_CR1)
                                        (0189) 	db		7ah, 33h		; AnalogELUTControl0 register (ACE_ALT_CR0)
                                        (0190) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0191) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0192) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0193) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0194) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0195) 	db		6ah, 00h		; AnalogMuxBusConfig1 register (AMUX_CFG1)
                                        (0196) 	db		afh, 00h		; AnalogMuxClock register (AMUX_CLK)
                                        (0197) 	db		7bh, 00h		; AnalogOutBufferControl register (ACE_ABF_CR0)
                                        (0198) 	db		79h, 00h		; ComparatorGlobalInEn register (ACE_CMP_GI_EN)
                                        (0199) 	db		64h, 00h		; ComparatorGlobalOutEn register (CMP_GO_EN)
                                        (0200) 	db		65h, 00h		; ComparatorGlobalOutEn1 register (CMP_GO_EN1)
                                        (0201) 	db		fdh, 00h		; DAC_Control_0 register (IDAC_CR0)
                                        (0202) 	db		dch, 00h		; DAC_Control_1 register (IDAC_CR1)
                                        (0203) 	db		91h, 00h		; DEC_CR0:0 register (DEC0_CR0)
                                        (0204) 	db		95h, 00h		; DEC_CR0:1 register (DEC1_CR0)
                                        (0205) 	db		99h, 00h		; DEC_CR0:2 register (DEC2_CR0)
                                        (0206) 	db		9dh, 00h		; DEC_CR0:3 register (DEC3_CR0)
                                        (0207) 	db		9ah, 00h		; DecimatorControl_5 register (DEC_CR5)
                                        (0208) 	db		92h, 00h		; DecimatorEnable:0 register (DEC_CR3)
                                        (0209) 	db		96h, 00h		; DecimatorEnable:1 register (DEC_CR4)
                                        (0210) 	db		d4h, 00h		; Decimator_Control:0 register (DEC0_CR)
                                        (0211) 	db		d5h, 00h		; Decimator_Control:1 register (DEC1_CR)
                                        (0212) 	db		d6h, 00h		; Decimator_Control:2 register (DEC2_CR)
                                        (0213) 	db		d7h, 00h		; Decimator_Control:3 register (DEC3_CR)
                                        (0214) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0215) 	db		a1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input_Control register (GDI_E_IN_CR)
                                        (0216) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0217) 	db		a3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output_Control register (GDI_E_OU_CR)
                                        (0218) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0219) 	db		a0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input_Control register (GDI_O_IN_CR)
                                        (0220) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0221) 	db		a2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output_Control register (GDI_O_OU_CR)
                                        (0222) 	db		adh, 00h		; I2CAddress:0 register (I2C0_ADDR)
                                        (0223) 	db		aeh, 00h		; I2CAddress:1 register (I2C1_ADDR)
                                        (0224) 	db		6bh, 00h		; I2CConfig:1 register (I2C1_CFG)
                                        (0225) 	db		e7h, 00h		; IDACMode register (IDACMODE)
                                        (0226) 	db		e1h, 71h		; OscillatorControl_1 register (OSC_CR1)
                                        (0227) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0228) 	db		dfh, 26h		; OscillatorControl_3 register (OSC_CR3)
                                        (0229) 	db		deh, 01h		; OscillatorControl_4 register (OSC_CR4)
                                        (0230) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0231) 	db		85h, 00h		; PWM_Control register (ACE_PWM_CR)
                                        (0232) 	db		d8h, 00h		; Port_0_MUXBusCtrl register (MUX_CR0)
                                        (0233) 	db		d9h, 00h		; Port_1_MUXBusCtrl register (MUX_CR1)
                                        (0234) 	db		dah, 00h		; Port_2_MUXBusCtrl register (MUX_CR2)
                                        (0235) 	db		dbh, 00h		; Port_3_MUXBusCtrl register (MUX_CR3)
                                        (0236) 	db		ech, 00h		; Port_4_MUXBusCtrl register (MUX_CR4)
                                        (0237) 	db		edh, 00h		; Port_5_MUXBusCtrl register (MUX_CR5)
                                        (0238) 	db		a7h, 00h		; RTClockControl register (RTCCR)
                                        (0239) 	db		a4h, 00h		; RTCurrentHour register (RTCH)
                                        (0240) 	db		a5h, 00h		; RTCurrentMinute register (RTCM)
                                        (0241) 	db		a6h, 00h		; RTCurrentSecond register (RTCS)
                                        (0242) 	db		82h, 00h		; TSCMPHigh register (SADC_TSCMPH)
                                        (0243) 	db		81h, 00h		; TSCMPLow register (SADC_TSCMPL)
                                        (0244) 	db		71h, 00h		; TSource0 register (SADC_TSCR0)
                                        (0245) 	db		72h, 00h		; TSource1 register (SADC_TSCR1)
                                        (0246) 	db		ffh
                                        (0247) AREA psoc_config(rom, rel)
                                        (0248) LoadConfigTBL_fitolamp_slave_Ordered:
                                        (0249) ;  Ordered Global Register values
                                        (0250) 	M8C_SetBank0
0421: 62 00 00 MOV   REG[0x0],0x0       (0251) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0424: 71 10    OR    F,0x10             
                                        (0252) 	M8C_SetBank1
0426: 62 00 00 MOV   REG[0x0],0x0       (0253) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
0429: 62 01 FF MOV   REG[0x1],0xFF      (0254) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
042C: 70 EF    AND   F,0xEF             
                                        (0255) 	M8C_SetBank0
042E: 62 03 FF MOV   REG[0x3],0xFF      (0256) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
0431: 62 02 00 MOV   REG[0x2],0x0       (0257) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0434: 71 10    OR    F,0x10             
                                        (0258) 	M8C_SetBank1
0436: 62 02 00 MOV   REG[0x2],0x0       (0259) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0439: 62 03 00 MOV   REG[0x3],0x0       (0260) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
043C: 70 EF    AND   F,0xEF             
                                        (0261) 	M8C_SetBank0
043E: 62 01 00 MOV   REG[0x1],0x0       (0262) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0441: 62 04 00 MOV   REG[0x4],0x0       (0263) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
0444: 71 10    OR    F,0x10             
                                        (0264) 	M8C_SetBank1
0446: 62 04 13 MOV   REG[0x4],0x13      (0265) 	mov	reg[04h], 13h		; Port_1_DriveMode_0 register (PRT1DM0)
0449: 62 05 EC MOV   REG[0x5],0xEC      (0266) 	mov	reg[05h], ech		; Port_1_DriveMode_1 register (PRT1DM1)
044C: 70 EF    AND   F,0xEF             
                                        (0267) 	M8C_SetBank0
044E: 62 07 E0 MOV   REG[0x7],0xE0      (0268) 	mov	reg[07h], e0h		; Port_1_DriveMode_2 register (PRT1DM2)
0451: 62 06 0F MOV   REG[0x6],0xF       (0269) 	mov	reg[06h], 0fh		; Port_1_GlobalSelect register (PRT1GS)
0454: 71 10    OR    F,0x10             
                                        (0270) 	M8C_SetBank1
0456: 62 06 00 MOV   REG[0x6],0x0       (0271) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
0459: 62 07 00 MOV   REG[0x7],0x0       (0272) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
045C: 70 EF    AND   F,0xEF             
                                        (0273) 	M8C_SetBank0
045E: 62 05 00 MOV   REG[0x5],0x0       (0274) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0461: 62 08 00 MOV   REG[0x8],0x0       (0275) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0464: 71 10    OR    F,0x10             
                                        (0276) 	M8C_SetBank1
0466: 62 08 7F MOV   REG[0x8],0x7F      (0277) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
0469: 62 09 80 MOV   REG[0x9],0x80      (0278) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
046C: 70 EF    AND   F,0xEF             
                                        (0279) 	M8C_SetBank0
046E: 62 0B 80 MOV   REG[0xB],0x80      (0280) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
0471: 62 0A 00 MOV   REG[0xA],0x0       (0281) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0474: 71 10    OR    F,0x10             
                                        (0282) 	M8C_SetBank1
0476: 62 0A 00 MOV   REG[0xA],0x0       (0283) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
0479: 62 0B 00 MOV   REG[0xB],0x0       (0284) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
047C: 70 EF    AND   F,0xEF             
                                        (0285) 	M8C_SetBank0
047E: 62 09 00 MOV   REG[0x9],0x0       (0286) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0481: 62 0C 00 MOV   REG[0xC],0x0       (0287) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0484: 71 10    OR    F,0x10             
                                        (0288) 	M8C_SetBank1
0486: 62 0C 00 MOV   REG[0xC],0x0       (0289) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
0489: 62 0D 00 MOV   REG[0xD],0x0       (0290) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
048C: 70 EF    AND   F,0xEF             
                                        (0291) 	M8C_SetBank0
048E: 62 0F 00 MOV   REG[0xF],0x0       (0292) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0491: 62 0E 00 MOV   REG[0xE],0x0       (0293) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0494: 71 10    OR    F,0x10             
                                        (0294) 	M8C_SetBank1
0496: 62 0E 00 MOV   REG[0xE],0x0       (0295) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
0499: 62 0F 00 MOV   REG[0xF],0x0       (0296) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
049C: 70 EF    AND   F,0xEF             
                                        (0297) 	M8C_SetBank0
049E: 62 0D 00 MOV   REG[0xD],0x0       (0298) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
04A1: 62 10 00 MOV   REG[0x10],0x0      (0299) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
04A4: 71 10    OR    F,0x10             
                                        (0300) 	M8C_SetBank1
04A6: 62 10 00 MOV   REG[0x10],0x0      (0301) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
04A9: 62 11 00 MOV   REG[0x11],0x0      (0302) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
04AC: 70 EF    AND   F,0xEF             
                                        (0303) 	M8C_SetBank0
04AE: 62 13 00 MOV   REG[0x13],0x0      (0304) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
04B1: 62 12 00 MOV   REG[0x12],0x0      (0305) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
04B4: 71 10    OR    F,0x10             
                                        (0306) 	M8C_SetBank1
04B6: 62 12 00 MOV   REG[0x12],0x0      (0307) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
04B9: 62 13 00 MOV   REG[0x13],0x0      (0308) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
04BC: 70 EF    AND   F,0xEF             
                                        (0309) 	M8C_SetBank0
04BE: 62 11 00 MOV   REG[0x11],0x0      (0310) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
04C1: 62 14 00 MOV   REG[0x14],0x0      (0311) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
04C4: 71 10    OR    F,0x10             
                                        (0312) 	M8C_SetBank1
04C6: 62 14 00 MOV   REG[0x14],0x0      (0313) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
04C9: 62 15 00 MOV   REG[0x15],0x0      (0314) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
04CC: 70 EF    AND   F,0xEF             
                                        (0315) 	M8C_SetBank0
04CE: 62 17 00 MOV   REG[0x17],0x0      (0316) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
04D1: 62 16 00 MOV   REG[0x16],0x0      (0317) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
04D4: 71 10    OR    F,0x10             
                                        (0318) 	M8C_SetBank1
04D6: 62 16 00 MOV   REG[0x16],0x0      (0319) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
04D9: 62 17 00 MOV   REG[0x17],0x0      (0320) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
04DC: 70 EF    AND   F,0xEF             
                                        (0321) 	M8C_SetBank0
04DE: 62 15 00 MOV   REG[0x15],0x0      (0322) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
04E1: 70 EF    AND   F,0xEF             
                                        (0323) 	M8C_SetBank0
04E3: 7F       RET                      (0324) 	ret
                                        (0325) 
                                        (0326) 
                                        (0327) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_fitolamp_slave
                                        (0026) export _LoadConfig_fitolamp_slave
                                        (0027) export Port_1_Data_SHADE
                                        (0028) export _Port_1_Data_SHADE
                                        (0029) export Port_2_Data_SHADE
                                        (0030) export _Port_2_Data_SHADE
                                        (0031) export Port_2_DriveMode_0_SHADE
                                        (0032) export _Port_2_DriveMode_0_SHADE
                                        (0033) export Port_2_DriveMode_1_SHADE
                                        (0034) export _Port_2_DriveMode_1_SHADE
                                        (0035) 
                                        (0036) 
                                        (0037) export NO_SHADOW
                                        (0038) export _NO_SHADOW
                                        (0039) 
                                        (0040) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0041) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0042) 
                                        (0043) AREA psoc_config(rom, rel)
                                        (0044) 
                                        (0045) ;---------------------------------------------------------------------------
                                        (0046) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0047) ;                  parameters handled by boot code, like CPU speed). This
                                        (0048) ;                  function can be called from user code, but typically it
                                        (0049) ;                  is only called from boot.
                                        (0050) ;
                                        (0051) ;       INPUTS: None.
                                        (0052) ;      RETURNS: Nothing.
                                        (0053) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0054) ;               In the large memory model currently only the page
                                        (0055) ;               pointer registers listed below are modified.  This does
                                        (0056) ;               not guarantee that in future implementations of this
                                        (0057) ;               function other page pointer registers will not be
                                        (0058) ;               modified.
                                        (0059) ;          
                                        (0060) ;               Page Pointer Registers Modified: 
                                        (0061) ;               CUR_PP
                                        (0062) ;
                                        (0063) _LoadConfigInit:
                                        (0064)  LoadConfigInit:
                                        (0065)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0066)     
04E4: 55 04 00 MOV   [0x4],0x0          (0067) 	mov		[Port_1_Data_SHADE], 0h
04E7: 55 05 00 MOV   [0x5],0x0          (0068) 	mov		[Port_2_Data_SHADE], 0h
04EA: 55 06 7F MOV   [0x6],0x7F         (0069) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
04ED: 55 07 80 MOV   [0x7],0x80         (0070) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0071) 
04F0: 7C 04 F7 LCALL 0x04F7             (0072) 	lcall	LoadConfig_fitolamp_slave
04F3: 7C 04 1F LCALL 0x041F             (0073) 	lcall	LoadConfigTBL_fitolamp_slave_Ordered
                                        (0074) 
                                        (0075) 
                                        (0076)     RAM_EPILOGUE RAM_USE_CLASS_4
04F6: 7F       RET                      (0077)     ret
                                        (0078) 
                                        (0079) ;---------------------------------------------------------------------------
                                        (0080) ; Load Configuration fitolamp_slave
                                        (0081) ;
                                        (0082) ;    Load configuration registers for fitolamp_slave.
                                        (0083) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0084) ;
                                        (0085) ;       INPUTS: None.
                                        (0086) ;      RETURNS: Nothing.
                                        (0087) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0088) ;               modified as may the Page Pointer registers!
                                        (0089) ;               In the large memory model currently only the page
                                        (0090) ;               pointer registers listed below are modified.  This does
                                        (0091) ;               not guarantee that in future implementations of this
                                        (0092) ;               function other page pointer registers will not be
                                        (0093) ;               modified.
                                        (0094) ;          
                                        (0095) ;               Page Pointer Registers Modified: 
                                        (0096) ;               CUR_PP
                                        (0097) ;
                                        (0098) _LoadConfig_fitolamp_slave:
                                        (0099)  LoadConfig_fitolamp_slave:
                                        (0100)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0101) 
04F7: 10       PUSH  X                  (0102) 	push	x
04F8: 70 EF    AND   F,0xEF             
                                        (0103)     M8C_SetBank0                    ; Force bank 0
04FA: 50 00    MOV   A,0x0              (0104)     mov     a, 0                    ; Specify bank 0
04FC: 67       ASR   A                  (0105)     asr     a                       ; Store in carry flag
                                        (0106)                                     ; Load bank 0 table:
04FD: 50 01    MOV   A,0x1              (0107)     mov     A, >LoadConfigTBL_fitolamp_slave_Bank0
04FF: 57 AC    MOV   X,0xAC             (0108)     mov     X, <LoadConfigTBL_fitolamp_slave_Bank0
0501: 7C 05 12 LCALL 0x0512             (0109)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0110) 
0504: 50 01    MOV   A,0x1              (0111)     mov     a, 1                    ; Specify bank 1
0506: 67       ASR   A                  (0112)     asr     a                       ; Store in carry flag
                                        (0113)                                     ; Load bank 1 table:
0507: 50 02    MOV   A,0x2              (0114)     mov     A, >LoadConfigTBL_fitolamp_slave_Bank1
0509: 57 45    MOV   X,0x45             (0115)     mov     X, <LoadConfigTBL_fitolamp_slave_Bank1
050B: 7C 05 12 LCALL 0x0512             (0116)     lcall   LoadConfig              ; Load the bank 1 values
050E: 70 EF    AND   F,0xEF             
                                        (0117) 
                                        (0118)     M8C_SetBank0                    ; Force return to bank 0
0510: 20       POP   X                  (0119) 	pop		x
                                        (0120) 
                                        (0121)     RAM_EPILOGUE RAM_USE_CLASS_4
0511: 7F       RET                      (0122)     ret
                                        (0123) 
                                        (0124) 
                                        (0125) 
                                        (0126) 
                                        (0127) ;---------------------------------------------------------------------------
                                        (0128) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0129) ;              pairs. Terminate on address=0xFF.
                                        (0130) ;
                                        (0131) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0132) ;           Flag Register Carry bit encodes the Register Bank
                                        (0133) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0134) ;
                                        (0135) ;  RETURNS: nothing.
                                        (0136) ;
                                        (0137) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0138) ;                X-3 Temporary store for register address
                                        (0139) ;                X-2 LSB of config table address
                                        (0140) ;                X-1 MSB of config table address
                                        (0141) ;
                                        (0142) LoadConfig:
                                        (0143)     RAM_PROLOGUE RAM_USE_CLASS_2
0512: 38 02    ADD   SP,0x2             (0144)     add     SP, 2                   ; Set up local vars
0514: 10       PUSH  X                  (0145)     push    X                       ; Save config table address on stack
0515: 08       PUSH  A                  (0146)     push    A
0516: 4F       MOV   X,SP               (0147)     mov     X, SP
0517: 56 FC 00 MOV   [X-4],0x0          (0148)     mov     [X-4], 0                ; Set default Destination to Bank 0
051A: D0 04    JNC   0x051F             (0149)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
051C: 56 FC 01 MOV   [X-4],0x1          (0150)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0151) .BankSelectSaved:
051F: 18       POP   A                  (0152)     pop     A
0520: 20       POP   X                  (0153)     pop     X
0521: 70 EF    AND   F,0xEF             
0523: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0154) 
                                        (0155) LoadConfigLp:
                                        (0156)     M8C_SetBank0                    ; Switch to bank 0
                                        (0157)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0526: 10       PUSH  X                  (0158)     push    X                       ; Preserve the config table address
0527: 08       PUSH  A                  (0159)     push    A
0528: 28       ROMX                     (0160)     romx                            ; Load register address from table
0529: 39 FF    CMP   A,0xFF             (0161)     cmp     A, END_CONFIG_TABLE     ; End of table?
052B: A0 1F    JZ    0x054B             (0162)     jz      EndLoadConfig           ;   Yes, go wrap it up
052D: 4F       MOV   X,SP               (0163)     mov     X, SP                   ;
052E: 48 FC 01 TST   [X-4],0x1          (0164)     tst     [X-4], 1                ; Loading IO Bank 1?
0531: A0 03    JZ    0x0535             (0165)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0533: 71 10    OR    F,0x10             
                                        (0166)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0167) .IOBankNowSet:
0535: 54 FD    MOV   [X-3],A            (0168)     mov     [X-3], A                ; Stash the register address
0537: 18       POP   A                  (0169)     pop     A                       ; Retrieve the table address
0538: 20       POP   X                  (0170)     pop     X
0539: 75       INC   X                  (0171)     inc     X                       ; Advance to the data byte
053A: 09 00    ADC   A,0x0              (0172)     adc     A, 0
053C: 10       PUSH  X                  (0173)     push    X                       ; Save the config table address again
053D: 08       PUSH  A                  (0174)     push    A
053E: 28       ROMX                     (0175)     romx                            ; load config data from the table
053F: 4F       MOV   X,SP               (0176)     mov     X, SP                   ; retrieve the register address
0540: 59 FD    MOV   X,[X-3]            (0177)     mov     X, [X-3]
0542: 61 00    MOV   REG[X+0x0],A       (0178)     mov     reg[X], A               ; Configure the register
0544: 18       POP   A                  (0179)     pop     A                       ; retrieve the table address
0545: 20       POP   X                  (0180)     pop     X
0546: 75       INC   X                  (0181)     inc     X                       ; advance to next table entry
0547: 09 00    ADC   A,0x0              (0182)     adc     A, 0
0549: 8F D7    JMP   0x0521             (0183)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0184) EndLoadConfig:
054B: 38 FC    ADD   SP,0xFC            (0185)     add     SP, -4
054D: 70 3F    AND   F,0x3F             
054F: 71 C0    OR    F,0xC0             
                                        (0186)     RAM_EPILOGUE RAM_USE_CLASS_2
0551: 7F       RET                      (0187)     ret
                                        (0188) 
                                        (0189) AREA InterruptRAM(ram, rel)
                                        (0190) 
                                        (0191) NO_SHADOW:
                                        (0192) _NO_SHADOW:
                                        (0193) ; write only register shadows
                                        (0194) _Port_1_Data_SHADE:
                                        (0195) Port_1_Data_SHADE:	BLK	1
                                        (0196) _Port_2_Data_SHADE:
                                        (0197) Port_2_Data_SHADE:	BLK	1
                                        (0198) _Port_2_DriveMode_0_SHADE:
                                        (0199) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0200) _Port_2_DriveMode_1_SHADE:
                                        (0201) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0202) 
FILE: lib\rx8_rfint.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
0552: 08       PUSH  A                  (0003) ;;  FILENAME: RX8_RFINT.asm
0553: 5D D0    MOV   A,REG[0xD0]        
0555: 08       PUSH  A                  
0556: 5D D3    MOV   A,REG[0xD3]        
0558: 08       PUSH  A                  
0559: 5D D4    MOV   A,REG[0xD4]        
055B: 08       PUSH  A                  
055C: 5D D5    MOV   A,REG[0xD5]        
055E: 08       PUSH  A                  
055F: 70 3F    AND   F,0x3F             
0561: 71 C0    OR    F,0xC0             (0004) ;;   Version: 3.50, Updated on 2015/3/4 at 22:26:55
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
0563: 62 D0 00 MOV   REG[0xD0],0x0      (0007) ;;  DESCRIPTION: RX8 Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
0566: 51 DA    MOV   A,[__r0]           (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
0568: 08       PUSH  A                  (0010) ;;*****************************************************************************
0569: 51 D9    MOV   A,[__r1]           (0011) ;;*****************************************************************************
056B: 08       PUSH  A                  (0012) 
056C: 51 D8    MOV   A,[__r2]           (0013) include "m8c.inc"
056E: 08       PUSH  A                  (0014) include "memory.inc"
056F: 51 D7    MOV   A,[__r3]           (0015) include "RX8_RF.inc"
0571: 08       PUSH  A                  (0016) 
0572: 51 D6    MOV   A,[__r4]           (0017) 
0574: 08       PUSH  A                  (0018) ;-----------------------------------------------
0575: 51 D5    MOV   A,[__r5]           (0019) ;  Global Symbols
0577: 08       PUSH  A                  (0020) ;-----------------------------------------------
0578: 51 D4    MOV   A,[__r6]           (0021) export  _RX8_RF_ISR
057A: 08       PUSH  A                  (0022) 
057B: 51 D3    MOV   A,[__r7]           (0023) 
057D: 08       PUSH  A                  (0024) IF (RX8_RF_RXBUF_ENABLE)
057E: 51 D2    MOV   A,[__r8]           (0025) export  RX8_RF_aRxBuffer
0580: 08       PUSH  A                  (0026) export _RX8_RF_aRxBuffer
0581: 51 D1    MOV   A,[__r9]           (0027) export  RX8_RF_bRxCnt
0583: 08       PUSH  A                  (0028) export _RX8_RF_bRxCnt
0584: 51 D0    MOV   A,[__r10]          (0029) export  RX8_RF_fStatus
0586: 08       PUSH  A                  (0030) export _RX8_RF_fStatus
0587: 51 CF    MOV   A,[__r11]          (0031) ENDIF
0589: 08       PUSH  A                  (0032) 
058A: 51 CE    MOV   A,[__rX]           (0033) 
058C: 08       PUSH  A                  (0034) ;-----------------------------------------------
058D: 51 CD    MOV   A,[__rY]           (0035) ; Variable Allocation
058F: 08       PUSH  A                  (0036) ;-----------------------------------------------
0590: 51 CC    MOV   A,[__rZ]           (0037) 
0592: 08       PUSH  A                  (0038) IF (RX8_RF_RXBUF_ENABLE)
                                        (0039) AREA InterruptRAM(RAM,REL,CON)
0593: 62 D0 00 MOV   REG[0xD0],0x0      (0040)  RX8_RF_fStatus:
                                        (0041) _RX8_RF_fStatus:      BLK  1
                                        (0042)  RX8_RF_bRxCnt:
                                        (0043) _RX8_RF_bRxCnt:       BLK  1
                                        (0044) AREA RX8_RF_RAM(RAM,REL,CON)
                                        (0045)  RX8_RF_aRxBuffer:    
                                        (0046) _RX8_RF_aRxBuffer:    BLK RX8_RF_RX_BUFFER_SIZE
                                        (0047) ENDIF
                                        (0048) 
                                        (0049) 
                                        (0050) AREA InterruptRAM(RAM,REL,CON)
                                        (0051) 
                                        (0052) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0053) ;---------------------------------------------------
                                        (0054) ; Insert your custom declarations below this banner
                                        (0055) ;---------------------------------------------------
                                        (0056) 
                                        (0057) ;------------------------
                                        (0058) ; Includes
                                        (0059) ;------------------------
                                        (0060) 
                                        (0061) 	
                                        (0062) ;------------------------
                                        (0063) ;  Constant Definitions
                                        (0064) ;------------------------
                                        (0065) 
                                        (0066) 
                                        (0067) ;------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;------------------------
                                        (0070) 
                                        (0071) 
                                        (0072) ;---------------------------------------------------
                                        (0073) ; Insert your custom declarations above this banner
                                        (0074) ;---------------------------------------------------
                                        (0075) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0076) 
                                        (0077) 
                                        (0078) AREA UserModules (ROM, REL)
                                        (0079) 
                                        (0080) ;-----------------------------------------------------------------------------
                                        (0081) ;  FUNCTION NAME: _RX8_RF_ISR
                                        (0082) ;
                                        (0083) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0084) ;
                                        (0085) ;-----------------------------------------------------------------------------
                                        (0086) ;
                                        (0087) 
                                        (0088) _RX8_RF_ISR:
                                        (0089) 
                                        (0090)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0091)    ;---------------------------------------------------
                                        (0092)    ; Insert your custom assembly code below this banner
                                        (0093)    ;---------------------------------------------------
                                        (0094)    ;   NOTE: interrupt service routines must preserve
                                        (0095)    ;   the values of the A and X CPU registers.
                                        (0096)    
                                        (0097)    ;---------------------------------------------------
                                        (0098)    ; Insert your custom assembly code above this banner
                                        (0099)    ;---------------------------------------------------
                                        (0100)    
                                        (0101)    ;---------------------------------------------------
                                        (0102)    ; Insert a lcall to a C function below this banner
                                        (0103)    ; and un-comment the lines between these banners
                                        (0104)    ;---------------------------------------------------
                                        (0105)    
                                        (0106)    PRESERVE_CPU_CONTEXT
0596: 7C 0C CE LCALL _rf_signal         (0107)    lcall _rf_signal
0599: 70 3F    AND   F,0x3F             
059B: 71 C0    OR    F,0xC0             
059D: 62 D0 00 MOV   REG[0xD0],0x0      
05A0: 18       POP   A                  
05A1: 53 CC    MOV   [__rZ],A           
05A3: 18       POP   A                  
05A4: 53 CD    MOV   [__rY],A           
05A6: 18       POP   A                  
05A7: 53 CE    MOV   [__rX],A           
05A9: 18       POP   A                  
05AA: 53 CF    MOV   [__r11],A          
05AC: 18       POP   A                  
05AD: 53 D0    MOV   [__r10],A          
05AF: 18       POP   A                  
05B0: 53 D1    MOV   [__r9],A           
05B2: 18       POP   A                  
05B3: 53 D2    MOV   [__r8],A           
05B5: 18       POP   A                  
05B6: 53 D3    MOV   [__r7],A           
05B8: 18       POP   A                  
05B9: 53 D4    MOV   [__r6],A           
05BB: 18       POP   A                  
05BC: 53 D5    MOV   [__r5],A           
05BE: 18       POP   A                  
05BF: 53 D6    MOV   [__r4],A           
05C1: 18       POP   A                  
05C2: 53 D7    MOV   [__r3],A           
05C4: 18       POP   A                  
05C5: 53 D8    MOV   [__r2],A           
05C7: 18       POP   A                  
05C8: 53 D9    MOV   [__r1],A           
05CA: 18       POP   A                  
05CB: 53 DA    MOV   [__r0],A           
05CD: 18       POP   A                  
05CE: 60 D5    MOV   REG[0xD5],A        
05D0: 18       POP   A                  
05D1: 60 D4    MOV   REG[0xD4],A        
05D3: 18       POP   A                  
05D4: 60 D3    MOV   REG[0xD3],A        
05D6: 18       POP   A                  
05D7: 60 D0    MOV   REG[0xD0],A        
05D9: 70 00    AND   F,0x0              
05DB: 18       POP   A                  
                                        (0108)    RESTORE_CPU_CONTEXT
                                        (0109)    
                                        (0110)    ;---------------------------------------------------
                                        (0111)    ; Insert a lcall to a C function above this banner
                                        (0112)    ; and un-comment the lines between these banners
                                        (0113)    ;---------------------------------------------------
                                        (0114)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0115) 
                                        (0116)  IF (RX8_RF_RXBUF_ENABLE)
05DC: 08       PUSH  A                  (0117)    push A
05DD: 10       PUSH  X                  (0118)    push X
05DE: 5D D3    MOV   A,REG[0xD3]        
05E0: 08       PUSH  A                  
                                        (0119) 
                                        (0120)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0121)       REG_PRESERVE IDX_PP                                  ; Save the IDX_PP register	
                                        (0122)    ENDIF
                                        (0123) 
05E1: 58 01    MOV   X,[0x1]            (0124)    mov  X,[RX8_RF_bRxCnt]                                  ; Load X with byte counter
05E3: 5D 4B    MOV   A,REG[0x4B]        (0125)    mov  A,REG[RX8_RF_CONTROL_REG]                          ; Read the control register
05E5: 08       PUSH  A                  (0126)    push A                                                  ; Store copy for later test
                                        (0127)                                                            ; IF real RX interrupt
05E6: 21 08    AND   A,0x8              (0128)    and  A,RX8_RF_RX_REG_FULL                               ; Did really really get an IRQ
05E8: B0 04    JNZ   0x05ED             (0129)    jnz  .UARTRX_ReadRx                                     ; Data ready, go get it
05EA: 18       POP   A                  (0130)    pop  A                                                  ; Restore stack
05EB: 80 62    JMP   0x064E             (0131)    jmp  .RESTORE_IDX_PP
                                        (0132) 
                                        (0133) .UARTRX_ReadRx:
                                        (0134) 
05ED: 18       POP   A                  (0135)    pop  A                                                  ; Restore status flags
                                        (0136)                                                            ; IF there is no error, get data
                                        (0137)                                                            ; Check for parity or framing error
05EE: 21 E0    AND   A,0xE0             (0138)    and  A,RX8_RF_RX_ERROR
05F0: A0 12    JZ    0x0603             (0139)    jz   .UARTRX_NO_ERROR                                   ; If there is not an Error go read data
                                        (0140) 
05F2: 2C 00    OR    [0x0],A            (0141)    or   [RX8_RF_fStatus],A                                 ; Set error flags (parity,framing,overrun) bits
                                        (0142) 
05F4: 49 4A 00 TST   REG[0x4A],0x0      (0143)    tst  REG[RX8_RF_RX_BUFFER_REG], 0x00                    ; Read the data buffer to clear it.
                                        (0144) 
05F7: 21 20    AND   A,0x20             (0145)    and  A,RX8_RF_RX_FRAMING_ERROR                          ; Check for framing error special case
05F9: A0 54    JZ    0x064E             (0146)    jz   .RESTORE_IDX_PP                                    ; Not framing error, all done
                                        (0147) 
                                        (0148)                                                            ; Disable and re-enable RX to reset after
                                        (0149)                                                            ; framing error.
05FB: 41 4B FE AND   REG[0x4B],0xFE     (0150)    and   REG[RX8_RF_CONTROL_REG], ~RX8_RF_RX_ENABLE        ; Disable RX
05FE: 43 4B 01 OR    REG[0x4B],0x1      (0151)    or    REG[RX8_RF_CONTROL_REG],  RX8_RF_RX_ENABLE        ; Enable RX
0601: 80 4C    JMP   0x064E             (0152)    jmp  .RESTORE_IDX_PP                                    ; Done with framing error, leave.
                                        (0153) 
                                        (0154) 
                                        (0155) .UARTRX_NO_ERROR:
0603: 5D 4A    MOV   A,REG[0x4A]        (0156)    mov  A,REG[RX8_RF_RX_BUFFER_REG ]                       ; Read the data buffer
                                        (0157) 
                                        (0158)                                                            ; IF buffer not full
0605: 47 00 01 TST   [0x0],0x1          (0159)    tst  [RX8_RF_fStatus],RX8_RF_RX_BUF_CMDTERM             ; Check for buffer full
0608: B0 45    JNZ   0x064E             (0160)    jnz  .RESTORE_IDX_PP                                    ; All done
                                        (0161) 
060A: 39 0D    CMP   A,0xD              (0162)    cmp  A,RX8_RF_CMD_TERM                                  ; Check for End of command
060C: B0 14    JNZ   0x0621             (0163)    jnz  .UARTRX_CHK_CTLCHAR
060E: 2E 00 01 OR    [0x0],0x1          (0164)    or   [RX8_RF_fStatus],RX8_RF_RX_BUF_CMDTERM             ; Set command ready bit
0611: 62 D3 00 MOV   REG[0xD3],0x0      
0614: 70 3F    AND   F,0x3F             
0616: 71 80    OR    F,0x80             
                                        (0165) 
                                        (0166)    RAM_SETPAGE_IDX >RX8_RF_aRxBuffer
                                        (0167)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0618: 56 AC 00 MOV   [X-84],0x0         (0168)    mov  [X + RX8_RF_aRxBuffer],00h                         ; Zero out last data
061B: 70 3F    AND   F,0x3F             
061D: 71 00    OR    F,0x0              
                                        (0169)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
061F: 80 2E    JMP   0x064E             (0170)    jmp  .RESTORE_IDX_PP
                                        (0171) 
                                        (0172) .UARTRX_CHK_CTLCHAR:                                       ; Ignore charaters below this value
                                        (0173)                                                            ; If ignore char is set to 0x00, do not
                                        (0174)                                                            ; ignore any characters.
                                        (0175) IF(RX8_RF_RX_IGNORE_BELOW)
0621: 39 20    CMP   A,0x20             (0176)    cmp  A,RX8_RF_RX_IGNORE_BELOW
0623: C0 2A    JC    0x064E             (0177)    jc   .RESTORE_IDX_PP
                                        (0178) ENDIF
                                        (0179) 
                                        (0180) .UARTRX_CHK_OVFL:                                          ; Check for MAX String here
0625: 3C 01 0F CMP   [0x1],0xF          (0181)    cmp  [RX8_RF_bRxCnt],(RX8_RF_RX_BUFFER_SIZE - 1)
0628: C0 14    JC    0x063D             (0182)    jc   .UARTRX_ISR_GETDATA
062A: 2E 00 10 OR    [0x0],0x10         (0183)    or   [RX8_RF_fStatus],RX8_RF_RX_BUF_OVERRUN             ; Set error flags (parity,framing,overrun) bits
062D: 62 D3 00 MOV   REG[0xD3],0x0      
0630: 70 3F    AND   F,0x3F             
0632: 71 80    OR    F,0x80             
                                        (0184) 
                                        (0185)    RAM_SETPAGE_IDX >RX8_RF_aRxBuffer             ;   using idexed address mode
                                        (0186)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0634: 56 AC 00 MOV   [X-84],0x0         (0187)    mov  [X + RX8_RF_aRxBuffer],00h                         ; Zero out last data
0637: 70 3F    AND   F,0x3F             
0639: 71 00    OR    F,0x0              
                                        (0188)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
063B: 80 12    JMP   0x064E             (0189)    jmp  .RESTORE_IDX_PP
                                        (0190) 
                                        (0191)                                                            ; IF input data == "CR", then end of command
                                        (0192) .UARTRX_ISR_GETDATA:
063D: 75       INC   X                  (0193)    inc  X                                                  ; Inc the pointer
063E: 5A 01    MOV   [0x1],X            (0194)    mov  [RX8_RF_bRxCnt],X                                  ; Restore the pointer
0640: 79       DEC   X                  (0195)    dec  X                                                  ; Mov X to its original value
0641: 62 D3 00 MOV   REG[0xD3],0x0      
0644: 70 3F    AND   F,0x3F             
0646: 71 80    OR    F,0x80             
                                        (0196) 
                                        (0197)    RAM_SETPAGE_IDX >RX8_RF_aRxBuffer             ;   using idexed address mode
                                        (0198)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0648: 54 AC    MOV   [X-84],A           (0199)    mov  [X+RX8_RF_aRxBuffer],A                             ; store data in array
064A: 70 3F    AND   F,0x3F             
064C: 71 00    OR    F,0x0              
064E: 18       POP   A                  
064F: 60 D3    MOV   REG[0xD3],A        
                                        (0200)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0201) 
                                        (0202) 
                                        (0203) .RESTORE_IDX_PP:
                                        (0204)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0205)       REG_RESTORE IDX_PP
                                        (0206)    ENDIF
                                        (0207) 
                                        (0208) .END_UARTRX_ISR:
0651: 20       POP   X                  (0209)    pop  X
0652: 18       POP   A                  (0210)    pop  A
                                        (0211) 
                                        (0212) ENDIF
                                        (0213) 
                                        (0214) RX8_RF_RX_ISR_END:
0653: 7E       RETI                     (0215)    reti
                                        (0216) 
                                        (0217) 
                                        (0218) ; end of file RX8_RFINT.asm
FILE: lib\rx8_rf.asm                    (0001) ;;*****************************************************************************
0654: 43 DF 04 OR    REG[0xDF],0x4      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: RX8_RF.asm
                                        (0004) ;;   Version: 3.50, Updated on 2015/3/4 at 22:26:55
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: RX8 User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) ;-----------------------------------------------
                                        (0023) ; include instance specific register definitions
                                        (0024) ;-----------------------------------------------
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "RX8_RF.inc"
                                        (0028) 
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) export   RX8_RF_EnableInt
                                        (0034) export  _RX8_RF_EnableInt
                                        (0035) export   RX8_RF_DisableInt
                                        (0036) export  _RX8_RF_DisableInt
                                        (0037) export   RX8_RF_Start
                                        (0038) export  _RX8_RF_Start
                                        (0039) export   RX8_RF_Stop
                                        (0040) export  _RX8_RF_Stop
                                        (0041) export   RX8_RF_bReadRxData
                                        (0042) export  _RX8_RF_bReadRxData
                                        (0043) export   RX8_RF_bReadRxStatus
                                        (0044) export  _RX8_RF_bReadRxStatus
                                        (0045) 
                                        (0046) ; Old function name convension, do not use.
                                        (0047) ; These will be removed in a future release.
                                        (0048) export  bRX8_RF_ReadRxData
                                        (0049) export _bRX8_RF_ReadRxData
                                        (0050) export  bRX8_RF_ReadRxStatus
                                        (0051) export _bRX8_RF_ReadRxStatus
                                        (0052) 
                                        (0053) ;-----------------------------------------------
                                        (0054) ; High Level RX functions
                                        (0055) ;-----------------------------------------------
                                        (0056) 
                                        (0057) export  RX8_RF_cGetChar
                                        (0058) export _RX8_RF_cGetChar
                                        (0059) export  RX8_RF_cReadChar
                                        (0060) export _RX8_RF_cReadChar
                                        (0061) export  RX8_RF_iReadChar
                                        (0062) export _RX8_RF_iReadChar
                                        (0063) 
                                        (0064) IF (RX8_RF_RXBUF_ENABLE)
                                        (0065) export  RX8_RF_CmdReset
                                        (0066) export _RX8_RF_CmdReset
                                        (0067) export  RX8_RF_bCmdCheck
                                        (0068) export _RX8_RF_bCmdCheck
                                        (0069) export  RX8_RF_bCmdLength
                                        (0070) export _RX8_RF_bCmdLength
                                        (0071) export  RX8_RF_bErrCheck
                                        (0072) export _RX8_RF_bErrCheck
                                        (0073) 
                                        (0074) export  RX8_RF_szGetParam
                                        (0075) export _RX8_RF_szGetParam
                                        (0076) export  RX8_RF_szGetRestOfParams
                                        (0077) export _RX8_RF_szGetRestOfParams
                                        (0078) 
                                        (0079) ;-----------------------------------------------
                                        (0080) ;  Variables
                                        (0081) ;-----------------------------------------------
                                        (0082) 
                                        (0083) AREA RX8_RF_RAM(RAM,REL,CON)
                                        (0084)  ptrParam:   			BLK  1
                                        (0085) 
                                        (0086) ENDIF
                                        (0087) ;-----------------------------------------------
                                        (0088) ;  EQUATES
                                        (0089) ;-----------------------------------------------
                                        (0090) bfCONTROL_REG_START_BIT:   equ   1     ; Control register start bit
                                        (0091) 
                                        (0092) area UserModules (ROM, REL)
                                        (0093) 
                                        (0094) .SECTION
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;  FUNCTION NAME: RX8_RF_EnableInt
                                        (0097) ;
                                        (0098) ;  DESCRIPTION:
                                        (0099) ;     Enables this receiver's interrupt by setting the interrupt enable mask
                                        (0100) ;     bit associated with this User Module. Remember to call the global interrupt
                                        (0101) ;     enable function by using the macro: M8C_EnableGInt.
                                        (0102) ;
                                        (0103) ;-----------------------------------------------------------------------------
                                        (0104) ;
                                        (0105) ;  ARGUMENTS: none
                                        (0106) ;
                                        (0107) ;  RETURNS: none
                                        (0108) ;
                                        (0109) ;  SIDE EFFECTS:
                                        (0110) ;    The A and X registers may be modified by this or future implementations
                                        (0111) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0112) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0113) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0114) ;    functions.
                                        (0115) ;
                                        (0116)  RX8_RF_EnableInt:
                                        (0117) _RX8_RF_EnableInt:
                                        (0118)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0119)    M8C_EnableIntMask RX8_RF_INT_REG, RX8_RF_bINT_MASK
                                        (0120)    RAM_EPILOGUE RAM_USE_CLASS_1
0657: 7F       RET                      (0121)    ret
0658: 41 DF FB AND   REG[0xDF],0xFB     
                                        (0122) .ENDSECTION
                                        (0123) 
                                        (0124) .SECTION
                                        (0125) ;-----------------------------------------------------------------------------
                                        (0126) ;  FUNCTION NAME: RX8_RF_DisableInt
                                        (0127) ;
                                        (0128) ;  DESCRIPTION:
                                        (0129) ;     Disables this RX8's interrupt by clearing the interrupt enable mask bit
                                        (0130) ;     associated with this User Module.
                                        (0131) ;
                                        (0132) ;-----------------------------------------------------------------------------
                                        (0133) ;
                                        (0134) ;  ARGUMENTS:  none
                                        (0135) ;
                                        (0136) ;  RETURNS:  none
                                        (0137) ;
                                        (0138) ;  SIDE EFFECTS:
                                        (0139) ;    The A and X registers may be modified by this or future implementations
                                        (0140) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0141) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0142) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0143) ;    functions.
                                        (0144) ;
                                        (0145)  RX8_RF_DisableInt:
                                        (0146) _RX8_RF_DisableInt:
                                        (0147)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0148)    M8C_DisableIntMask RX8_RF_INT_REG, RX8_RF_bINT_MASK
                                        (0149)    RAM_EPILOGUE RAM_USE_CLASS_1
065B: 7F       RET                      (0150)    ret
                                        (0151) .ENDSECTION
                                        (0152) 
                                        (0153) .SECTION
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;  FUNCTION NAME: RX8_RF_Start(BYTE bParity)
                                        (0156) ;
                                        (0157) ;  DESCRIPTION:
                                        (0158) ;    Sets the start bit and parity in the Control register of this user module.
                                        (0159) ;
                                        (0160) ;-----------------------------------------------------------------------------
                                        (0161) ;
                                        (0162) ;  ARGUMENTS:
                                        (0163) ;    BYTE bParity - parity of received data.  Use defined masks.
                                        (0164) ;    passed in A register.
                                        (0165) ;
                                        (0166) ;  RETURNS: none
                                        (0167) ;
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  RX8_RF_Start:
                                        (0176) _RX8_RF_Start:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
065C: 29 01    OR    A,0x1              (0178)    or    A, bfCONTROL_REG_START_BIT
065E: 60 4B    MOV   REG[0x4B],A        (0179)    mov   REG[RX8_RF_CONTROL_REG], A
                                        (0180)    RAM_EPILOGUE RAM_USE_CLASS_1
0660: 7F       RET                      (0181)    ret
                                        (0182) .ENDSECTION
                                        (0183) 
                                        (0184) .SECTION
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;  FUNCTION NAME: RX8_RF_Stop
                                        (0187) ;
                                        (0188) ;  DESCRIPTION:
                                        (0189) ;     Disables RX8 operation.
                                        (0190) ;
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: none
                                        (0194) ;
                                        (0195) ;  RETURNS: none
                                        (0196) ;
                                        (0197) ;  SIDE EFFECTS:
                                        (0198) ;    The A and X registers may be modified by this or future implementations
                                        (0199) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0200) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0201) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0202) ;    functions.
                                        (0203) ;
                                        (0204)  RX8_RF_Stop:
                                        (0205) _RX8_RF_Stop:
                                        (0206)    RAM_PROLOGUE RAM_USE_CLASS_1
0661: 41 4B FE AND   REG[0x4B],0xFE     (0207)    and   REG[RX8_RF_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0208)    RAM_EPILOGUE RAM_USE_CLASS_1
0664: 7F       RET                      (0209)    ret
                                        (0210) .ENDSECTION
                                        (0211) 
                                        (0212) .SECTION
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;  FUNCTION NAME: RX8_RF_bReadRxData
                                        (0215) ;
                                        (0216) ;  DESCRIPTION:
                                        (0217) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0218) ;     sure data is valid.
                                        (0219) ;
                                        (0220) ;-----------------------------------------------------------------------------
                                        (0221) ;
                                        (0222) ;  ARGUMENTS:  none
                                        (0223) ;
                                        (0224) ;  RETURNS:
                                        (0225) ;    bRxData - returned in A.
                                        (0226) ;
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  RX8_RF_bReadRxData:
                                        (0235) _RX8_RF_bReadRxData:
                                        (0236)  bRX8_RF_ReadRxData:
                                        (0237) _bRX8_RF_ReadRxData:
                                        (0238)    RAM_PROLOGUE RAM_USE_CLASS_1
0665: 5D 4A    MOV   A,REG[0x4A]        (0239)    mov A, REG[RX8_RF_RX_BUFFER_REG]
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0667: 7F       RET                      (0241)    ret
                                        (0242) .ENDSECTION
                                        (0243) 
                                        (0244) .SECTION
                                        (0245) ;-----------------------------------------------------------------------------
                                        (0246) ;  FUNCTION NAME: RX8_RF_bReadRxStatus
                                        (0247) ;
                                        (0248) ;  DESCRIPTION:
                                        (0249) ;    Reads the RX Status bits in the Control/Status register.
                                        (0250) ;
                                        (0251) ;-----------------------------------------------------------------------------
                                        (0252) ;
                                        (0253) ;  ARGUMENTS:  none
                                        (0254) ;
                                        (0255) ;  RETURNS:
                                        (0256) ;     BYTE  bRXStatus - transmit status data.  Use the following defined bits
                                        (0257) ;                       masks: RX_COMPLETE and RX_BUFFER_EMPTY
                                        (0258) ;
                                        (0259) ;  SIDE EFFECTS:
                                        (0260) ;    The A and X registers may be modified by this or future implementations
                                        (0261) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0262) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0263) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0264) ;    functions.
                                        (0265) ;
                                        (0266)  RX8_RF_bReadRxStatus:
                                        (0267) _RX8_RF_bReadRxStatus:
                                        (0268)  bRX8_RF_ReadRxStatus:
                                        (0269) _bRX8_RF_ReadRxStatus:
                                        (0270)    RAM_PROLOGUE RAM_USE_CLASS_1
0668: 5D 4B    MOV   A,REG[0x4B]        (0271)    mov A,  REG[RX8_RF_CONTROL_REG]
                                        (0272)    RAM_EPILOGUE RAM_USE_CLASS_1
066A: 7F       RET                      (0273)    ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) ;-----------------------------------------------
                                        (0277) ; High Level RX functions
                                        (0278) ;-----------------------------------------------
                                        (0279) 
                                        (0280) .SECTION
                                        (0281) ;-----------------------------------------------------------------------------
                                        (0282) ;  FUNCTION NAME: RX8_RF_cGetChar
                                        (0283) ;
                                        (0284) ;  DESCRIPTION:
                                        (0285) ;     Read character from UART RX port.
                                        (0286) ;
                                        (0287) ;
                                        (0288) ;  ARGUMENTS:
                                        (0289) ;      none
                                        (0290) ;
                                        (0291) ;  RETURNS:
                                        (0292) ;     char that is returned from UART
                                        (0293) ;
                                        (0294) ;  SIDE EFFECTS:
                                        (0295) ;    The A and X registers may be modified by this or future implementations
                                        (0296) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0297) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0298) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0299) ;    functions.
                                        (0300) ;    
                                        (0301) ;    Program flow will stay in this function until a character is received.
                                        (0302) ;    If the watchdog timer is used, care must be taken to make sure that
                                        (0303) ;    the delay between characters is less than the watchdog timeout.
                                        (0304) ;
                                        (0305)  RX8_RF_cGetChar:
                                        (0306) _RX8_RF_cGetChar:
                                        (0307)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0308) 
                                        (0309) .getChar_Loop:
066B: 49 4B 08 TST   REG[0x4B],0x8      (0310)    tst REG[RX8_RF_CONTROL_REG],RX8_RF_RX_REG_FULL   ; Check if a character is ready
066E: AF FC    JZ    _RX8_RF_cGetChar   (0311)    jz  .getChar_Loop                                        ; If not loop
                                        (0312) 
0670: 5D 4A    MOV   A,REG[0x4A]        (0313)    mov A, REG[RX8_RF_RX_BUFFER_REG]              ; Get character
                                        (0314)    RAM_EPILOGUE RAM_USE_CLASS_1
0672: 7F       RET                      (0315)    ret
                                        (0316) .ENDSECTION
                                        (0317) 
                                        (0318) .SECTION
                                        (0319) ;-----------------------------------------------------------------------------
                                        (0320) ;  FUNCTION NAME: RX8_RF_cReadChar
                                        (0321) ;
                                        (0322) ;  DESCRIPTION:
                                        (0323) ;     Read character from UART RX port.
                                        (0324) ;
                                        (0325) ;  ARGUMENTS:
                                        (0326) ;      none
                                        (0327) ;
                                        (0328) ;  RETURNS:
                                        (0329) ;     char that is returned from UART
                                        (0330) ;
                                        (0331) ;  SIDE EFFECTS:
                                        (0332) ;    The A and X registers may be modified by this or future implementations
                                        (0333) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0334) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0335) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0336) ;    functions.
                                        (0337) ;
                                        (0338) ;    A valid 0x00 character will be ignored, since a 0x00 return value
                                        (0339) ;    implies a valid character or an error condition occured.
                                        (0340) ;
                                        (0341)  RX8_RF_cReadChar:
                                        (0342) _RX8_RF_cReadChar:
                                        (0343)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0344) 
0673: 5D 4B    MOV   A,REG[0x4B]        (0345)    mov  A,REG[RX8_RF_CONTROL_REG]                          ; Get Status of RX
0675: 08       PUSH  A                  (0346)    push A
0676: 21 08    AND   A,0x8              (0347)    and  A,RX8_RF_RX_COMPLETE                               ; Check if a character is ready
0678: B0 04    JNZ   0x067D             (0348)    jnz  .RX_DATA_RDY                                       ; Data Ready go read it.
067A: 18       POP   A                  (0349)    pop  A
067B: 80 0B    JMP   0x0687             (0350)    jmp  .RX_NO_VALID_CHAR
                                        (0351) 
                                        (0352) .RX_DATA_RDY:
067D: 5D 4A    MOV   A,REG[0x4A]        (0353)    mov  A,REG[RX8_RF_RX_BUFFER_REG]                        ; Read data first, then
067F: 4B       SWAP  A,X                (0354)    swap A,X                                                ; determine if data is valid
                                        (0355) 
0680: 18       POP   A                  (0356)    pop  A                                                  ; Check for errors
0681: 21 A0    AND   A,0xA0             (0357)    and  A,(RX8_RF_RX_PARITY_ERROR | RX8_RF_RX_FRAMING_ERROR)
0683: B0 03    JNZ   0x0687             (0358)    jnz  .RX_NO_VALID_CHAR                                  ; No character, exit
0685: 4B       SWAP  A,X                (0359)    swap A,X                                                ; Put data in A and exit
                                        (0360)    RAM_EPILOGUE RAM_USE_CLASS_1
0686: 7F       RET                      (0361)    ret
                                        (0362) 
                                        (0363) .RX_NO_VALID_CHAR:
0687: 50 00    MOV   A,0x0              (0364)    mov A,0x00                                              ; Zero out character
                                        (0365) 
                                        (0366)  End_RX8_RF_cReadChar:
                                        (0367)    RAM_EPILOGUE RAM_USE_CLASS_1
0689: 7F       RET                      (0368)    ret
                                        (0369) .ENDSECTION
                                        (0370) 																			
                                        (0371) .SECTION
                                        (0372) ;-----------------------------------------------------------------------------
                                        (0373) ;  FUNCTION NAME: RX8_RF_iReadChar
                                        (0374) ;
                                        (0375) ; WARNING WARNING WARNING  Negative return value not correct!!!!  We may want
                                        (0376) ; to just set a value in the upper byte if error conditions exists.
                                        (0377) ;
                                        (0378) ;  DESCRIPTION:
                                        (0379) ;     Read character from UART RX port.
                                        (0380) ;
                                        (0381) ;  ARGUMENTS:
                                        (0382) ;      none
                                        (0383) ;
                                        (0384) ;  RETURNS:
                                        (0385) ;     An integer value is returned.  A negative value inplies and error
                                        (0386) ;     condition, a positive value between 0 and 255 is the return character.
                                        (0387) ;
                                        (0388) ;     Error Codes:
                                        (0389) ;        0x80CC    Parity Error
                                        (0390) ;        0x40CC    Overrun Error
                                        (0391) ;        0x20CC    Framing Error
                                        (0392) ;        0x01CC    No Data available
                                        (0393) ;
                                        (0394) ;  SIDE EFFECTS:
                                        (0395) ;    The A and X registers may be modified by this or future implementations
                                        (0396) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0397) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0398) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0399) ;    functions.
                                        (0400) ;
                                        (0401)  RX8_RF_iReadChar:
                                        (0402) _RX8_RF_iReadChar:
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0404) 
068A: 5D 4B    MOV   A,REG[0x4B]        (0405)    mov  A,REG[RX8_RF_CONTROL_REG]                          ; Get Status of RX
                                        (0406)                                                            ; Mask only errors and data ready
068C: 21 E8    AND   A,0xE8             (0407)    and  A,(RX8_RF_RX_ERROR|RX8_RF_RX_REG_FULL)
068E: 08       PUSH  A                  (0408)    push A
068F: 21 08    AND   A,0x8              (0409)    and  A,RX8_RF_RX_COMPLETE                               ; Check if a character is ready
0691: B0 07    JNZ   0x0699             (0410)    jnz  .RX_GET_DATA                                       ; Data Ready go read it.
0693: 18       POP   A                  (0411)    pop  A
0694: 29 01    OR    A,0x1              (0412)    or   A,RX8_RF_RX_NO_DATA                                ; Add no data flag
0696: 4B       SWAP  A,X                (0413)    swap A,X
0697: 80 07    JMP   0x069F             (0414)    jmp  End_RX8_RF_iReadChar
                                        (0415) 
                                        (0416) .RX_GET_DATA:
0699: 18       POP   A                  (0417)    pop  A
069A: 21 E0    AND   A,0xE0             (0418)    and  A,RX8_RF_RX_ERROR
069C: 4B       SWAP  A,X                (0419)    swap A,X
069D: 5D 4A    MOV   A,REG[0x4A]        (0420)    mov  A,REG[RX8_RF_RX_BUFFER_REG]                        ; Read data first, then
                                        (0421)                                                            ; determine if data is valid
                                        (0422) 
                                        (0423)  End_RX8_RF_iReadChar:
                                        (0424)    RAM_EPILOGUE RAM_USE_CLASS_1
069F: 7F       RET                      (0425)    ret
06A0: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0426) .ENDSECTION
                                        (0427) 
                                        (0428) 
                                        (0429) 
                                        (0430) IF (RX8_RF_RXBUF_ENABLE)
                                        (0431) .SECTION
                                        (0432) ;-----------------------------------------------------------------------------
                                        (0433) ;-----------------------------------------------------------------------------
                                        (0434) ;
                                        (0435) ;     Command Buffer commands
                                        (0436) ;
                                        (0437) ;-----------------------------------------------------------------------------
                                        (0438) ;-----------------------------------------------------------------------------
                                        (0439) 
                                        (0440) ;-----------------------------------------------------------------------------
                                        (0441) ;  FUNCTION NAME: RX8_RF_CmdReset
                                        (0442) ;
                                        (0443) ;  DESCRIPTION:
                                        (0444) ;     Reset command string and status flags
                                        (0445) ;
                                        (0446) ;  ARGUMENTS:
                                        (0447) ;     none.
                                        (0448) ;
                                        (0449) ;  RETURNS:
                                        (0450) ;     none.
                                        (0451) ;
                                        (0452) ;  SIDE EFFECTS:
                                        (0453) ;    The A and X registers may be modified by this or future implementations
                                        (0454) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0455) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0456) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0457) ;    functions.
                                        (0458) ;          
                                        (0459) ;    Currently only the page pointer registers listed below are modified: 
                                        (0460) ;          CUR_PP
                                        (0461) ;
                                        (0462) ;  THEORY of OPERATION or PROCEDURE:
                                        (0463) ;     Clear the command buffer, command counter, and flag.
                                        (0464) ;
                                        (0465)  RX8_RF_CmdReset:
                                        (0466) _RX8_RF_CmdReset:
                                        (0467)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0468)    RAM_SETPAGE_CUR >RX8_RF_aRxBuffer
06A3: 55 AC 00 MOV   [NMEA_SHFTL+82],0x0(0469)    mov [RX8_RF_aRxBuffer], 0x00
06A6: 62 D0 02 MOV   REG[0xD0],0x2      
                                        (0470)    RAM_SETPAGE_CUR >ptrParam
06A9: 55 02 00 MOV   [NMEA_pointer_gps+1],0x0(0471)    mov [ptrParam],0x00
06AC: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0472)    RAM_SETPAGE_CUR >RX8_RF_bRxCnt
06AF: 55 01 00 MOV   [0x1],0x0          (0473)    mov [RX8_RF_bRxCnt], 0x00
06B2: 26 00 00 AND   [0x0],0x0          (0474)    and [RX8_RF_fStatus], 0x00
                                        (0475)    RAM_EPILOGUE RAM_USE_CLASS_4
06B5: 7F       RET                      (0476)    ret
06B6: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0477) .ENDSECTION
                                        (0478) 
                                        (0479) .SECTION
                                        (0480) ;-----------------------------------------------------------------------------
                                        (0481) ;  FUNCTION NAME: RX8_RF_bCmdCheck
                                        (0482) ;
                                        (0483) ;  DESCRIPTION:
                                        (0484) ;     Check to see if valid command in buffer.
                                        (0485) ;
                                        (0486) ;  ARGUMENTS:
                                        (0487) ;     none.
                                        (0488) ;
                                        (0489) ;  RETURNS:
                                        (0490) ;     BYTE  fStatus - Status of command receive buffer.
                                        (0491) ;                     Returns non-zero value in A if command is valid.
                                        (0492) ;
                                        (0493) ;  SIDE EFFECTS:
                                        (0494) ;    The A and X registers may be modified by this or future implementations
                                        (0495) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0496) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0497) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0498) ;    functions.
                                        (0499) ;          
                                        (0500) ;    Currently only the page pointer registers listed below are modified: 
                                        (0501) ;          CUR_PP
                                        (0502) ;
                                        (0503) ;  THEORY of OPERATION or PROCEDURE:
                                        (0504) ;     Read the status and control register.
                                        (0505) ;
                                        (0506)  RX8_RF_bCmdCheck:
                                        (0507) _RX8_RF_bCmdCheck:
                                        (0508)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0509)    RAM_SETPAGE_CUR >RX8_RF_fStatus
06B9: 51 00    MOV   A,[0x0]            (0510)    mov A,  [RX8_RF_fStatus]
06BB: 21 01    AND   A,0x1              (0511)    and A, RX8_RF_RX_BUF_CMDTERM                  ; Mask off Command status
                                        (0512)    RAM_EPILOGUE RAM_USE_CLASS_4
06BD: 7F       RET                      (0513)    ret
06BE: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) ;-----------------------------------------------------------------------------
                                        (0518) ;  FUNCTION NAME: RX8_RF_bErrCheck
                                        (0519) ;
                                        (0520) ;  DESCRIPTION:
                                        (0521) ;     Check to see if an error has occured since last CmdReset
                                        (0522) ;
                                        (0523) ;  ARGUMENTS:
                                        (0524) ;     none.
                                        (0525) ;
                                        (0526) ;  RETURNS:
                                        (0527) ;     BYTE  fStatus - Status of command receive buffer.
                                        (0528) ;                     Returns non-zero value in A if command is valid.
                                        (0529) ;           0x80 => Parity Error
                                        (0530) ;           0x40 => OverRun Error
                                        (0531) ;           0x20 => Framing Error
                                        (0532) ;           0x10 => Software Buffer OverRun
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;     Error Status is clear when read.
                                        (0545) ;
                                        (0546) ;  THEORY of OPERATION or PROCEDURE:
                                        (0547) ;     Read RX buffer error status and clear status
                                        (0548) ;
                                        (0549)  RX8_RF_bErrCheck:
                                        (0550) _RX8_RF_bErrCheck:
                                        (0551)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552)    RAM_SETPAGE_CUR >RX8_RF_fStatus
06C1: 51 00    MOV   A,[0x0]            (0553)    mov A,  [RX8_RF_fStatus]
06C3: 21 F0    AND   A,0xF0             (0554)    and A, RX8_RF_RX_BUF_ERROR                    ; Mask off Error status
06C5: 26 00 0F AND   [0x0],0xF          (0555)    and [RX8_RF_fStatus], ~RX8_RF_RX_BUF_ERROR
                                        (0556)    RAM_EPILOGUE RAM_USE_CLASS_4
06C8: 7F       RET                      (0557)    ret
06C9: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0558) .ENDSECTION
                                        (0559) 
                                        (0560) .SECTION
                                        (0561) ;-----------------------------------------------------------------------------
                                        (0562) ;  FUNCTION NAME: RX8_RF_bCmdLength
                                        (0563) ;
                                        (0564) ;  DESCRIPTION:
                                        (0565) ;     Get length of command string
                                        (0566) ;
                                        (0567) ;  ARGUMENTS:
                                        (0568) ;     none.
                                        (0569) ;
                                        (0570) ;  RETURNS:
                                        (0571) ;     BYTE  bRxCnt    Returns the command length in A.
                                        (0572) ;
                                        (0573) ;  SIDE EFFECTS:
                                        (0574) ;    The A and X registers may be modified by this or future implementations
                                        (0575) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0576) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0577) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0578) ;    functions.
                                        (0579) ;          
                                        (0580) ;    Currently only the page pointer registers listed below are modified: 
                                        (0581) ;          CUR_PP
                                        (0582) ;
                                        (0583)  RX8_RF_bCmdLength:
                                        (0584) _RX8_RF_bCmdLength:
                                        (0585)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0586)    RAM_SETPAGE_CUR >RX8_RF_bRxCnt
06CC: 51 01    MOV   A,[0x1]            (0587)    mov A,  [RX8_RF_bRxCnt]
                                        (0588)    RAM_EPILOGUE RAM_USE_CLASS_4
06CE: 7F       RET                      (0589)    ret
06CF: 70 BF    AND   F,0xBF             
06D1: 62 D0 02 MOV   REG[0xD0],0x2      
06D4: 62 D3 00 MOV   REG[0xD3],0x0      
                                        (0590) .ENDSECTION
                                        (0591) 
                                        (0592) .SECTION
                                        (0593) ;-----------------------------------------------------------------------------
                                        (0594) ;  FUNCTION NAME: RX8_RF_szGetParam
                                        (0595) ;
                                        (0596) ;  DESCRIPTION:
                                        (0597) ;      Return next parameter from UART Rx buffer
                                        (0598) ;
                                        (0599) ;
                                        (0600) ;  ARGUMENTS:  none
                                        (0601) ;
                                        (0602) ;  RETURNS:
                                        (0603) ;     A => MSB of parameter address
                                        (0604) ;     X => LSB of parameter address
                                        (0605) ;
                                        (0606) ;  SIDE EFFECTS:
                                        (0607) ;    The A and X registers may be modified by this or future implementations
                                        (0608) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0609) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0610) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0611) ;    functions.
                                        (0612) ;          
                                        (0613) ;    Currently only the page pointer registers listed below are modified:
                                        (0614) ;          CUR_PP
                                        (0615) ;          IDX_PP
                                        (0616) ;
                                        (0617) ;     The receive string is modified by placing Null characters at the end
                                        (0618) ;     of each parameter as they are recovered.
                                        (0619) ;
                                        (0620) ;  THEORY OF OPERATION:
                                        (0621) ;     This function is a stateful generator of addresses to the "parameters"
                                        (0622) ;     of an input "Command". It scans the (optional) input buffer and breaks
                                        (0623) ;     each lexically distinct element into a null-terminated string by replacing
                                        (0624) ;     delimiters with nulls, as appropriate. The state of the generator is 
                                        (0625) ;     maintained by the private variable ptrParam, which is a buffer-relative
                                        (0626) ;     offset. The generator is initialized by a call to the function
                                        (0627) ;     RX8_RF_CmdReset which resets the entire buffer to the 'empty'
                                        (0628) ;     state. Typically this function, RX8_RF_szGetParam, is
                                        (0629) ;     not called until the buffer has been loaded with an entire command
                                        (0630) ;     (See RX8_RF_bCmdCheck).
                                        (0631) ;
                                        (0632) ;     Note, there is no special distinction between the "command" and the 
                                        (0633) ;     "parameters". The first non-delimiter character of the buffer---the first
                                        (0634) ;     character of the "command"---is also, for the purposes of this function,
                                        (0635) ;     the first "parameter" to which it returns an address.
                                        (0636) ;
                                        (0637) ;     The value of a delimiter (commonly an ascii space, 0x20 and decimal 32)
                                        (0638) ;     is determined at configuration time by a user module parameter.
                                        (0639) ;
                                        (0640)  RX8_RF_szGetParam:
                                        (0641) _RX8_RF_szGetParam:
                                        (0642)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0643)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0644)    RAM_SETPAGE_CUR >ptrParam
                                        (0645)    RAM_SETPAGE_IDX >RX8_RF_aRxBuffer
                                        (0646) 
06D7: 50 AC    MOV   A,0xAC             (0647)    mov  A, <RX8_RF_aRxBuffer                ; Get address to receive buffer
06D9: 02 02    ADD   A,[NMEA_pointer_gps+1](0648)    add  A, [ptrParam]                      ; Add string offset
06DB: 5C       MOV   X,A                (0649)    mov  X,A
                                        (0650) 
06DC: 52 00    MOV   A,[X+0]            (0651)    mov  A,[X]                              ; Get character pointed by X
06DE: B0 04    JNZ   0x06E3             (0652)    jnz  .CheckForDelim                     ; Check for Null character
06E0: 10       PUSH  X                  (0653)    push X                                  ; Save LSB of current pointer
06E1: 80 33    JMP   0x0715             (0654)    jmp  .End_GetNextParam
                                        (0655) 
                                        (0656)                                             ; Check for delimiter and keep looping until
                                        (0657)                                             ; all leading delimiters have been found.
                                        (0658) .CheckForDelim:
06E3: 39 20    CMP   A,0x20             (0659)     cmp  A,RX8_RF_DELIMITER                 ; Check if we have a delimiter
06E5: B0 11    JNZ   0x06F7             (0660)     jnz  .ParamStartFound
06E7: 75       INC   X                  (0661)     inc  X                                  ; Increment both current pointer and
06E8: 76 02    INC   [NMEA_pointer_gps+1](0662)     inc  [ptrParam]                         ; stored pointer.
06EA: 52 00    MOV   A,[X+0]            (0663)     mov  A,[X]                              ; Get character pointed by X
06EC: 3C 02 0F CMP   [NMEA_pointer_gps+1],0xF(0664)     cmp  [ptrParam],(RX8_RF_RX_BUFFER_SIZE -1)  ; Check if we are at the end of buffer
06EF: BF F3    JNZ   0x06E3             (0665)     jnz  .CheckForDelim
                                        (0666)                                             ; End of string found
                                        (0667) .EndOfString:
06F1: 10       PUSH  X                  (0668)     push X                                  ; Save ptr
                                        (0669) .TerminateString:
06F2: 56 00 00 MOV   [X+0],0x0          (0670)     mov  [X],0x00                           ; Make sure string is zero
06F5: 80 1F    JMP   0x0715             (0671)     jmp  .End_GetNextParam
                                        (0672) 
                                        (0673) .ParamStartFound:
06F7: 10       PUSH  X                  (0674)     push X                                  ; Beginning of parameter found, save pointer
                                        (0675) 
                                        (0676) .ParamLoop:
                                        (0677)                                             ; Now loop until end of parameter found.
06F8: 75       INC   X                  (0678)     inc  X                                  ; Advance pointers.
06F9: 76 02    INC   [NMEA_pointer_gps+1](0679)     inc  [ptrParam]
06FB: 3C 02 0F CMP   [NMEA_pointer_gps+1],0xF(0680)     cmp  [ptrParam],(RX8_RF_RX_BUFFER_SIZE -1)  ; Check if we are at the end of buffer
06FE: AF F3    JZ    0x06F2             (0681)     jz   .TerminateString
0700: 52 00    MOV   A,[X+0]            (0682)     mov  A,[X]                              ; Get next character
0702: A0 12    JZ    0x0715             (0683)     jz   .End_GetNextParam
0704: 39 20    CMP   A,0x20             (0684)     cmp  A,RX8_RF_DELIMITER                 ; Check if we have a delimiter
0706: BF F1    JNZ   0x06F8             (0685)     jnz  .ParamLoop                         ; Still no delimiter, loop again
                                        (0686) 
0708: 56 00 00 MOV   [X+0],0x0          (0687)     mov  [X],0x00                           ; Replace delimiter with null for end of substring
070B: 76 02    INC   [NMEA_pointer_gps+1](0688)     inc  [ptrParam]
070D: 3C 02 0F CMP   [NMEA_pointer_gps+1],0xF(0689)     cmp  [ptrParam],(RX8_RF_RX_BUFFER_SIZE -1)  ; Check if we are at the end of buffer
0710: B0 04    JNZ   0x0715             (0690)     jnz  .End_GetNextParam                  ; If not end of string leave
0712: 55 02 0F MOV   [NMEA_pointer_gps+1],0xF(0691)     mov  [ptrParam],(RX8_RF_RX_BUFFER_SIZE -1)  ; Reset pointer to end of string.
                                        (0692) 
                                        (0693) 
                                        (0694) .End_GetNextParam:
0715: 20       POP   X                  (0695)    pop  X
0716: 10       PUSH  X                  (0696)    push X
0717: 3D 00 00 CMP   [X+0],0x0          (0697)    cmp  [X],0x00
071A: B0 0A    JNZ   0x0725             (0698)    jnz  .NotNullString
071C: 20       POP   X                  (0699)    pop  X
071D: 57 00    MOV   X,0x0              (0700)    mov  X,0x00
071F: 5B       MOV   A,X                (0701)    mov  A,X
0720: 70 3F    AND   F,0x3F             
0722: 71 C0    OR    F,0xC0             
                                        (0702)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0703)    RAM_EPILOGUE RAM_USE_CLASS_4
0724: 7F       RET                      (0704)    ret
                                        (0705) 
                                        (0706) .NotNullString:
0725: 20       POP   X                  (0707)    pop  X
0726: 50 00    MOV   A,0x0              (0708)    mov  A,>RX8_RF_aRxBuffer                     ; Return pointer
0728: 70 3F    AND   F,0x3F             
072A: 71 C0    OR    F,0xC0             
                                        (0709)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0710)    RAM_EPILOGUE RAM_USE_CLASS_4
072C: 7F       RET                      (0711)    ret
072D: 62 D0 02 MOV   REG[0xD0],0x2      
                                        (0712) .ENDSECTION
                                        (0713) 
                                        (0714) .SECTION
                                        (0715) ;-----------------------------------------------------------------------------
                                        (0716) ;  FUNCTION NAME: RX8_RF_szGetRestOfParams
                                        (0717) ;
                                        (0718) ;  DESCRIPTION:
                                        (0719) ;      Return the rest of the UART RX buffer
                                        (0720) ;
                                        (0721) ;
                                        (0722) ;  ARGUMENTS:  none
                                        (0723) ;
                                        (0724) ;  RETURNS:
                                        (0725) ;     A => MSB of parameter
                                        (0726) ;     X => LSB of parameter
                                        (0727) ;
                                        (0728) ;  SIDE EFFECTS:
                                        (0729) ;    The A and X registers may be modified by this or future implementations
                                        (0730) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0731) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0732) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0733) ;    functions.
                                        (0734) ;          
                                        (0735) ;    Currently only the page pointer registers listed below are modified: 
                                        (0736) ;          CUR_PP
                                        (0737) ;
                                        (0738)  RX8_RF_szGetRestOfParams:
                                        (0739) _RX8_RF_szGetRestOfParams:
                                        (0740)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0741)    RAM_SETPAGE_CUR >ptrParam
                                        (0742) 
0730: 50 AC    MOV   A,0xAC             (0743)     mov  A, <RX8_RF_aRxBuffer               ; Get address to receive buffer
0732: 02 02    ADD   A,[NMEA_pointer_gps+1](0744)     add  A, [ptrParam]                      ; Add string offset
0734: 5C       MOV   X,A                (0745)     mov  X,A
0735: 50 00    MOV   A,0x0              (0746)     mov  A,>RX8_RF_aRxBuffer                ; Return pointer
                                        (0747) 
                                        (0748)    RAM_EPILOGUE RAM_USE_CLASS_4
0737: 7F       RET                      (0749)     ret
                                        (0750) .ENDSECTION
                                        (0751) 
                                        (0752) ENDIF
                                        (0753) ; End of File RX8_RF.asm
FILE: lib\rx8_gpsint.asm                (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
0738: 08       PUSH  A                  (0003) ;;  FILENAME: RX8_GPSINT.asm
0739: 5D D0    MOV   A,REG[0xD0]        
073B: 08       PUSH  A                  
073C: 5D D3    MOV   A,REG[0xD3]        
073E: 08       PUSH  A                  
073F: 5D D4    MOV   A,REG[0xD4]        
0741: 08       PUSH  A                  
0742: 5D D5    MOV   A,REG[0xD5]        
0744: 08       PUSH  A                  
0745: 70 3F    AND   F,0x3F             
0747: 71 C0    OR    F,0xC0             (0004) ;;   Version: 3.50, Updated on 2015/3/4 at 22:26:55
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
0749: 62 D0 00 MOV   REG[0xD0],0x0      (0007) ;;  DESCRIPTION: RX8 Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
074C: 51 DA    MOV   A,[__r0]           (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
074E: 08       PUSH  A                  (0010) ;;*****************************************************************************
074F: 51 D9    MOV   A,[__r1]           (0011) ;;*****************************************************************************
0751: 08       PUSH  A                  (0012) 
0752: 51 D8    MOV   A,[__r2]           (0013) include "m8c.inc"
0754: 08       PUSH  A                  (0014) include "memory.inc"
0755: 51 D7    MOV   A,[__r3]           (0015) include "RX8_GPS.inc"
0757: 08       PUSH  A                  (0016) 
0758: 51 D6    MOV   A,[__r4]           (0017) 
075A: 08       PUSH  A                  (0018) ;-----------------------------------------------
075B: 51 D5    MOV   A,[__r5]           (0019) ;  Global Symbols
075D: 08       PUSH  A                  (0020) ;-----------------------------------------------
075E: 51 D4    MOV   A,[__r6]           (0021) export  _RX8_GPS_ISR
0760: 08       PUSH  A                  (0022) 
0761: 51 D3    MOV   A,[__r7]           (0023) 
0763: 08       PUSH  A                  (0024) IF (RX8_GPS_RXBUF_ENABLE)
0764: 51 D2    MOV   A,[__r8]           (0025) export  RX8_GPS_aRxBuffer
0766: 08       PUSH  A                  (0026) export _RX8_GPS_aRxBuffer
0767: 51 D1    MOV   A,[__r9]           (0027) export  RX8_GPS_bRxCnt
0769: 08       PUSH  A                  (0028) export _RX8_GPS_bRxCnt
076A: 51 D0    MOV   A,[__r10]          (0029) export  RX8_GPS_fStatus
076C: 08       PUSH  A                  (0030) export _RX8_GPS_fStatus
076D: 51 CF    MOV   A,[__r11]          (0031) ENDIF
076F: 08       PUSH  A                  (0032) 
0770: 51 CE    MOV   A,[__rX]           (0033) 
0772: 08       PUSH  A                  (0034) ;-----------------------------------------------
0773: 51 CD    MOV   A,[__rY]           (0035) ; Variable Allocation
0775: 08       PUSH  A                  (0036) ;-----------------------------------------------
0776: 51 CC    MOV   A,[__rZ]           (0037) 
0778: 08       PUSH  A                  (0038) IF (RX8_GPS_RXBUF_ENABLE)
                                        (0039) AREA InterruptRAM(RAM,REL,CON)
0779: 62 D0 00 MOV   REG[0xD0],0x0      (0040)  RX8_GPS_fStatus:
                                        (0041) _RX8_GPS_fStatus:      BLK  1
                                        (0042)  RX8_GPS_bRxCnt:
                                        (0043) _RX8_GPS_bRxCnt:       BLK  1
                                        (0044) AREA RX8_GPS_RAM(RAM,REL,CON)
                                        (0045)  RX8_GPS_aRxBuffer:    
                                        (0046) _RX8_GPS_aRxBuffer:    BLK RX8_GPS_RX_BUFFER_SIZE
                                        (0047) ENDIF
                                        (0048) 
                                        (0049) 
                                        (0050) AREA InterruptRAM(RAM,REL,CON)
                                        (0051) 
                                        (0052) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0053) ;---------------------------------------------------
                                        (0054) ; Insert your custom declarations below this banner
                                        (0055) ;---------------------------------------------------
                                        (0056) 
                                        (0057) ;------------------------
                                        (0058) ; Includes
                                        (0059) ;------------------------
                                        (0060) 
                                        (0061) 	
                                        (0062) ;------------------------
                                        (0063) ;  Constant Definitions
                                        (0064) ;------------------------
                                        (0065) 
                                        (0066) 
                                        (0067) ;------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;------------------------
                                        (0070) 
                                        (0071) 
                                        (0072) ;---------------------------------------------------
                                        (0073) ; Insert your custom declarations above this banner
                                        (0074) ;---------------------------------------------------
                                        (0075) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0076) 
                                        (0077) 
                                        (0078) AREA UserModules (ROM, REL)
                                        (0079) 
                                        (0080) ;-----------------------------------------------------------------------------
                                        (0081) ;  FUNCTION NAME: _RX8_GPS_ISR
                                        (0082) ;
                                        (0083) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0084) ;
                                        (0085) ;-----------------------------------------------------------------------------
                                        (0086) ;
                                        (0087) 
                                        (0088) _RX8_GPS_ISR:
                                        (0089) 
                                        (0090)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0091)    ;---------------------------------------------------
                                        (0092)    ; Insert your custom assembly code below this banner
                                        (0093)    ;---------------------------------------------------
                                        (0094)    ;   NOTE: interrupt service routines must preserve
                                        (0095)    ;   the values of the A and X CPU registers.
                                        (0096)    
                                        (0097)    ;---------------------------------------------------
                                        (0098)    ; Insert your custom assembly code above this banner
                                        (0099)    ;---------------------------------------------------
                                        (0100)    
                                        (0101)    ;---------------------------------------------------
                                        (0102)    ; Insert a lcall to a C function below this banner
                                        (0103)    ; and un-comment the lines between these banners
                                        (0104)    ;---------------------------------------------------
                                        (0105)    
                                        (0106)    PRESERVE_CPU_CONTEXT
077C: 7C 0C 19 LCALL _gps_signal        (0107)    lcall _gps_signal
077F: 70 3F    AND   F,0x3F             
0781: 71 C0    OR    F,0xC0             
0783: 62 D0 00 MOV   REG[0xD0],0x0      
0786: 18       POP   A                  
0787: 53 CC    MOV   [__rZ],A           
0789: 18       POP   A                  
078A: 53 CD    MOV   [__rY],A           
078C: 18       POP   A                  
078D: 53 CE    MOV   [__rX],A           
078F: 18       POP   A                  
0790: 53 CF    MOV   [__r11],A          
0792: 18       POP   A                  
0793: 53 D0    MOV   [__r10],A          
0795: 18       POP   A                  
0796: 53 D1    MOV   [__r9],A           
0798: 18       POP   A                  
0799: 53 D2    MOV   [__r8],A           
079B: 18       POP   A                  
079C: 53 D3    MOV   [__r7],A           
079E: 18       POP   A                  
079F: 53 D4    MOV   [__r6],A           
07A1: 18       POP   A                  
07A2: 53 D5    MOV   [__r5],A           
07A4: 18       POP   A                  
07A5: 53 D6    MOV   [__r4],A           
07A7: 18       POP   A                  
07A8: 53 D7    MOV   [__r3],A           
07AA: 18       POP   A                  
07AB: 53 D8    MOV   [__r2],A           
07AD: 18       POP   A                  
07AE: 53 D9    MOV   [__r1],A           
07B0: 18       POP   A                  
07B1: 53 DA    MOV   [__r0],A           
07B3: 18       POP   A                  
07B4: 60 D5    MOV   REG[0xD5],A        
07B6: 18       POP   A                  
07B7: 60 D4    MOV   REG[0xD4],A        
07B9: 18       POP   A                  
07BA: 60 D3    MOV   REG[0xD3],A        
07BC: 18       POP   A                  
07BD: 60 D0    MOV   REG[0xD0],A        
07BF: 70 00    AND   F,0x0              
07C1: 18       POP   A                  
                                        (0108)    RESTORE_CPU_CONTEXT
                                        (0109)    
                                        (0110)    ;---------------------------------------------------
                                        (0111)    ; Insert a lcall to a C function above this banner
                                        (0112)    ; and un-comment the lines between these banners
                                        (0113)    ;---------------------------------------------------
                                        (0114)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0115) 
                                        (0116)  IF (RX8_GPS_RXBUF_ENABLE)
07C2: 08       PUSH  A                  (0117)    push A
07C3: 10       PUSH  X                  (0118)    push X
07C4: 5D D3    MOV   A,REG[0xD3]        
07C6: 08       PUSH  A                  
                                        (0119) 
                                        (0120)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0121)       REG_PRESERVE IDX_PP                                  ; Save the IDX_PP register	
                                        (0122)    ENDIF
                                        (0123) 
07C7: 58 03    MOV   X,[0x3]            (0124)    mov  X,[RX8_GPS_bRxCnt]                                 ; Load X with byte counter
07C9: 5D 3B    MOV   A,REG[0x3B]        (0125)    mov  A,REG[RX8_GPS_CONTROL_REG]                         ; Read the control register
07CB: 08       PUSH  A                  (0126)    push A                                                  ; Store copy for later test
                                        (0127)                                                            ; IF real RX interrupt
07CC: 21 08    AND   A,0x8              (0128)    and  A,RX8_GPS_RX_REG_FULL                              ; Did really really get an IRQ
07CE: B0 04    JNZ   0x07D3             (0129)    jnz  .UARTRX_ReadRx                                     ; Data ready, go get it
07D0: 18       POP   A                  (0130)    pop  A                                                  ; Restore stack
07D1: 80 62    JMP   0x0834             (0131)    jmp  .RESTORE_IDX_PP
                                        (0132) 
                                        (0133) .UARTRX_ReadRx:
                                        (0134) 
07D3: 18       POP   A                  (0135)    pop  A                                                  ; Restore status flags
                                        (0136)                                                            ; IF there is no error, get data
                                        (0137)                                                            ; Check for parity or framing error
07D4: 21 E0    AND   A,0xE0             (0138)    and  A,RX8_GPS_RX_ERROR
07D6: A0 12    JZ    0x07E9             (0139)    jz   .UARTRX_NO_ERROR                                   ; If there is not an Error go read data
                                        (0140) 
07D8: 2C 02    OR    [0x2],A            (0141)    or   [RX8_GPS_fStatus],A                                ; Set error flags (parity,framing,overrun) bits
                                        (0142) 
07DA: 49 3A 00 TST   REG[0x3A],0x0      (0143)    tst  REG[RX8_GPS_RX_BUFFER_REG], 0x00                   ; Read the data buffer to clear it.
                                        (0144) 
07DD: 21 20    AND   A,0x20             (0145)    and  A,RX8_GPS_RX_FRAMING_ERROR                         ; Check for framing error special case
07DF: A0 54    JZ    0x0834             (0146)    jz   .RESTORE_IDX_PP                                    ; Not framing error, all done
                                        (0147) 
                                        (0148)                                                            ; Disable and re-enable RX to reset after
                                        (0149)                                                            ; framing error.
07E1: 41 3B FE AND   REG[0x3B],0xFE     (0150)    and   REG[RX8_GPS_CONTROL_REG], ~RX8_GPS_RX_ENABLE      ; Disable RX
07E4: 43 3B 01 OR    REG[0x3B],0x1      (0151)    or    REG[RX8_GPS_CONTROL_REG],  RX8_GPS_RX_ENABLE      ; Enable RX
07E7: 80 4C    JMP   0x0834             (0152)    jmp  .RESTORE_IDX_PP                                    ; Done with framing error, leave.
                                        (0153) 
                                        (0154) 
                                        (0155) .UARTRX_NO_ERROR:
07E9: 5D 3A    MOV   A,REG[0x3A]        (0156)    mov  A,REG[RX8_GPS_RX_BUFFER_REG ]                      ; Read the data buffer
                                        (0157) 
                                        (0158)                                                            ; IF buffer not full
07EB: 47 02 01 TST   [0x2],0x1          (0159)    tst  [RX8_GPS_fStatus],RX8_GPS_RX_BUF_CMDTERM           ; Check for buffer full
07EE: B0 45    JNZ   0x0834             (0160)    jnz  .RESTORE_IDX_PP                                    ; All done
                                        (0161) 
07F0: 39 0D    CMP   A,0xD              (0162)    cmp  A,RX8_GPS_CMD_TERM                                 ; Check for End of command
07F2: B0 14    JNZ   0x0807             (0163)    jnz  .UARTRX_CHK_CTLCHAR
07F4: 2E 02 01 OR    [0x2],0x1          (0164)    or   [RX8_GPS_fStatus],RX8_GPS_RX_BUF_CMDTERM           ; Set command ready bit
07F7: 62 D3 00 MOV   REG[0xD3],0x0      
07FA: 70 3F    AND   F,0x3F             
07FC: 71 80    OR    F,0x80             
                                        (0165) 
                                        (0166)    RAM_SETPAGE_IDX >RX8_GPS_aRxBuffer
                                        (0167)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
07FE: 56 BC 00 MOV   [X-68],0x0         (0168)    mov  [X + RX8_GPS_aRxBuffer],00h                        ; Zero out last data
0801: 70 3F    AND   F,0x3F             
0803: 71 00    OR    F,0x0              
                                        (0169)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0805: 80 2E    JMP   0x0834             (0170)    jmp  .RESTORE_IDX_PP
                                        (0171) 
                                        (0172) .UARTRX_CHK_CTLCHAR:                                       ; Ignore charaters below this value
                                        (0173)                                                            ; If ignore char is set to 0x00, do not
                                        (0174)                                                            ; ignore any characters.
                                        (0175) IF(RX8_GPS_RX_IGNORE_BELOW)
0807: 39 20    CMP   A,0x20             (0176)    cmp  A,RX8_GPS_RX_IGNORE_BELOW
0809: C0 2A    JC    0x0834             (0177)    jc   .RESTORE_IDX_PP
                                        (0178) ENDIF
                                        (0179) 
                                        (0180) .UARTRX_CHK_OVFL:                                          ; Check for MAX String here
080B: 3C 03 0F CMP   [0x3],0xF          (0181)    cmp  [RX8_GPS_bRxCnt],(RX8_GPS_RX_BUFFER_SIZE - 1)
080E: C0 14    JC    0x0823             (0182)    jc   .UARTRX_ISR_GETDATA
0810: 2E 02 10 OR    [0x2],0x10         (0183)    or   [RX8_GPS_fStatus],RX8_GPS_RX_BUF_OVERRUN           ; Set error flags (parity,framing,overrun) bits
0813: 62 D3 00 MOV   REG[0xD3],0x0      
0816: 70 3F    AND   F,0x3F             
0818: 71 80    OR    F,0x80             
                                        (0184) 
                                        (0185)    RAM_SETPAGE_IDX >RX8_GPS_aRxBuffer             ;   using idexed address mode
                                        (0186)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
081A: 56 BC 00 MOV   [X-68],0x0         (0187)    mov  [X + RX8_GPS_aRxBuffer],00h                        ; Zero out last data
081D: 70 3F    AND   F,0x3F             
081F: 71 00    OR    F,0x0              
                                        (0188)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0821: 80 12    JMP   0x0834             (0189)    jmp  .RESTORE_IDX_PP
                                        (0190) 
                                        (0191)                                                            ; IF input data == "CR", then end of command
                                        (0192) .UARTRX_ISR_GETDATA:
0823: 75       INC   X                  (0193)    inc  X                                                  ; Inc the pointer
0824: 5A 03    MOV   [0x3],X            (0194)    mov  [RX8_GPS_bRxCnt],X                                 ; Restore the pointer
0826: 79       DEC   X                  (0195)    dec  X                                                  ; Mov X to its original value
0827: 62 D3 00 MOV   REG[0xD3],0x0      
082A: 70 3F    AND   F,0x3F             
082C: 71 80    OR    F,0x80             
                                        (0196) 
                                        (0197)    RAM_SETPAGE_IDX >RX8_GPS_aRxBuffer             ;   using idexed address mode
                                        (0198)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
082E: 54 BC    MOV   [X-68],A           (0199)    mov  [X+RX8_GPS_aRxBuffer],A                            ; store data in array
0830: 70 3F    AND   F,0x3F             
0832: 71 00    OR    F,0x0              
0834: 18       POP   A                  
0835: 60 D3    MOV   REG[0xD3],A        
                                        (0200)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0201) 
                                        (0202) 
                                        (0203) .RESTORE_IDX_PP:
                                        (0204)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0205)       REG_RESTORE IDX_PP
                                        (0206)    ENDIF
                                        (0207) 
                                        (0208) .END_UARTRX_ISR:
0837: 20       POP   X                  (0209)    pop  X
0838: 18       POP   A                  (0210)    pop  A
                                        (0211) 
                                        (0212) ENDIF
                                        (0213) 
                                        (0214) RX8_GPS_RX_ISR_END:
0839: 7E       RETI                     (0215)    reti
                                        (0216) 
                                        (0217) 
                                        (0218) ; end of file RX8_GPSINT.asm
FILE: lib\rx8_gps.asm                   (0001) ;;*****************************************************************************
083A: 43 E1 40 OR    REG[0xE1],0x40     (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: RX8_GPS.asm
                                        (0004) ;;   Version: 3.50, Updated on 2015/3/4 at 22:26:55
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: RX8 User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) ;-----------------------------------------------
                                        (0023) ; include instance specific register definitions
                                        (0024) ;-----------------------------------------------
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "RX8_GPS.inc"
                                        (0028) 
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) export   RX8_GPS_EnableInt
                                        (0034) export  _RX8_GPS_EnableInt
                                        (0035) export   RX8_GPS_DisableInt
                                        (0036) export  _RX8_GPS_DisableInt
                                        (0037) export   RX8_GPS_Start
                                        (0038) export  _RX8_GPS_Start
                                        (0039) export   RX8_GPS_Stop
                                        (0040) export  _RX8_GPS_Stop
                                        (0041) export   RX8_GPS_bReadRxData
                                        (0042) export  _RX8_GPS_bReadRxData
                                        (0043) export   RX8_GPS_bReadRxStatus
                                        (0044) export  _RX8_GPS_bReadRxStatus
                                        (0045) 
                                        (0046) ; Old function name convension, do not use.
                                        (0047) ; These will be removed in a future release.
                                        (0048) export  bRX8_GPS_ReadRxData
                                        (0049) export _bRX8_GPS_ReadRxData
                                        (0050) export  bRX8_GPS_ReadRxStatus
                                        (0051) export _bRX8_GPS_ReadRxStatus
                                        (0052) 
                                        (0053) ;-----------------------------------------------
                                        (0054) ; High Level RX functions
                                        (0055) ;-----------------------------------------------
                                        (0056) 
                                        (0057) export  RX8_GPS_cGetChar
                                        (0058) export _RX8_GPS_cGetChar
                                        (0059) export  RX8_GPS_cReadChar
                                        (0060) export _RX8_GPS_cReadChar
                                        (0061) export  RX8_GPS_iReadChar
                                        (0062) export _RX8_GPS_iReadChar
                                        (0063) 
                                        (0064) IF (RX8_GPS_RXBUF_ENABLE)
                                        (0065) export  RX8_GPS_CmdReset
                                        (0066) export _RX8_GPS_CmdReset
                                        (0067) export  RX8_GPS_bCmdCheck
                                        (0068) export _RX8_GPS_bCmdCheck
                                        (0069) export  RX8_GPS_bCmdLength
                                        (0070) export _RX8_GPS_bCmdLength
                                        (0071) export  RX8_GPS_bErrCheck
                                        (0072) export _RX8_GPS_bErrCheck
                                        (0073) 
                                        (0074) export  RX8_GPS_szGetParam
                                        (0075) export _RX8_GPS_szGetParam
                                        (0076) export  RX8_GPS_szGetRestOfParams
                                        (0077) export _RX8_GPS_szGetRestOfParams
                                        (0078) 
                                        (0079) ;-----------------------------------------------
                                        (0080) ;  Variables
                                        (0081) ;-----------------------------------------------
                                        (0082) 
                                        (0083) AREA RX8_GPS_RAM(RAM,REL,CON)
                                        (0084)  ptrParam:   			BLK  1
                                        (0085) 
                                        (0086) ENDIF
                                        (0087) ;-----------------------------------------------
                                        (0088) ;  EQUATES
                                        (0089) ;-----------------------------------------------
                                        (0090) bfCONTROL_REG_START_BIT:   equ   1     ; Control register start bit
                                        (0091) 
                                        (0092) area UserModules (ROM, REL)
                                        (0093) 
                                        (0094) .SECTION
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;  FUNCTION NAME: RX8_GPS_EnableInt
                                        (0097) ;
                                        (0098) ;  DESCRIPTION:
                                        (0099) ;     Enables this receiver's interrupt by setting the interrupt enable mask
                                        (0100) ;     bit associated with this User Module. Remember to call the global interrupt
                                        (0101) ;     enable function by using the macro: M8C_EnableGInt.
                                        (0102) ;
                                        (0103) ;-----------------------------------------------------------------------------
                                        (0104) ;
                                        (0105) ;  ARGUMENTS: none
                                        (0106) ;
                                        (0107) ;  RETURNS: none
                                        (0108) ;
                                        (0109) ;  SIDE EFFECTS:
                                        (0110) ;    The A and X registers may be modified by this or future implementations
                                        (0111) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0112) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0113) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0114) ;    functions.
                                        (0115) ;
                                        (0116)  RX8_GPS_EnableInt:
                                        (0117) _RX8_GPS_EnableInt:
                                        (0118)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0119)    M8C_EnableIntMask RX8_GPS_INT_REG, RX8_GPS_bINT_MASK
                                        (0120)    RAM_EPILOGUE RAM_USE_CLASS_1
083D: 7F       RET                      (0121)    ret
083E: 41 E1 BF AND   REG[0xE1],0xBF     
                                        (0122) .ENDSECTION
                                        (0123) 
                                        (0124) .SECTION
                                        (0125) ;-----------------------------------------------------------------------------
                                        (0126) ;  FUNCTION NAME: RX8_GPS_DisableInt
                                        (0127) ;
                                        (0128) ;  DESCRIPTION:
                                        (0129) ;     Disables this RX8's interrupt by clearing the interrupt enable mask bit
                                        (0130) ;     associated with this User Module.
                                        (0131) ;
                                        (0132) ;-----------------------------------------------------------------------------
                                        (0133) ;
                                        (0134) ;  ARGUMENTS:  none
                                        (0135) ;
                                        (0136) ;  RETURNS:  none
                                        (0137) ;
                                        (0138) ;  SIDE EFFECTS:
                                        (0139) ;    The A and X registers may be modified by this or future implementations
                                        (0140) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0141) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0142) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0143) ;    functions.
                                        (0144) ;
                                        (0145)  RX8_GPS_DisableInt:
                                        (0146) _RX8_GPS_DisableInt:
                                        (0147)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0148)    M8C_DisableIntMask RX8_GPS_INT_REG, RX8_GPS_bINT_MASK
                                        (0149)    RAM_EPILOGUE RAM_USE_CLASS_1
0841: 7F       RET                      (0150)    ret
                                        (0151) .ENDSECTION
                                        (0152) 
                                        (0153) .SECTION
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;  FUNCTION NAME: RX8_GPS_Start(BYTE bParity)
                                        (0156) ;
                                        (0157) ;  DESCRIPTION:
                                        (0158) ;    Sets the start bit and parity in the Control register of this user module.
                                        (0159) ;
                                        (0160) ;-----------------------------------------------------------------------------
                                        (0161) ;
                                        (0162) ;  ARGUMENTS:
                                        (0163) ;    BYTE bParity - parity of received data.  Use defined masks.
                                        (0164) ;    passed in A register.
                                        (0165) ;
                                        (0166) ;  RETURNS: none
                                        (0167) ;
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  RX8_GPS_Start:
                                        (0176) _RX8_GPS_Start:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
0842: 29 01    OR    A,0x1              (0178)    or    A, bfCONTROL_REG_START_BIT
0844: 60 3B    MOV   REG[0x3B],A        (0179)    mov   REG[RX8_GPS_CONTROL_REG], A
                                        (0180)    RAM_EPILOGUE RAM_USE_CLASS_1
0846: 7F       RET                      (0181)    ret
                                        (0182) .ENDSECTION
                                        (0183) 
                                        (0184) .SECTION
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;  FUNCTION NAME: RX8_GPS_Stop
                                        (0187) ;
                                        (0188) ;  DESCRIPTION:
                                        (0189) ;     Disables RX8 operation.
                                        (0190) ;
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: none
                                        (0194) ;
                                        (0195) ;  RETURNS: none
                                        (0196) ;
                                        (0197) ;  SIDE EFFECTS:
                                        (0198) ;    The A and X registers may be modified by this or future implementations
                                        (0199) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0200) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0201) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0202) ;    functions.
                                        (0203) ;
                                        (0204)  RX8_GPS_Stop:
                                        (0205) _RX8_GPS_Stop:
                                        (0206)    RAM_PROLOGUE RAM_USE_CLASS_1
0847: 41 3B FE AND   REG[0x3B],0xFE     (0207)    and   REG[RX8_GPS_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0208)    RAM_EPILOGUE RAM_USE_CLASS_1
084A: 7F       RET                      (0209)    ret
                                        (0210) .ENDSECTION
                                        (0211) 
                                        (0212) .SECTION
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;  FUNCTION NAME: RX8_GPS_bReadRxData
                                        (0215) ;
                                        (0216) ;  DESCRIPTION:
                                        (0217) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0218) ;     sure data is valid.
                                        (0219) ;
                                        (0220) ;-----------------------------------------------------------------------------
                                        (0221) ;
                                        (0222) ;  ARGUMENTS:  none
                                        (0223) ;
                                        (0224) ;  RETURNS:
                                        (0225) ;    bRxData - returned in A.
                                        (0226) ;
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  RX8_GPS_bReadRxData:
                                        (0235) _RX8_GPS_bReadRxData:
                                        (0236)  bRX8_GPS_ReadRxData:
                                        (0237) _bRX8_GPS_ReadRxData:
                                        (0238)    RAM_PROLOGUE RAM_USE_CLASS_1
084B: 5D 3A    MOV   A,REG[0x3A]        (0239)    mov A, REG[RX8_GPS_RX_BUFFER_REG]
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
084D: 7F       RET                      (0241)    ret
                                        (0242) .ENDSECTION
                                        (0243) 
                                        (0244) .SECTION
                                        (0245) ;-----------------------------------------------------------------------------
                                        (0246) ;  FUNCTION NAME: RX8_GPS_bReadRxStatus
                                        (0247) ;
                                        (0248) ;  DESCRIPTION:
                                        (0249) ;    Reads the RX Status bits in the Control/Status register.
                                        (0250) ;
                                        (0251) ;-----------------------------------------------------------------------------
                                        (0252) ;
                                        (0253) ;  ARGUMENTS:  none
                                        (0254) ;
                                        (0255) ;  RETURNS:
                                        (0256) ;     BYTE  bRXStatus - transmit status data.  Use the following defined bits
                                        (0257) ;                       masks: RX_COMPLETE and RX_BUFFER_EMPTY
                                        (0258) ;
                                        (0259) ;  SIDE EFFECTS:
                                        (0260) ;    The A and X registers may be modified by this or future implementations
                                        (0261) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0262) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0263) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0264) ;    functions.
                                        (0265) ;
                                        (0266)  RX8_GPS_bReadRxStatus:
                                        (0267) _RX8_GPS_bReadRxStatus:
                                        (0268)  bRX8_GPS_ReadRxStatus:
                                        (0269) _bRX8_GPS_ReadRxStatus:
                                        (0270)    RAM_PROLOGUE RAM_USE_CLASS_1
084E: 5D 3B    MOV   A,REG[0x3B]        (0271)    mov A,  REG[RX8_GPS_CONTROL_REG]
                                        (0272)    RAM_EPILOGUE RAM_USE_CLASS_1
0850: 7F       RET                      (0273)    ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) ;-----------------------------------------------
                                        (0277) ; High Level RX functions
                                        (0278) ;-----------------------------------------------
                                        (0279) 
                                        (0280) .SECTION
                                        (0281) ;-----------------------------------------------------------------------------
                                        (0282) ;  FUNCTION NAME: RX8_GPS_cGetChar
                                        (0283) ;
                                        (0284) ;  DESCRIPTION:
                                        (0285) ;     Read character from UART RX port.
                                        (0286) ;
                                        (0287) ;
                                        (0288) ;  ARGUMENTS:
                                        (0289) ;      none
                                        (0290) ;
                                        (0291) ;  RETURNS:
                                        (0292) ;     char that is returned from UART
                                        (0293) ;
                                        (0294) ;  SIDE EFFECTS:
                                        (0295) ;    The A and X registers may be modified by this or future implementations
                                        (0296) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0297) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0298) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0299) ;    functions.
                                        (0300) ;    
                                        (0301) ;    Program flow will stay in this function until a character is received.
                                        (0302) ;    If the watchdog timer is used, care must be taken to make sure that
                                        (0303) ;    the delay between characters is less than the watchdog timeout.
                                        (0304) ;
                                        (0305)  RX8_GPS_cGetChar:
                                        (0306) _RX8_GPS_cGetChar:
                                        (0307)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0308) 
                                        (0309) .getChar_Loop:
0851: 49 3B 08 TST   REG[0x3B],0x8      (0310)    tst REG[RX8_GPS_CONTROL_REG],RX8_GPS_RX_REG_FULL   ; Check if a character is ready
0854: AF FC    JZ    _RX8_GPS_cGetChar  (0311)    jz  .getChar_Loop                                        ; If not loop
                                        (0312) 
0856: 5D 3A    MOV   A,REG[0x3A]        (0313)    mov A, REG[RX8_GPS_RX_BUFFER_REG]             ; Get character
                                        (0314)    RAM_EPILOGUE RAM_USE_CLASS_1
0858: 7F       RET                      (0315)    ret
                                        (0316) .ENDSECTION
                                        (0317) 
                                        (0318) .SECTION
                                        (0319) ;-----------------------------------------------------------------------------
                                        (0320) ;  FUNCTION NAME: RX8_GPS_cReadChar
                                        (0321) ;
                                        (0322) ;  DESCRIPTION:
                                        (0323) ;     Read character from UART RX port.
                                        (0324) ;
                                        (0325) ;  ARGUMENTS:
                                        (0326) ;      none
                                        (0327) ;
                                        (0328) ;  RETURNS:
                                        (0329) ;     char that is returned from UART
                                        (0330) ;
                                        (0331) ;  SIDE EFFECTS:
                                        (0332) ;    The A and X registers may be modified by this or future implementations
                                        (0333) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0334) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0335) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0336) ;    functions.
                                        (0337) ;
                                        (0338) ;    A valid 0x00 character will be ignored, since a 0x00 return value
                                        (0339) ;    implies a valid character or an error condition occured.
                                        (0340) ;
                                        (0341)  RX8_GPS_cReadChar:
                                        (0342) _RX8_GPS_cReadChar:
                                        (0343)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0344) 
0859: 5D 3B    MOV   A,REG[0x3B]        (0345)    mov  A,REG[RX8_GPS_CONTROL_REG]                         ; Get Status of RX
085B: 08       PUSH  A                  (0346)    push A
085C: 21 08    AND   A,0x8              (0347)    and  A,RX8_GPS_RX_COMPLETE                              ; Check if a character is ready
085E: B0 04    JNZ   0x0863             (0348)    jnz  .RX_DATA_RDY                                       ; Data Ready go read it.
0860: 18       POP   A                  (0349)    pop  A
0861: 80 0B    JMP   0x086D             (0350)    jmp  .RX_NO_VALID_CHAR
                                        (0351) 
                                        (0352) .RX_DATA_RDY:
0863: 5D 3A    MOV   A,REG[0x3A]        (0353)    mov  A,REG[RX8_GPS_RX_BUFFER_REG]                       ; Read data first, then
0865: 4B       SWAP  A,X                (0354)    swap A,X                                                ; determine if data is valid
                                        (0355) 
0866: 18       POP   A                  (0356)    pop  A                                                  ; Check for errors
0867: 21 A0    AND   A,0xA0             (0357)    and  A,(RX8_GPS_RX_PARITY_ERROR | RX8_GPS_RX_FRAMING_ERROR)
0869: B0 03    JNZ   0x086D             (0358)    jnz  .RX_NO_VALID_CHAR                                  ; No character, exit
086B: 4B       SWAP  A,X                (0359)    swap A,X                                                ; Put data in A and exit
                                        (0360)    RAM_EPILOGUE RAM_USE_CLASS_1
086C: 7F       RET                      (0361)    ret
                                        (0362) 
                                        (0363) .RX_NO_VALID_CHAR:
086D: 50 00    MOV   A,0x0              (0364)    mov A,0x00                                              ; Zero out character
                                        (0365) 
                                        (0366)  End_RX8_GPS_cReadChar:
                                        (0367)    RAM_EPILOGUE RAM_USE_CLASS_1
086F: 7F       RET                      (0368)    ret
                                        (0369) .ENDSECTION
                                        (0370) 																			
                                        (0371) .SECTION
                                        (0372) ;-----------------------------------------------------------------------------
                                        (0373) ;  FUNCTION NAME: RX8_GPS_iReadChar
                                        (0374) ;
                                        (0375) ; WARNING WARNING WARNING  Negative return value not correct!!!!  We may want
                                        (0376) ; to just set a value in the upper byte if error conditions exists.
                                        (0377) ;
                                        (0378) ;  DESCRIPTION:
                                        (0379) ;     Read character from UART RX port.
                                        (0380) ;
                                        (0381) ;  ARGUMENTS:
                                        (0382) ;      none
                                        (0383) ;
                                        (0384) ;  RETURNS:
                                        (0385) ;     An integer value is returned.  A negative value inplies and error
                                        (0386) ;     condition, a positive value between 0 and 255 is the return character.
                                        (0387) ;
                                        (0388) ;     Error Codes:
                                        (0389) ;        0x80CC    Parity Error
                                        (0390) ;        0x40CC    Overrun Error
                                        (0391) ;        0x20CC    Framing Error
                                        (0392) ;        0x01CC    No Data available
                                        (0393) ;
                                        (0394) ;  SIDE EFFECTS:
                                        (0395) ;    The A and X registers may be modified by this or future implementations
                                        (0396) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0397) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0398) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0399) ;    functions.
                                        (0400) ;
                                        (0401)  RX8_GPS_iReadChar:
                                        (0402) _RX8_GPS_iReadChar:
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0404) 
0870: 5D 3B    MOV   A,REG[0x3B]        (0405)    mov  A,REG[RX8_GPS_CONTROL_REG]                         ; Get Status of RX
                                        (0406)                                                            ; Mask only errors and data ready
0872: 21 E8    AND   A,0xE8             (0407)    and  A,(RX8_GPS_RX_ERROR|RX8_GPS_RX_REG_FULL)
0874: 08       PUSH  A                  (0408)    push A
0875: 21 08    AND   A,0x8              (0409)    and  A,RX8_GPS_RX_COMPLETE                              ; Check if a character is ready
0877: B0 07    JNZ   0x087F             (0410)    jnz  .RX_GET_DATA                                       ; Data Ready go read it.
0879: 18       POP   A                  (0411)    pop  A
087A: 29 01    OR    A,0x1              (0412)    or   A,RX8_GPS_RX_NO_DATA                               ; Add no data flag
087C: 4B       SWAP  A,X                (0413)    swap A,X
087D: 80 07    JMP   0x0885             (0414)    jmp  End_RX8_GPS_iReadChar
                                        (0415) 
                                        (0416) .RX_GET_DATA:
087F: 18       POP   A                  (0417)    pop  A
0880: 21 E0    AND   A,0xE0             (0418)    and  A,RX8_GPS_RX_ERROR
0882: 4B       SWAP  A,X                (0419)    swap A,X
0883: 5D 3A    MOV   A,REG[0x3A]        (0420)    mov  A,REG[RX8_GPS_RX_BUFFER_REG]                       ; Read data first, then
                                        (0421)                                                            ; determine if data is valid
                                        (0422) 
                                        (0423)  End_RX8_GPS_iReadChar:
                                        (0424)    RAM_EPILOGUE RAM_USE_CLASS_1
0885: 7F       RET                      (0425)    ret
0886: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0426) .ENDSECTION
                                        (0427) 
                                        (0428) 
                                        (0429) 
                                        (0430) IF (RX8_GPS_RXBUF_ENABLE)
                                        (0431) .SECTION
                                        (0432) ;-----------------------------------------------------------------------------
                                        (0433) ;-----------------------------------------------------------------------------
                                        (0434) ;
                                        (0435) ;     Command Buffer commands
                                        (0436) ;
                                        (0437) ;-----------------------------------------------------------------------------
                                        (0438) ;-----------------------------------------------------------------------------
                                        (0439) 
                                        (0440) ;-----------------------------------------------------------------------------
                                        (0441) ;  FUNCTION NAME: RX8_GPS_CmdReset
                                        (0442) ;
                                        (0443) ;  DESCRIPTION:
                                        (0444) ;     Reset command string and status flags
                                        (0445) ;
                                        (0446) ;  ARGUMENTS:
                                        (0447) ;     none.
                                        (0448) ;
                                        (0449) ;  RETURNS:
                                        (0450) ;     none.
                                        (0451) ;
                                        (0452) ;  SIDE EFFECTS:
                                        (0453) ;    The A and X registers may be modified by this or future implementations
                                        (0454) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0455) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0456) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0457) ;    functions.
                                        (0458) ;          
                                        (0459) ;    Currently only the page pointer registers listed below are modified: 
                                        (0460) ;          CUR_PP
                                        (0461) ;
                                        (0462) ;  THEORY of OPERATION or PROCEDURE:
                                        (0463) ;     Clear the command buffer, command counter, and flag.
                                        (0464) ;
                                        (0465)  RX8_GPS_CmdReset:
                                        (0466) _RX8_GPS_CmdReset:
                                        (0467)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0468)    RAM_SETPAGE_CUR >RX8_GPS_aRxBuffer
0889: 55 BC 00 MOV   [NMEA_SHFTL+98],0x0(0469)    mov [RX8_GPS_aRxBuffer], 0x00
088C: 62 D0 02 MOV   REG[0xD0],0x2      
                                        (0470)    RAM_SETPAGE_CUR >ptrParam
088F: 55 03 00 MOV   [NMEA_pointer_gps+2],0x0(0471)    mov [ptrParam],0x00
0892: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0472)    RAM_SETPAGE_CUR >RX8_GPS_bRxCnt
0895: 55 03 00 MOV   [0x3],0x0          (0473)    mov [RX8_GPS_bRxCnt], 0x00
0898: 26 02 00 AND   [0x2],0x0          (0474)    and [RX8_GPS_fStatus], 0x00
                                        (0475)    RAM_EPILOGUE RAM_USE_CLASS_4
089B: 7F       RET                      (0476)    ret
089C: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0477) .ENDSECTION
                                        (0478) 
                                        (0479) .SECTION
                                        (0480) ;-----------------------------------------------------------------------------
                                        (0481) ;  FUNCTION NAME: RX8_GPS_bCmdCheck
                                        (0482) ;
                                        (0483) ;  DESCRIPTION:
                                        (0484) ;     Check to see if valid command in buffer.
                                        (0485) ;
                                        (0486) ;  ARGUMENTS:
                                        (0487) ;     none.
                                        (0488) ;
                                        (0489) ;  RETURNS:
                                        (0490) ;     BYTE  fStatus - Status of command receive buffer.
                                        (0491) ;                     Returns non-zero value in A if command is valid.
                                        (0492) ;
                                        (0493) ;  SIDE EFFECTS:
                                        (0494) ;    The A and X registers may be modified by this or future implementations
                                        (0495) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0496) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0497) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0498) ;    functions.
                                        (0499) ;          
                                        (0500) ;    Currently only the page pointer registers listed below are modified: 
                                        (0501) ;          CUR_PP
                                        (0502) ;
                                        (0503) ;  THEORY of OPERATION or PROCEDURE:
                                        (0504) ;     Read the status and control register.
                                        (0505) ;
                                        (0506)  RX8_GPS_bCmdCheck:
                                        (0507) _RX8_GPS_bCmdCheck:
                                        (0508)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0509)    RAM_SETPAGE_CUR >RX8_GPS_fStatus
089F: 51 02    MOV   A,[0x2]            (0510)    mov A,  [RX8_GPS_fStatus]
08A1: 21 01    AND   A,0x1              (0511)    and A, RX8_GPS_RX_BUF_CMDTERM                 ; Mask off Command status
                                        (0512)    RAM_EPILOGUE RAM_USE_CLASS_4
08A3: 7F       RET                      (0513)    ret
08A4: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) ;-----------------------------------------------------------------------------
                                        (0518) ;  FUNCTION NAME: RX8_GPS_bErrCheck
                                        (0519) ;
                                        (0520) ;  DESCRIPTION:
                                        (0521) ;     Check to see if an error has occured since last CmdReset
                                        (0522) ;
                                        (0523) ;  ARGUMENTS:
                                        (0524) ;     none.
                                        (0525) ;
                                        (0526) ;  RETURNS:
                                        (0527) ;     BYTE  fStatus - Status of command receive buffer.
                                        (0528) ;                     Returns non-zero value in A if command is valid.
                                        (0529) ;           0x80 => Parity Error
                                        (0530) ;           0x40 => OverRun Error
                                        (0531) ;           0x20 => Framing Error
                                        (0532) ;           0x10 => Software Buffer OverRun
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;     Error Status is clear when read.
                                        (0545) ;
                                        (0546) ;  THEORY of OPERATION or PROCEDURE:
                                        (0547) ;     Read RX buffer error status and clear status
                                        (0548) ;
                                        (0549)  RX8_GPS_bErrCheck:
                                        (0550) _RX8_GPS_bErrCheck:
                                        (0551)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552)    RAM_SETPAGE_CUR >RX8_GPS_fStatus
08A7: 51 02    MOV   A,[0x2]            (0553)    mov A,  [RX8_GPS_fStatus]
08A9: 21 F0    AND   A,0xF0             (0554)    and A, RX8_GPS_RX_BUF_ERROR                   ; Mask off Error status
08AB: 26 02 0F AND   [0x2],0xF          (0555)    and [RX8_GPS_fStatus], ~RX8_GPS_RX_BUF_ERROR
                                        (0556)    RAM_EPILOGUE RAM_USE_CLASS_4
08AE: 7F       RET                      (0557)    ret
08AF: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0558) .ENDSECTION
                                        (0559) 
                                        (0560) .SECTION
                                        (0561) ;-----------------------------------------------------------------------------
                                        (0562) ;  FUNCTION NAME: RX8_GPS_bCmdLength
                                        (0563) ;
                                        (0564) ;  DESCRIPTION:
                                        (0565) ;     Get length of command string
                                        (0566) ;
                                        (0567) ;  ARGUMENTS:
                                        (0568) ;     none.
                                        (0569) ;
                                        (0570) ;  RETURNS:
                                        (0571) ;     BYTE  bRxCnt    Returns the command length in A.
                                        (0572) ;
                                        (0573) ;  SIDE EFFECTS:
                                        (0574) ;    The A and X registers may be modified by this or future implementations
                                        (0575) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0576) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0577) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0578) ;    functions.
                                        (0579) ;          
                                        (0580) ;    Currently only the page pointer registers listed below are modified: 
                                        (0581) ;          CUR_PP
                                        (0582) ;
                                        (0583)  RX8_GPS_bCmdLength:
                                        (0584) _RX8_GPS_bCmdLength:
                                        (0585)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0586)    RAM_SETPAGE_CUR >RX8_GPS_bRxCnt
08B2: 51 03    MOV   A,[0x3]            (0587)    mov A,  [RX8_GPS_bRxCnt]
                                        (0588)    RAM_EPILOGUE RAM_USE_CLASS_4
08B4: 7F       RET                      (0589)    ret
08B5: 70 BF    AND   F,0xBF             
08B7: 62 D0 02 MOV   REG[0xD0],0x2      
08BA: 62 D3 00 MOV   REG[0xD3],0x0      
                                        (0590) .ENDSECTION
                                        (0591) 
                                        (0592) .SECTION
                                        (0593) ;-----------------------------------------------------------------------------
                                        (0594) ;  FUNCTION NAME: RX8_GPS_szGetParam
                                        (0595) ;
                                        (0596) ;  DESCRIPTION:
                                        (0597) ;      Return next parameter from UART Rx buffer
                                        (0598) ;
                                        (0599) ;
                                        (0600) ;  ARGUMENTS:  none
                                        (0601) ;
                                        (0602) ;  RETURNS:
                                        (0603) ;     A => MSB of parameter address
                                        (0604) ;     X => LSB of parameter address
                                        (0605) ;
                                        (0606) ;  SIDE EFFECTS:
                                        (0607) ;    The A and X registers may be modified by this or future implementations
                                        (0608) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0609) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0610) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0611) ;    functions.
                                        (0612) ;          
                                        (0613) ;    Currently only the page pointer registers listed below are modified:
                                        (0614) ;          CUR_PP
                                        (0615) ;          IDX_PP
                                        (0616) ;
                                        (0617) ;     The receive string is modified by placing Null characters at the end
                                        (0618) ;     of each parameter as they are recovered.
                                        (0619) ;
                                        (0620) ;  THEORY OF OPERATION:
                                        (0621) ;     This function is a stateful generator of addresses to the "parameters"
                                        (0622) ;     of an input "Command". It scans the (optional) input buffer and breaks
                                        (0623) ;     each lexically distinct element into a null-terminated string by replacing
                                        (0624) ;     delimiters with nulls, as appropriate. The state of the generator is 
                                        (0625) ;     maintained by the private variable ptrParam, which is a buffer-relative
                                        (0626) ;     offset. The generator is initialized by a call to the function
                                        (0627) ;     RX8_GPS_CmdReset which resets the entire buffer to the 'empty'
                                        (0628) ;     state. Typically this function, RX8_GPS_szGetParam, is
                                        (0629) ;     not called until the buffer has been loaded with an entire command
                                        (0630) ;     (See RX8_GPS_bCmdCheck).
                                        (0631) ;
                                        (0632) ;     Note, there is no special distinction between the "command" and the 
                                        (0633) ;     "parameters". The first non-delimiter character of the buffer---the first
                                        (0634) ;     character of the "command"---is also, for the purposes of this function,
                                        (0635) ;     the first "parameter" to which it returns an address.
                                        (0636) ;
                                        (0637) ;     The value of a delimiter (commonly an ascii space, 0x20 and decimal 32)
                                        (0638) ;     is determined at configuration time by a user module parameter.
                                        (0639) ;
                                        (0640)  RX8_GPS_szGetParam:
                                        (0641) _RX8_GPS_szGetParam:
                                        (0642)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0643)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0644)    RAM_SETPAGE_CUR >ptrParam
                                        (0645)    RAM_SETPAGE_IDX >RX8_GPS_aRxBuffer
                                        (0646) 
08BD: 50 BC    MOV   A,0xBC             (0647)    mov  A, <RX8_GPS_aRxBuffer               ; Get address to receive buffer
08BF: 02 03    ADD   A,[NMEA_pointer_gps+2](0648)    add  A, [ptrParam]                      ; Add string offset
08C1: 5C       MOV   X,A                (0649)    mov  X,A
                                        (0650) 
08C2: 52 00    MOV   A,[X+0]            (0651)    mov  A,[X]                              ; Get character pointed by X
08C4: B0 04    JNZ   0x08C9             (0652)    jnz  .CheckForDelim                     ; Check for Null character
08C6: 10       PUSH  X                  (0653)    push X                                  ; Save LSB of current pointer
08C7: 80 33    JMP   0x08FB             (0654)    jmp  .End_GetNextParam
                                        (0655) 
                                        (0656)                                             ; Check for delimiter and keep looping until
                                        (0657)                                             ; all leading delimiters have been found.
                                        (0658) .CheckForDelim:
08C9: 39 20    CMP   A,0x20             (0659)     cmp  A,RX8_GPS_DELIMITER                ; Check if we have a delimiter
08CB: B0 11    JNZ   0x08DD             (0660)     jnz  .ParamStartFound
08CD: 75       INC   X                  (0661)     inc  X                                  ; Increment both current pointer and
08CE: 76 03    INC   [NMEA_pointer_gps+2](0662)     inc  [ptrParam]                         ; stored pointer.
08D0: 52 00    MOV   A,[X+0]            (0663)     mov  A,[X]                              ; Get character pointed by X
08D2: 3C 03 0F CMP   [NMEA_pointer_gps+2],0xF(0664)     cmp  [ptrParam],(RX8_GPS_RX_BUFFER_SIZE -1)  ; Check if we are at the end of buffer
08D5: BF F3    JNZ   0x08C9             (0665)     jnz  .CheckForDelim
                                        (0666)                                             ; End of string found
                                        (0667) .EndOfString:
08D7: 10       PUSH  X                  (0668)     push X                                  ; Save ptr
                                        (0669) .TerminateString:
08D8: 56 00 00 MOV   [X+0],0x0          (0670)     mov  [X],0x00                           ; Make sure string is zero
08DB: 80 1F    JMP   0x08FB             (0671)     jmp  .End_GetNextParam
                                        (0672) 
                                        (0673) .ParamStartFound:
08DD: 10       PUSH  X                  (0674)     push X                                  ; Beginning of parameter found, save pointer
                                        (0675) 
                                        (0676) .ParamLoop:
                                        (0677)                                             ; Now loop until end of parameter found.
08DE: 75       INC   X                  (0678)     inc  X                                  ; Advance pointers.
08DF: 76 03    INC   [NMEA_pointer_gps+2](0679)     inc  [ptrParam]
08E1: 3C 03 0F CMP   [NMEA_pointer_gps+2],0xF(0680)     cmp  [ptrParam],(RX8_GPS_RX_BUFFER_SIZE -1)  ; Check if we are at the end of buffer
08E4: AF F3    JZ    0x08D8             (0681)     jz   .TerminateString
08E6: 52 00    MOV   A,[X+0]            (0682)     mov  A,[X]                              ; Get next character
08E8: A0 12    JZ    0x08FB             (0683)     jz   .End_GetNextParam
08EA: 39 20    CMP   A,0x20             (0684)     cmp  A,RX8_GPS_DELIMITER                ; Check if we have a delimiter
08EC: BF F1    JNZ   0x08DE             (0685)     jnz  .ParamLoop                         ; Still no delimiter, loop again
                                        (0686) 
08EE: 56 00 00 MOV   [X+0],0x0          (0687)     mov  [X],0x00                           ; Replace delimiter with null for end of substring
08F1: 76 03    INC   [NMEA_pointer_gps+2](0688)     inc  [ptrParam]
08F3: 3C 03 0F CMP   [NMEA_pointer_gps+2],0xF(0689)     cmp  [ptrParam],(RX8_GPS_RX_BUFFER_SIZE -1)  ; Check if we are at the end of buffer
08F6: B0 04    JNZ   0x08FB             (0690)     jnz  .End_GetNextParam                  ; If not end of string leave
08F8: 55 03 0F MOV   [NMEA_pointer_gps+2],0xF(0691)     mov  [ptrParam],(RX8_GPS_RX_BUFFER_SIZE -1)  ; Reset pointer to end of string.
                                        (0692) 
                                        (0693) 
                                        (0694) .End_GetNextParam:
08FB: 20       POP   X                  (0695)    pop  X
08FC: 10       PUSH  X                  (0696)    push X
08FD: 3D 00 00 CMP   [X+0],0x0          (0697)    cmp  [X],0x00
0900: B0 0A    JNZ   0x090B             (0698)    jnz  .NotNullString
0902: 20       POP   X                  (0699)    pop  X
0903: 57 00    MOV   X,0x0              (0700)    mov  X,0x00
0905: 5B       MOV   A,X                (0701)    mov  A,X
0906: 70 3F    AND   F,0x3F             
0908: 71 C0    OR    F,0xC0             
                                        (0702)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0703)    RAM_EPILOGUE RAM_USE_CLASS_4
090A: 7F       RET                      (0704)    ret
                                        (0705) 
                                        (0706) .NotNullString:
090B: 20       POP   X                  (0707)    pop  X
090C: 50 00    MOV   A,0x0              (0708)    mov  A,>RX8_GPS_aRxBuffer                     ; Return pointer
090E: 70 3F    AND   F,0x3F             
0910: 71 C0    OR    F,0xC0             
                                        (0709)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0710)    RAM_EPILOGUE RAM_USE_CLASS_4
0912: 7F       RET                      (0711)    ret
0913: 62 D0 02 MOV   REG[0xD0],0x2      
                                        (0712) .ENDSECTION
                                        (0713) 
                                        (0714) .SECTION
                                        (0715) ;-----------------------------------------------------------------------------
                                        (0716) ;  FUNCTION NAME: RX8_GPS_szGetRestOfParams
                                        (0717) ;
                                        (0718) ;  DESCRIPTION:
                                        (0719) ;      Return the rest of the UART RX buffer
                                        (0720) ;
                                        (0721) ;
                                        (0722) ;  ARGUMENTS:  none
                                        (0723) ;
                                        (0724) ;  RETURNS:
                                        (0725) ;     A => MSB of parameter
                                        (0726) ;     X => LSB of parameter
                                        (0727) ;
                                        (0728) ;  SIDE EFFECTS:
                                        (0729) ;    The A and X registers may be modified by this or future implementations
                                        (0730) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0731) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0732) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0733) ;    functions.
                                        (0734) ;          
                                        (0735) ;    Currently only the page pointer registers listed below are modified: 
                                        (0736) ;          CUR_PP
                                        (0737) ;
                                        (0738)  RX8_GPS_szGetRestOfParams:
                                        (0739) _RX8_GPS_szGetRestOfParams:
                                        (0740)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0741)    RAM_SETPAGE_CUR >ptrParam
                                        (0742) 
0916: 50 BC    MOV   A,0xBC             (0743)     mov  A, <RX8_GPS_aRxBuffer              ; Get address to receive buffer
0918: 02 03    ADD   A,[NMEA_pointer_gps+2](0744)     add  A, [ptrParam]                      ; Add string offset
091A: 5C       MOV   X,A                (0745)     mov  X,A
091B: 50 00    MOV   A,0x0              (0746)     mov  A,>RX8_GPS_aRxBuffer               ; Return pointer
                                        (0747) 
                                        (0748)    RAM_EPILOGUE RAM_USE_CLASS_4
091D: 7F       RET                      (0749)     ret
                                        (0750) .ENDSECTION
                                        (0751) 
                                        (0752) ENDIF
                                        (0753) ; End of File RX8_GPS.asm
FILE: lib\rtcint.asm                    (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: RTCINT.asm
                                        (0004) ;;   Version: 1.10, Updated on 2015/3/4 at 22:19:15
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: RTC Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "RTC.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _RTC_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _RTC_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _RTC_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
091E: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file RTCINT.asm
FILE: lib\rtc.asm                       (0001) ;;*****************************************************************************
091F: 71 10    OR    F,0x10             (0002) ;;*****************************************************************************
0921: 43 A7 20 OR    REG[0xA7],0x20     
0924: 70 EF    AND   F,0xEF             
0926: 43 DE 08 OR    REG[0xDE],0x8      
                                        (0003) ;;  FILENAME: RTC.asm
                                        (0004) ;;   Version: 1.10, Updated on 2015/3/4 at 22:19:15
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: RTC User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "RTC.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  RTC_EnableInt
                                        (0030) export _RTC_EnableInt
                                        (0031) export  RTC_DisableInt
                                        (0032) export _RTC_DisableInt
                                        (0033) export  RTC_ClearInt
                                        (0034) export _RTC_ClearInt
                                        (0035) export  RTC_Start
                                        (0036) export _RTC_Start
                                        (0037) export  RTC_Stop
                                        (0038) export _RTC_Stop
                                        (0039) export  RTC_SetIntPeriod
                                        (0040) export _RTC_SetIntPeriod
                                        (0041) export  RTC_bReadSecond
                                        (0042) export _RTC_bReadSecond
                                        (0043) export  RTC_bReadMinute
                                        (0044) export _RTC_bReadMinute
                                        (0045) export  RTC_bReadHour
                                        (0046) export _RTC_bReadHour
                                        (0047) export  RTC_SetSecond
                                        (0048) export _RTC_SetSecond
                                        (0049) export  RTC_SetMinute
                                        (0050) export _RTC_SetMinute
                                        (0051) export  RTC_SetHour
                                        (0052) export _RTC_SetHour
                                        (0053) 
                                        (0054) 
                                        (0055) ;-----------------------------------------------
                                        (0056) ;  EQUATES
                                        (0057) ;-----------------------------------------------
                                        (0058) 
                                        (0059) ;  Time validation constants
                                        (0060) SEC_MAX_IN_BSD:           equ 60h
                                        (0061) MIN_MAX_IN_BSD:           equ 60h
                                        (0062) HOUR_MAX_IN_BSD:          equ 24h
                                        (0063) 
                                        (0064) ;  Valid parameter range flag constants
                                        (0065) VALID_RANGE_INPUT:        equ 01h
                                        (0066) INVALID_RANGE_INPUT:      equ 00h
                                        (0067) 
                                        (0068) LOW_TETRAD_MASK:          equ 0Fh
                                        (0069) MIN_INVALID_BSD_VALUE:    equ 0Ah
                                        (0070) 
                                        (0071) AREA InterruptRAM (RAM,REL,CON)
                                        (0072) 
                                        (0073) ;-----------------------------------------------
                                        (0074) ;  Constant Definitions
                                        (0075) ;-----------------------------------------------
                                        (0076) 
                                        (0077) 
                                        (0078) ;-----------------------------------------------
                                        (0079) ; Variable Allocation
                                        (0080) ;-----------------------------------------------
                                        (0081) 
                                        (0082) AREA UserModules (ROM, REL)
                                        (0083) 
                                        (0084) .SECTION
                                        (0085) ;-----------------------------------------------------------------------------
                                        (0086) ;  FUNCTION NAME: RTC_EnableInt
                                        (0087) ;
                                        (0088) ;  DESCRIPTION:
                                        (0089) ;     Enables this RTC's interrupt by setting the interrupt enable mask bit
                                        (0090) ;     associated with this User Module. This function has no effect until and
                                        (0091) ;     unless the global interrupts are enabled (for example by using the
                                        (0092) ;     macro M8C_EnableGInt).
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ;
                                        (0095) ;  ARGUMENTS:    None.
                                        (0096) ;  RETURNS:      None.
                                        (0097) ;  SIDE EFFECTS: 
                                        (0098) ;    The A and X registers may be modified by this or future implementations
                                        (0099) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0100) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0101) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0102) ;    functions.
                                        (0103) ;
                                        (0104)  RTC_EnableInt:
                                        (0105) _RTC_EnableInt:
                                        (0106)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0107)    RTC_EnableInt_M
                                        (0108)    RAM_EPILOGUE RAM_USE_CLASS_1
0929: 7F       RET                      (0109)    ret
092A: 71 10    OR    F,0x10             
092C: 41 A7 DF AND   REG[0xA7],0xDF     
092F: 70 EF    AND   F,0xEF             
0931: 41 DE F7 AND   REG[0xDE],0xF7     
                                        (0110) 
                                        (0111) .ENDSECTION
                                        (0112) 
                                        (0113) 
                                        (0114) .SECTION
                                        (0115) ;-----------------------------------------------------------------------------
                                        (0116) ;  FUNCTION NAME: RTC_DisableInt
                                        (0117) ;
                                        (0118) ;  DESCRIPTION:
                                        (0119) ;     Disables this RTC's interrupt by clearing the interrupt enable
                                        (0120) ;     mask bit associated with this User Module.
                                        (0121) ;-----------------------------------------------------------------------------
                                        (0122) ;
                                        (0123) ;  ARGUMENTS:    None
                                        (0124) ;  RETURNS:      None
                                        (0125) ;  SIDE EFFECTS: 
                                        (0126) ;    The A and X registers may be modified by this or future implementations
                                        (0127) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0128) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0129) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0130) ;    functions.
                                        (0131) ;
                                        (0132)  RTC_DisableInt:
                                        (0133) _RTC_DisableInt:
                                        (0134)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0135)    RTC_DisableInt_M
                                        (0136)    RAM_EPILOGUE RAM_USE_CLASS_1
0934: 7F       RET                      (0137)    ret
0935: 62 DD F7 MOV   REG[0xDD],0xF7     
                                        (0138) 
                                        (0139) .ENDSECTION
                                        (0140) 
                                        (0141) .SECTION
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;  FUNCTION NAME: RTC_ClearInt
                                        (0144) ;
                                        (0145) ;  DESCRIPTION:
                                        (0146) ;
                                        (0147) ;     NOTE:  Remember to enable the global interrupt by calling the
                                        (0148) ;           M8C global macro: M8C_EnableGInt
                                        (0149) ;
                                        (0150) ;-----------------------------------------------------------------------------
                                        (0151) ;
                                        (0152) ;  ARGUMENTS:  none
                                        (0153) ;
                                        (0154) ;  RETURNS:  none
                                        (0155) ;
                                        (0156) ;  SIDE EFFECTS:
                                        (0157) ;    The A and X registers may be modified by this or future implementations
                                        (0158) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0159) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0160) ;    responsibility to perserve their values across calls to fastcall16
                                        (0161) ;    functions.
                                        (0162) ;
                                        (0163) ;  THEORY of OPERATION or PROCEDURE:
                                        (0164) ;     Sets the specific user module interrupt enable mask bit.
                                        (0165) ;
                                        (0166)  RTC_ClearInt:
                                        (0167) _RTC_ClearInt:
                                        (0168)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0169)    M8C_ClearIntFlag RTC_CLR_INT_REG, RTC_INT_RTC_MASK
                                        (0170)    RAM_EPILOGUE RAM_USE_CLASS_1
0938: 7F       RET                      (0171)    ret
0939: 71 10    OR    F,0x10             
093B: 43 A7 01 OR    REG[0xA7],0x1      
093E: 70 EF    AND   F,0xEF             
                                        (0172) .ENDSECTION
                                        (0173) 
                                        (0174) .SECTION
                                        (0175) ;-----------------------------------------------------------------------------
                                        (0176) ;  FUNCTION NAME: RTC_Start
                                        (0177) ;
                                        (0178) ;  DESCRIPTION:
                                        (0179) ;     Enable the RTC UM to start the real timer clock. 
                                        (0180) ;     Set the start bit in RTC control register
                                        (0181) ;-----------------------------------------------------------------------------
                                        (0182) ;
                                        (0183) ;  ARGUMENTS:    None
                                        (0184) ;  RETURNS:      None
                                        (0185) ;  SIDE EFFECTS: 
                                        (0186) ;    The A and X registers may be modified by this or future implementations
                                        (0187) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0188) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0189) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0190) ;    functions.
                                        (0191) ;
                                        (0192)  RTC_Start:
                                        (0193) _RTC_Start:
                                        (0194)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0195)    M8C_SetBank1
                                        (0196)    RTC_Start_M
                                        (0197)    M8C_SetBank0
                                        (0198)    RAM_EPILOGUE RAM_USE_CLASS_1
0940: 7F       RET                      (0199)    ret
0941: 71 10    OR    F,0x10             
0943: 41 A7 FE AND   REG[0xA7],0xFE     
0946: 70 EF    AND   F,0xEF             
                                        (0200) 
                                        (0201) .ENDSECTION
                                        (0202) 
                                        (0203) 
                                        (0204) .SECTION
                                        (0205) ;-----------------------------------------------------------------------------
                                        (0206) ;  FUNCTION NAME: RTC_Stop
                                        (0207) ;
                                        (0208) ;  DESCRIPTION:
                                        (0209) ;     Disable the RTC UM to stop the real timer clock 
                                        (0210) ;      by clearing the start bit in the Control
                                        (0211) ;     register.
                                        (0212) ;-----------------------------------------------------------------------------
                                        (0213) ;
                                        (0214) ;  ARGUMENTS:    None
                                        (0215) ;  RETURNS:      None
                                        (0216) ;  SIDE EFFECTS: 
                                        (0217) ;    The A and X registers may be modified by this or future implementations
                                        (0218) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0219) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0220) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0221) ;    functions.
                                        (0222) ;
                                        (0223)  RTC_Stop:
                                        (0224) _RTC_Stop:
                                        (0225)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0226)    M8C_SetBank1
                                        (0227)    RTC_Stop_M
                                        (0228)    M8C_SetBank0
                                        (0229)    RAM_EPILOGUE RAM_USE_CLASS_1
0948: 7F       RET                      (0230)    ret
                                        (0231) 
                                        (0232) .ENDSECTION
                                        (0233) 
                                        (0234) 
                                        (0235) .SECTION
                                        (0236) ;-----------------------------------------------------------------------------
                                        (0237) ;  FUNCTION NAME: RTC_SetIntPeriod
                                        (0238) ;
                                        (0239) ;  DESCRIPTION:
                                        (0240) ;    Configure the interrupt period of RTC module. 
                                        (0241) ;    The period can be 1 second, 1 minute, 1 hour or 1 day.
                                        (0242) ;-----------------------------------------------------------------------------
                                        (0243) ;
                                        (0244) ;  ARGUMENTS: fastcall16 void SetIntPeriod (passed in A)
                                        (0245) ;  RETURNS:   None
                                        (0246) ;  SIDE EFFECTS: 
                                        (0247) ;    The A and X registers may be modified by this or future implementations
                                        (0248) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0249) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0250) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0251) ;    functions.
                                        (0252) ;
                                        (0253)  RTC_SetIntPeriod:
                                        (0254) _RTC_SetIntPeriod:
                                        (0255)    RAM_PROLOGUE RAM_USE_CLASS_2
0949: 21 0C    AND   A,0xC              (0256)    and   A, RTC_INT_SEL_MASK   
094B: 4F       MOV   X,SP               (0257)    mov   X, SP
094C: 08       PUSH  A                  (0258)    push  A                                  ; store value in stack
094D: 71 10    OR    F,0x10             
                                        (0259)    M8C_SetBank1
094F: 5D A7    MOV   A,REG[0xA7]        (0260)    mov   A, reg[RTC_RTCCR_REG]  ; get register value
0951: 21 F3    AND   A,0xF3             (0261)    and   A, ~RTC_INT_SEL_MASK   ; clear INT_SEL bits
0953: 2B 00    OR    A,[X+0]            (0262)    or    A, [X]                              ; set INT_SEL bits
0955: 60 A7    MOV   REG[0xA7],A        (0263)    mov   reg[RTC_RTCCR_REG], A  ; set new register value
0957: 70 EF    AND   F,0xEF             
                                        (0264)    M8C_SetBank0
0959: 18       POP   A                  (0265)    pop   A
095A: 70 3F    AND   F,0x3F             
095C: 71 C0    OR    F,0xC0             
                                        (0266)    RAM_EPILOGUE RAM_USE_CLASS_2
095E: 7F       RET                      (0267)    ret
095F: 71 10    OR    F,0x10             
                                        (0268) 
                                        (0269) .ENDSECTION
                                        (0270) 
                                        (0271) 
                                        (0272) .SECTION
                                        (0273) ;-----------------------------------------------------------------------------
                                        (0274) ;  FUNCTION NAME: RTC_bReadSecond
                                        (0275) ;
                                        (0276) ;  DESCRIPTION:
                                        (0277) ;     This function will access the data in seconds register at address 1A6h.
                                        (0278) ;
                                        (0279) ;-----------------------------------------------------------------------------
                                        (0280) ;
                                        (0281) ;  ARGUMENTS:   None
                                        (0282) ;  RETURNS:     fastcall16 BYTE bReadSecond (void)
                                        (0283) ;  SIDE EFFECTS: 
                                        (0284) ;    The A and X registers may be modified by this or future implementations
                                        (0285) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0286) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0287) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0288) ;    functions.
                                        (0289) ;
                                        (0290)  RTC_bReadSecond:
                                        (0291) _RTC_bReadSecond:
                                        (0292)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0293)    M8C_SetBank1
0961: 5D A6    MOV   A,REG[0xA6]        (0294)    mov   A, reg[RTC_RTCS_REG] ; Read second value in BCD format
0963: 70 EF    AND   F,0xEF             
                                        (0295)    M8C_SetBank0
                                        (0296)    RAM_EPILOGUE RAM_USE_CLASS_1
0965: 7F       RET                      (0297)    ret
0966: 71 10    OR    F,0x10             
                                        (0298) 
                                        (0299) .ENDSECTION
                                        (0300) 
                                        (0301) .SECTION
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;  FUNCTION NAME: RTC_bReadMinute
                                        (0304) ;
                                        (0305) ;  DESCRIPTION:
                                        (0306) ;     This function will access the data in minutes register at address 1A5h.
                                        (0307) ;
                                        (0308) ;-----------------------------------------------------------------------------
                                        (0309) ;
                                        (0310) ;  ARGUMENTS:   None
                                        (0311) ;  RETURNS:     fastcall16 BYTE bReadMinute (void)
                                        (0312) ;  SIDE EFFECTS: 
                                        (0313) ;    The A and X registers may be modified by this or future implementations
                                        (0314) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0315) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0316) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0317) ;    functions.
                                        (0318) ;
                                        (0319)  RTC_bReadMinute:
                                        (0320) _RTC_bReadMinute:
                                        (0321)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0322)    M8C_SetBank1
0968: 5D A5    MOV   A,REG[0xA5]        (0323)    mov   A, reg[RTC_RTCM_REG]   ; Read minute value in BCD format
096A: 70 EF    AND   F,0xEF             
                                        (0324)    M8C_SetBank0
                                        (0325)    RAM_EPILOGUE RAM_USE_CLASS_1
096C: 7F       RET                      (0326)    ret
096D: 71 10    OR    F,0x10             
                                        (0327) 
                                        (0328) .ENDSECTION
                                        (0329) 
                                        (0330) .SECTION
                                        (0331) ;-----------------------------------------------------------------------------
                                        (0332) ;  FUNCTION NAME: RTC_bReadHour
                                        (0333) ;
                                        (0334) ;  DESCRIPTION:
                                        (0335) ;     This function will access the data in hours register at address 1A4h.
                                        (0336) ;
                                        (0337) ;-----------------------------------------------------------------------------
                                        (0338) ;
                                        (0339) ;  ARGUMENTS:   None
                                        (0340) ;  RETURNS:     fastcall16 BYTE bReadHour(void)
                                        (0341) ;  SIDE EFFECTS: 
                                        (0342) ;    The A and X registers may be modified by this or future implementations
                                        (0343) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0344) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0345) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0346) ;    functions.
                                        (0347) ;
                                        (0348)  RTC_bReadHour:
                                        (0349) _RTC_bReadHour:
                                        (0350)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0351)    M8C_SetBank1
096F: 5D A4    MOV   A,REG[0xA4]        (0352)    mov  A,reg[RTC_RTCH_REG]  ; Read hour value in BCD format
0971: 70 EF    AND   F,0xEF             
                                        (0353)    M8C_SetBank0
                                        (0354)    RAM_EPILOGUE RAM_USE_CLASS_1
0973: 7F       RET                      (0355)    ret
                                        (0356) 
                                        (0357) .ENDSECTION
                                        (0358) 
                                        (0359) .SECTION
                                        (0360) ;-----------------------------------------------------------------------------
                                        (0361) ;  FUNCTION NAME: RTC_SetSecond
                                        (0362) ;
                                        (0363) ;  DESCRIPTION:
                                        (0364) ;    This function will set the second valuein seconds register at address 1A6h.
                                        (0365) ;    The legal range for writing the second value is 0 to 59. This data must be in BCD format.
                                        (0366) ;
                                        (0367) ;-----------------------------------------------------------------------------
                                        (0368) ;
                                        (0369) ;  ARGUMENTS:    fastcall16 void SetSecond(passed in A)
                                        (0370) ;  RETURNS:    None
                                        (0371) ;  SIDE EFFECTS: 
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;
                                        (0378)  RTC_SetSecond:
                                        (0379) _RTC_SetSecond:
                                        (0380)    RAM_PROLOGUE RAM_USE_CLASS_1
0974: 39 60    CMP   A,0x60             (0381)    cmp   A, SEC_MAX_IN_BSD                   ; the sec value (in BCD) validation
0976: D0 12    JNC   0x0989             (0382)    jnc   .SetSec_skip                        ; skip sec Reg Update if BCD sec is invalid (>0x59)
0978: 08       PUSH  A                  (0383)    push  A
0979: 21 0F    AND   A,0xF              (0384)    and   A, LOW_TETRAD_MASK
097B: 39 0A    CMP   A,0xA              (0385)    cmp   A, MIN_INVALID_BSD_VALUE
097D: 18       POP   A                  (0386)    pop   A
097E: D0 0A    JNC   0x0989             (0387)    jnc   .SetSec_skip                        ; skip sec Reg Update if sec is not BCD 
0980: 71 10    OR    F,0x10             
                                        (0388)    M8C_SetBank1
0982: 60 A6    MOV   REG[0xA6],A        (0389)    mov   reg[RTC_RTCS_REG], A   ; Set new second value (in BCD)
0984: 70 EF    AND   F,0xEF             
                                        (0390)    M8C_SetBank0
0986: 50 01    MOV   A,0x1              (0391)    mov   A, VALID_RANGE_INPUT                ; Set Flag to Valid
                                        (0392)    RAM_EPILOGUE RAM_USE_CLASS_1   
0988: 7F       RET                      (0393)    ret
                                        (0394) .SetSec_skip:
0989: 50 00    MOV   A,0x0              (0395)    mov   A, INVALID_RANGE_INPUT              ; Set Flag to Invalid
                                        (0396)    RAM_EPILOGUE RAM_USE_CLASS_1
098B: 7F       RET                      (0397)    ret
                                        (0398) .ENDSECTION
                                        (0399) 
                                        (0400) .SECTION
                                        (0401) ;-----------------------------------------------------------------------------
                                        (0402) ;  FUNCTION NAME: RTC_SetMinute
                                        (0403) ;
                                        (0404) ;  DESCRIPTION:
                                        (0405) ;    This function will set the minute value in minute register at address 1A5h.
                                        (0406) ;    The legal range for writing the minute value is 0 to 59. This data must be in BCD format.
                                        (0407) ;
                                        (0408) ;-----------------------------------------------------------------------------
                                        (0409) ;
                                        (0410) ;  ARGUMENTS:    fastcall16 void SetMinute(passed in A)
                                        (0411) ;  RETURNS:    None
                                        (0412) ;  SIDE EFFECTS: 
                                        (0413) ;    The A and X registers may be modified by this or future implementations
                                        (0414) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0415) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0416) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0417) ;    functions.
                                        (0418) ;
                                        (0419)  RTC_SetMinute:
                                        (0420) _RTC_SetMinute:
                                        (0421)    RAM_PROLOGUE RAM_USE_CLASS_1
098C: 39 60    CMP   A,0x60             (0422)    cmp   A, MIN_MAX_IN_BSD                   ; the minute value (in BCD) validation
098E: D0 12    JNC   0x09A1             (0423)    jnc   .SetMin_skip                        ; skip minute Reg Update if BCD minute is invalid (>0x59)
0990: 08       PUSH  A                  (0424)    push  A
0991: 21 0F    AND   A,0xF              (0425)    and   A, LOW_TETRAD_MASK
0993: 39 0A    CMP   A,0xA              (0426)    cmp   A, MIN_INVALID_BSD_VALUE
0995: 18       POP   A                  (0427)    pop   A
0996: D0 0A    JNC   0x09A1             (0428)    jnc   .SetMin_skip                        ; skip sec Reg Update if minute is not BCD 
0998: 71 10    OR    F,0x10             
                                        (0429)    M8C_SetBank1
099A: 60 A5    MOV   REG[0xA5],A        (0430)    mov   reg[RTC_RTCM_REG], A   ; Set new minute value (in BCD)
099C: 70 EF    AND   F,0xEF             
                                        (0431)    M8C_SetBank0
099E: 50 01    MOV   A,0x1              (0432)    mov   A, VALID_RANGE_INPUT                ; Set Flag to Valid
                                        (0433)    RAM_EPILOGUE RAM_USE_CLASS_1   
09A0: 7F       RET                      (0434)    ret
                                        (0435) .SetMin_skip:
09A1: 50 00    MOV   A,0x0              (0436)    mov   A, INVALID_RANGE_INPUT              ; Set Flag to Invalid
                                        (0437)    RAM_EPILOGUE RAM_USE_CLASS_1
09A3: 7F       RET                      (0438)    ret
                                        (0439) 
                                        (0440) .ENDSECTION
                                        (0441) 
                                        (0442) .SECTION
                                        (0443) ;-----------------------------------------------------------------------------
                                        (0444) ;  FUNCTION NAME: RTC_SetHour
                                        (0445) ;
                                        (0446) ;  DESCRIPTION:
                                        (0447) ;    This function will set the hour value in hour register at address 1A4h.
                                        (0448) ;    The legal range for writing the hour value is 0 to 23. This data must be in BCD format.
                                        (0449) ;
                                        (0450) ;-----------------------------------------------------------------------------
                                        (0451) ;
                                        (0452) ;  ARGUMENTS:    fastcall16 void SetHour(passed in A)
                                        (0453) ;  RETURNS:    None
                                        (0454) ;  SIDE EFFECTS: 
                                        (0455) ;    The A and X registers may be modified by this or future implementations
                                        (0456) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0457) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0458) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0459) ;    functions.
                                        (0460) ;
                                        (0461)  RTC_SetHour:
                                        (0462) _RTC_SetHour:
                                        (0463)    RAM_PROLOGUE RAM_USE_CLASS_1
09A4: 39 24    CMP   A,0x24             (0464)    cmp   A, HOUR_MAX_IN_BSD                  ; the hour value (in BCD) validation
09A6: D0 12    JNC   0x09B9             (0465)    jnc   .SetHour_skip                       ; skip hour Reg Update if BCD hour is invalid (>0x59)
09A8: 08       PUSH  A                  (0466)    push  A
09A9: 21 0F    AND   A,0xF              (0467)    and   A, LOW_TETRAD_MASK
09AB: 39 0A    CMP   A,0xA              (0468)    cmp   A, MIN_INVALID_BSD_VALUE
09AD: 18       POP   A                  (0469)    pop   A
09AE: D0 0A    JNC   0x09B9             (0470)    jnc   .SetHour_skip                        ; skip sec Reg Update if hour is not BCD 
09B0: 71 10    OR    F,0x10             
                                        (0471)    M8C_SetBank1
09B2: 60 A4    MOV   REG[0xA4],A        (0472)    mov   reg[RTC_RTCH_REG], A   ; Set new hour value (in BCD)
09B4: 70 EF    AND   F,0xEF             
                                        (0473)    M8C_SetBank0
09B6: 50 01    MOV   A,0x1              (0474)    mov   A, VALID_RANGE_INPUT                ; Set Flag to Valid
                                        (0475)    RAM_EPILOGUE RAM_USE_CLASS_1   
09B8: 7F       RET                      (0476)    ret
                                        (0477) .SetHour_skip:
09B9: 50 00    MOV   A,0x0              (0478)    mov   A, INVALID_RANGE_INPUT              ; Set Flag to Invalid
                                        (0479)    RAM_EPILOGUE RAM_USE_CLASS_1
09BB: 7F       RET                      (0480)    ret
                                        (0481) 
                                        (0482) .ENDSECTION
                                        (0483) ; End of File RTC.asm
FILE: lib\pwm16_ch1int.asm              (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_CH1INT.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM16_CH1.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM16_CH1_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM16_CH1_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM16_CH1_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
09BC: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM16_CH1INT.asm
FILE: lib\pwm16_ch1.asm                 (0001) ;;*****************************************************************************
09BD: 43 E1 08 OR    REG[0xE1],0x8      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_CH1.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_CH1.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_CH1_EnableInt
                                        (0030) export _PWM16_CH1_EnableInt
                                        (0031) export  PWM16_CH1_DisableInt
                                        (0032) export _PWM16_CH1_DisableInt
                                        (0033) export  PWM16_CH1_Start
                                        (0034) export _PWM16_CH1_Start
                                        (0035) export  PWM16_CH1_Stop
                                        (0036) export _PWM16_CH1_Stop
                                        (0037) export  PWM16_CH1_WritePeriod
                                        (0038) export _PWM16_CH1_WritePeriod
                                        (0039) export  PWM16_CH1_WritePulseWidth
                                        (0040) export _PWM16_CH1_WritePulseWidth
                                        (0041) export  PWM16_CH1_wReadPulseWidth
                                        (0042) export _PWM16_CH1_wReadPulseWidth
                                        (0043) export  PWM16_CH1_wReadCounter
                                        (0044) export _PWM16_CH1_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_CH1_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_CH1_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_CH1_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_CH1_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA fitolamp_slave_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_CH1_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_CH1_EnableInt:
                                        (0091) _PWM16_CH1_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_CH1_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
09C0: 7F       RET                      (0095)    ret
09C1: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_CH1_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_CH1_DisableInt:
                                        (0119) _PWM16_CH1_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_CH1_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
09C4: 7F       RET                      (0123)    ret
09C5: 43 2B 01 OR    REG[0x2B],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_CH1_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_CH1_Start:
                                        (0148) _PWM16_CH1_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_CH1_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
09C8: 7F       RET                      (0152)    ret
09C9: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_CH1_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_CH1_Stop:
                                        (0176) _PWM16_CH1_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_CH1_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
09CC: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_CH1_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_CH1_WritePeriod:
                                        (0206) _PWM16_CH1_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
09CD: 60 29    MOV   REG[0x29],A        (0208)    mov   reg[PWM16_CH1_PERIOD_LSB_REG], A
09CF: 5B       MOV   A,X                (0209)    mov   A, X
09D0: 60 2D    MOV   REG[0x2D],A        (0210)    mov   reg[PWM16_CH1_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
09D2: 7F       RET                      (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_CH1_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_CH1_WritePulseWidth:
                                        (0235) _PWM16_CH1_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
09D3: 60 2A    MOV   REG[0x2A],A        (0237)    mov   reg[PWM16_CH1_COMPARE_LSB_REG], A
09D5: 5B       MOV   A,X                (0238)    mov   A, X
09D6: 60 2E    MOV   REG[0x2E],A        (0239)    mov   reg[PWM16_CH1_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
09D8: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_CH1_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_CH1_wReadPulseWidth:
                                        (0264) _PWM16_CH1_wReadPulseWidth:
                                        (0265)  wPWM16_CH1_ReadPulseWidth:                      ; this name deprecated
                                        (0266) _wPWM16_CH1_ReadPulseWidth:                      ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
09D9: 5D 2E    MOV   A,REG[0x2E]        (0268)    mov   A, reg[PWM16_CH1_COMPARE_MSB_REG]
09DB: 5C       MOV   X,A                (0269)    mov   X, A
09DC: 5D 2A    MOV   A,REG[0x2A]        (0270)    mov   A, reg[PWM16_CH1_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
09DE: 7F       RET                      (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_CH1_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_CH1_wReadCounter:
                                        (0299) _PWM16_CH1_wReadCounter:
                                        (0300)  wPWM16_CH1_ReadCounter:                         ; this name deprecated
                                        (0301) _wPWM16_CH1_ReadCounter:                         ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
09DF: 4F       MOV   X,SP               (0309)    mov   X, SP                                      ; X <-  stack frame pointer
09E0: 5D 2E    MOV   A,REG[0x2E]        (0310)    mov   A, reg[PWM16_CH1_COMPARE_MSB_REG]       ; Save the Compare register on the stack
09E2: 08       PUSH  A                  (0311)    push  A                                          ;
09E3: 5D 2A    MOV   A,REG[0x2A]        (0312)    mov   A, reg[PWM16_CH1_COMPARE_LSB_REG]       ;
09E5: 08       PUSH  A                  (0313)    push  A                                          ;  -stack frame now 2 bytes-
09E6: 41 2B FE AND   REG[0x2B],0xFE     
09E9: 71 10    OR    F,0x10             
                                        (0314)    PWM16_CH1_Stop_M                              ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
09EB: 5D 29    MOV   A,REG[0x29]        (0316)    mov   A, reg[PWM16_CH1_INPUT_LSB_REG]         ; save the LSB clock input setting
09ED: 08       PUSH  A                  (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
09EE: 62 29 00 MOV   REG[0x29],0x0      (0319)    mov   reg[PWM16_CH1_INPUT_LSB_REG], INPUT_REG_NULL
09F1: 70 EF    AND   F,0xEF             
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
09F3: 5D 2C    MOV   A,REG[0x2C]        (0321)    mov   A, reg[PWM16_CH1_COUNTER_MSB_REG]       ; DR2 <- DR0 (in the MSB block)
09F5: 5D 2E    MOV   A,REG[0x2E]        (0322)    mov   A, reg[PWM16_CH1_COMPARE_MSB_REG]       ; Stash the Count MSB on the stack
09F7: 08       PUSH  A                  (0323)    push  A                                          ;  -stack frame is now 4 bytes
09F8: 5D 28    MOV   A,REG[0x28]        (0324)    mov   A, reg[PWM16_CH1_COUNTER_LSB_REG]       ; DR2 <- DR0 (in the LSB block)
09FA: 5D 2A    MOV   A,REG[0x2A]        (0325)    mov   A, reg[PWM16_CH1_COMPARE_LSB_REG]       ; Stash the Count LSB on the stack
09FC: 08       PUSH  A                  (0326)    push  A                                          ;   -stack frame is now 5 bytes-
09FD: 52 00    MOV   A,[X+0]            (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
09FF: 60 2E    MOV   REG[0x2E],A        (0328)    mov   reg[PWM16_CH1_COMPARE_MSB_REG], A       ;
0A01: 52 01    MOV   A,[X+1]            (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0A03: 60 2A    MOV   REG[0x2A],A        (0330)    mov   reg[PWM16_CH1_COMPARE_LSB_REG], A       ;
0A05: 71 10    OR    F,0x10             
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
0A07: 52 02    MOV   A,[X+2]            (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
0A09: 60 29    MOV   REG[0x29],A        (0333)    mov   reg[PWM16_CH1_INPUT_LSB_REG], A         ;    and restore it
0A0B: 70 EF    AND   F,0xEF             
0A0D: 43 2B 01 OR    REG[0x2B],0x1      
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_CH1_Start_M                             ; Now re-enable the PWM function
0A10: 18       POP   A                  (0336)    pop   A                                          ; Setup the return value
0A11: 20       POP   X                  (0337)    pop   X                                          ;
0A12: 38 FD    ADD   SP,0xFD            (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
0A14: 70 3F    AND   F,0x3F             
0A16: 71 C0    OR    F,0xC0             
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
0A18: 7F       RET                      (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_CH1.asm
FILE: lib\pwm16_ch0int.asm              (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_CH0INT.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM16_CH0.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM16_CH0_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM16_CH0_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM16_CH0_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0A19: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM16_CH0INT.asm
FILE: lib\pwm16_ch0.asm                 (0001) ;;*****************************************************************************
0A1A: 43 E1 02 OR    REG[0xE1],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_CH0.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_CH0.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_CH0_EnableInt
                                        (0030) export _PWM16_CH0_EnableInt
                                        (0031) export  PWM16_CH0_DisableInt
                                        (0032) export _PWM16_CH0_DisableInt
                                        (0033) export  PWM16_CH0_Start
                                        (0034) export _PWM16_CH0_Start
                                        (0035) export  PWM16_CH0_Stop
                                        (0036) export _PWM16_CH0_Stop
                                        (0037) export  PWM16_CH0_WritePeriod
                                        (0038) export _PWM16_CH0_WritePeriod
                                        (0039) export  PWM16_CH0_WritePulseWidth
                                        (0040) export _PWM16_CH0_WritePulseWidth
                                        (0041) export  PWM16_CH0_wReadPulseWidth
                                        (0042) export _PWM16_CH0_wReadPulseWidth
                                        (0043) export  PWM16_CH0_wReadCounter
                                        (0044) export _PWM16_CH0_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_CH0_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_CH0_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_CH0_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_CH0_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA fitolamp_slave_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_CH0_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_CH0_EnableInt:
                                        (0091) _PWM16_CH0_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_CH0_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
0A1D: 7F       RET                      (0095)    ret
0A1E: 41 E1 FD AND   REG[0xE1],0xFD     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_CH0_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_CH0_DisableInt:
                                        (0119) _PWM16_CH0_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_CH0_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
0A21: 7F       RET                      (0123)    ret
0A22: 43 23 01 OR    REG[0x23],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_CH0_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_CH0_Start:
                                        (0148) _PWM16_CH0_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_CH0_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0A25: 7F       RET                      (0152)    ret
0A26: 41 23 FE AND   REG[0x23],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_CH0_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_CH0_Stop:
                                        (0176) _PWM16_CH0_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_CH0_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
0A29: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_CH0_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_CH0_WritePeriod:
                                        (0206) _PWM16_CH0_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
0A2A: 60 21    MOV   REG[0x21],A        (0208)    mov   reg[PWM16_CH0_PERIOD_LSB_REG], A
0A2C: 5B       MOV   A,X                (0209)    mov   A, X
0A2D: 60 25    MOV   REG[0x25],A        (0210)    mov   reg[PWM16_CH0_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
0A2F: 7F       RET                      (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_CH0_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_CH0_WritePulseWidth:
                                        (0235) _PWM16_CH0_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
0A30: 60 22    MOV   REG[0x22],A        (0237)    mov   reg[PWM16_CH0_COMPARE_LSB_REG], A
0A32: 5B       MOV   A,X                (0238)    mov   A, X
0A33: 60 26    MOV   REG[0x26],A        (0239)    mov   reg[PWM16_CH0_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0A35: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_CH0_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_CH0_wReadPulseWidth:
                                        (0264) _PWM16_CH0_wReadPulseWidth:
                                        (0265)  wPWM16_CH0_ReadPulseWidth:                      ; this name deprecated
                                        (0266) _wPWM16_CH0_ReadPulseWidth:                      ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
0A36: 5D 26    MOV   A,REG[0x26]        (0268)    mov   A, reg[PWM16_CH0_COMPARE_MSB_REG]
0A38: 5C       MOV   X,A                (0269)    mov   X, A
0A39: 5D 22    MOV   A,REG[0x22]        (0270)    mov   A, reg[PWM16_CH0_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
0A3B: 7F       RET                      (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_CH0_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_CH0_wReadCounter:
                                        (0299) _PWM16_CH0_wReadCounter:
                                        (0300)  wPWM16_CH0_ReadCounter:                         ; this name deprecated
                                        (0301) _wPWM16_CH0_ReadCounter:                         ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
0A3C: 4F       MOV   X,SP               (0309)    mov   X, SP                                      ; X <-  stack frame pointer
0A3D: 5D 26    MOV   A,REG[0x26]        (0310)    mov   A, reg[PWM16_CH0_COMPARE_MSB_REG]       ; Save the Compare register on the stack
0A3F: 08       PUSH  A                  (0311)    push  A                                          ;
0A40: 5D 22    MOV   A,REG[0x22]        (0312)    mov   A, reg[PWM16_CH0_COMPARE_LSB_REG]       ;
0A42: 08       PUSH  A                  (0313)    push  A                                          ;  -stack frame now 2 bytes-
0A43: 41 23 FE AND   REG[0x23],0xFE     
0A46: 71 10    OR    F,0x10             
                                        (0314)    PWM16_CH0_Stop_M                              ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
0A48: 5D 21    MOV   A,REG[0x21]        (0316)    mov   A, reg[PWM16_CH0_INPUT_LSB_REG]         ; save the LSB clock input setting
0A4A: 08       PUSH  A                  (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
0A4B: 62 21 00 MOV   REG[0x21],0x0      (0319)    mov   reg[PWM16_CH0_INPUT_LSB_REG], INPUT_REG_NULL
0A4E: 70 EF    AND   F,0xEF             
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0A50: 5D 24    MOV   A,REG[0x24]        (0321)    mov   A, reg[PWM16_CH0_COUNTER_MSB_REG]       ; DR2 <- DR0 (in the MSB block)
0A52: 5D 26    MOV   A,REG[0x26]        (0322)    mov   A, reg[PWM16_CH0_COMPARE_MSB_REG]       ; Stash the Count MSB on the stack
0A54: 08       PUSH  A                  (0323)    push  A                                          ;  -stack frame is now 4 bytes
0A55: 5D 20    MOV   A,REG[0x20]        (0324)    mov   A, reg[PWM16_CH0_COUNTER_LSB_REG]       ; DR2 <- DR0 (in the LSB block)
0A57: 5D 22    MOV   A,REG[0x22]        (0325)    mov   A, reg[PWM16_CH0_COMPARE_LSB_REG]       ; Stash the Count LSB on the stack
0A59: 08       PUSH  A                  (0326)    push  A                                          ;   -stack frame is now 5 bytes-
0A5A: 52 00    MOV   A,[X+0]            (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
0A5C: 60 26    MOV   REG[0x26],A        (0328)    mov   reg[PWM16_CH0_COMPARE_MSB_REG], A       ;
0A5E: 52 01    MOV   A,[X+1]            (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0A60: 60 22    MOV   REG[0x22],A        (0330)    mov   reg[PWM16_CH0_COMPARE_LSB_REG], A       ;
0A62: 71 10    OR    F,0x10             
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
0A64: 52 02    MOV   A,[X+2]            (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
0A66: 60 21    MOV   REG[0x21],A        (0333)    mov   reg[PWM16_CH0_INPUT_LSB_REG], A         ;    and restore it
0A68: 70 EF    AND   F,0xEF             
0A6A: 43 23 01 OR    REG[0x23],0x1      
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_CH0_Start_M                             ; Now re-enable the PWM function
0A6D: 18       POP   A                  (0336)    pop   A                                          ; Setup the return value
0A6E: 20       POP   X                  (0337)    pop   X                                          ;
0A6F: 38 FD    ADD   SP,0xFD            (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
0A71: 70 3F    AND   F,0x3F             
0A73: 71 C0    OR    F,0xC0             
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
0A75: 7F       RET                      (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_CH0.asm
FILE: lib\led_blue.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LED_Blue.asm
                                        (0004) ;;  Version: 2.00, Updated on 2015/3/4 at 22:26:37
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LED user module.
                                        (0008) ;;
                                        (0009) ;;
                                        (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0012) ;;        This means it is the caller's responsibility to preserve any values
                                        (0013) ;;        in the X and A registers that are still needed after the API functions
                                        (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0018) ;;-----------------------------------------------------------------------------
                                        (0019) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0020) ;;*****************************************************************************
                                        (0021) ;;*****************************************************************************
                                        (0022) 
                                        (0023) include "LED_Blue.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) export _LED_Blue_Start
                                        (0027) export  LED_Blue_Start
                                        (0028) 
                                        (0029) export _LED_Blue_Stop
                                        (0030) export  LED_Blue_Stop
                                        (0031) 
                                        (0032) export _LED_Blue_On
                                        (0033) export  LED_Blue_On
                                        (0034) 
                                        (0035) export _LED_Blue_Off
                                        (0036) export  LED_Blue_Off
                                        (0037) 
                                        (0038) export _LED_Blue_Switch
                                        (0039) export  LED_Blue_Switch
                                        (0040) 
                                        (0041) export _LED_Blue_Invert
                                        (0042) export  LED_Blue_Invert
                                        (0043) 
                                        (0044) export _LED_Blue_GetState
                                        (0045) export  LED_Blue_GetState
                                        (0046) 
                                        (0047) 
                                        (0048) AREA UserModules (ROM, REL)
                                        (0049) 
                                        (0050) 
                                        (0051) .SECTION
                                        (0052) ;-----------------------------------------------------------------------------
                                        (0053) ;  FUNCTION NAME: LED_Blue_Start(void)
                                        (0054) ;  FUNCTION NAME: LED_Blue_Stop(void)
                                        (0055) ;
                                        (0056) ;  FUNCTION NAME: LED_Blue_Switch(void)
                                        (0057) ;
                                        (0058) ;  DESCRIPTION: ( Switch )
                                        (0059) ;     Turn LED on or off     
                                        (0060) ;
                                        (0061) ;  DESCRIPTION: ( Start, Stop )
                                        (0062) ;     Turn LED off                       
                                        (0063) ;
                                        (0064) ;-----------------------------------------------------------------------------
                                        (0065) ;
                                        (0066) ;  ARGUMENTS:  ( Switch )
                                        (0067) ;     A => If 0, turn off LED, if > 0 turn on LED
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  ( Start, Stop )
                                        (0070) ;      None
                                        (0071) ;
                                        (0072) ;  RETURNS:  none
                                        (0073) ;
                                        (0074) ;  SIDE EFFECTS:
                                        (0075) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0076) ;
                                        (0077) ;-----------------------------------------------------------------------------
                                        (0078) _LED_Blue_On:
                                        (0079)  LED_Blue_On:
0A76: 50 01    MOV   A,0x1              (0080)    mov  A,0x01
0A78: 80 03    JMP   _LED_Blue_Switch   (0081)    jmp  LED_Blue_Switch 
                                        (0082) 
                                        (0083) _LED_Blue_Start:
                                        (0084)  LED_Blue_Start:
                                        (0085) _LED_Blue_Stop:
                                        (0086)  LED_Blue_Stop:
                                        (0087) _LED_Blue_Off:
                                        (0088)  LED_Blue_Off:
0A7A: 50 00    MOV   A,0x0              (0089)    mov  A,0x00
0A7C: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0090) 
                                        (0091) _LED_Blue_Switch:
                                        (0092)  LED_Blue_Switch:
                                        (0093)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0094)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0095)    RAM_SETPAGE_CUR >Port_1_Data_SHADE
                                        (0096) 
0A7F: 29 00    OR    A,0x0              (0097)    or   A,0x00                                   ; Check mode
0A81: A0 06    JZ    0x0A88             (0098)    jz   .Turn_Off_LED
                                        (0099) 
                                        (0100) .Turn_On_LED:
                                        (0101) IF(0)                                            ; Active High Digit Drive
                                        (0102)    or   [Port_1_Data_SHADE],LED_Blue_PinMask
                                        (0103) ELSE                                             ; Active Low Digit Drive
0A83: 26 04 EF AND   [0x4],0xEF         (0104)    and  [Port_1_Data_SHADE],~LED_Blue_PinMask
                                        (0105) ENDIF
0A86: 80 04    JMP   0x0A8B             (0106)    jmp  .Switch_LED
                                        (0107) 
                                        (0108) .Turn_Off_LED:
                                        (0109) IF(0)                      ; Active High Digit Drive
                                        (0110)    and  [Port_1_Data_SHADE],~LED_Blue_PinMask
                                        (0111) ELSE                              ; Active Low Digit Drive
0A88: 2E 04 10 OR    [0x4],0x10         (0112)    or   [Port_1_Data_SHADE],LED_Blue_PinMask
                                        (0113) ENDIF
                                        (0114) 
                                        (0115) .Switch_LED:
0A8B: 51 04    MOV   A,[0x4]            (0116)    mov  A,[Port_1_Data_SHADE]
0A8D: 60 04    MOV   REG[0x4],A         (0117)    mov  reg[LED_Blue_PortDR],A
0A8F: 70 3F    AND   F,0x3F             
0A91: 71 C0    OR    F,0xC0             
                                        (0118) 
                                        (0119)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0120)    RAM_EPILOGUE RAM_USE_CLASS_4
0A93: 7F       RET                      (0121)    ret
0A94: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0122) .ENDSECTION
                                        (0123) 
                                        (0124) 
                                        (0125) 
                                        (0126) .SECTION
                                        (0127) ;-----------------------------------------------------------------------------
                                        (0128) ;  FUNCTION NAME: LED_Blue_Invert(void)
                                        (0129) ;
                                        (0130) ;  DESCRIPTION:
                                        (0131) ;     Invert state of LED                               
                                        (0132) ;
                                        (0133) ;-----------------------------------------------------------------------------
                                        (0134) ;
                                        (0135) ;  ARGUMENTS: none
                                        (0136) ;
                                        (0137) ;  RETURNS:  none
                                        (0138) ;
                                        (0139) ;  SIDE EFFECTS:
                                        (0140) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0141) ;
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) _LED_Blue_Invert:
                                        (0144)  LED_Blue_Invert:
                                        (0145)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0146)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0147)    RAM_SETPAGE_CUR >Port_1_Data_SHADE
                                        (0148) 
0A97: 36 04 10 XOR   [0x4],0x10         (0149)    xor  [Port_1_Data_SHADE],LED_Blue_PinMask
0A9A: 51 04    MOV   A,[0x4]            (0150)    mov  A,[Port_1_Data_SHADE]
0A9C: 60 04    MOV   REG[0x4],A         (0151)    mov  reg[LED_Blue_PortDR],A
0A9E: 70 3F    AND   F,0x3F             
0AA0: 71 C0    OR    F,0xC0             
                                        (0152) 
                                        (0153)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0154)    RAM_EPILOGUE RAM_USE_CLASS_4
0AA2: 7F       RET                      (0155)    ret
0AA3: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0156) .ENDSECTION
                                        (0157) 
                                        (0158) .SECTION
                                        (0159) ;-----------------------------------------------------------------------------
                                        (0160) ;  FUNCTION NAME: LED_Blue_GetState(void)
                                        (0161) ;
                                        (0162) ;  DESCRIPTION:
                                        (0163) ;     Get state of LED
                                        (0164) ;
                                        (0165) ;-----------------------------------------------------------------------------
                                        (0166) ;
                                        (0167) ;  ARGUMENTS: none
                                        (0168) ;
                                        (0169) ;  RETURNS:  
                                        (0170) ;    State of LED   1 = ON,  0 = OFF
                                        (0171) ;
                                        (0172) ;  SIDE EFFECTS:
                                        (0173) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0174) ;
                                        (0175) ;-----------------------------------------------------------------------------
                                        (0176) _LED_Blue_GetState:
                                        (0177)  LED_Blue_GetState:
                                        (0178)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0179)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0180)    RAM_SETPAGE_CUR >Port_1_Data_SHADE
                                        (0181) 
0AA6: 51 04    MOV   A,[0x4]            (0182)    mov   A,[Port_1_Data_SHADE]         ; Get shade value
                                        (0183) IF(0)                                  ; Active High Digit Drive
                                        (0184)    // Nothing for now
                                        (0185) ELSE                                   ; Active Low Digit Drive
0AA8: 73       CPL   A                  (0186)    cpl   A                             ; Invert bit if Active low
                                        (0187) ENDIF
0AA9: 21 10    AND   A,0x10             (0188)    and   A,LED_Blue_PinMask            ; Mask off the trash
0AAB: A0 03    JZ    0x0AAF             (0189)    jz    .End_LED_GS                   ; If zero, we're done
0AAD: 50 01    MOV   A,0x1              (0190)    mov   A,0x01                        ; Return a 1 no mater what the mask is.
0AAF: 70 3F    AND   F,0x3F             
0AB1: 71 C0    OR    F,0xC0             
                                        (0191) 
                                        (0192) .End_LED_GS:
                                        (0193)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0194)    RAM_EPILOGUE RAM_USE_CLASS_4
0AB3: 7F       RET                      (0195)    ret
FILE: lib\counter8_rf_clkint.asm        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Counter8_RF_clkINT.asm
                                        (0004) ;;   Version: 2.60, Updated on 2015/3/4 at 22:23:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Counter8 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "Counter8_RF_clk.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _Counter8_RF_clk_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Counter8_RF_clk_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Counter8_RF_clk_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0AB4: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file Counter8_RF_clkINT.asm
FILE: lib\counter8_rf_clk.asm           (0001) ;;*****************************************************************************
0AB5: 43 DF 01 OR    REG[0xDF],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Counter8_RF_clk.asm
                                        (0004) ;;   Version: 2.60, Updated on 2015/3/4 at 22:23:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Counter8 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Counter8_RF_clk.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Counter8_RF_clk_EnableInt
                                        (0030) export _Counter8_RF_clk_EnableInt
                                        (0031) export  Counter8_RF_clk_DisableInt
                                        (0032) export _Counter8_RF_clk_DisableInt
                                        (0033) export  Counter8_RF_clk_Start
                                        (0034) export _Counter8_RF_clk_Start
                                        (0035) export  Counter8_RF_clk_Stop
                                        (0036) export _Counter8_RF_clk_Stop
                                        (0037) export  Counter8_RF_clk_WritePeriod
                                        (0038) export _Counter8_RF_clk_WritePeriod
                                        (0039) export  Counter8_RF_clk_WriteCompareValue
                                        (0040) export _Counter8_RF_clk_WriteCompareValue
                                        (0041) export  Counter8_RF_clk_bReadCompareValue
                                        (0042) export _Counter8_RF_clk_bReadCompareValue
                                        (0043) export  Counter8_RF_clk_bReadCounter
                                        (0044) export _Counter8_RF_clk_bReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  bCounter8_RF_clk_ReadCompareValue  ; deprecated
                                        (0049) export _bCounter8_RF_clk_ReadCompareValue  ; deprecated
                                        (0050) export  bCounter8_RF_clk_ReadCounter       ; deprecated
                                        (0051) export _bCounter8_RF_clk_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) ;-----------------------------------------------
                                        (0054) ;  Constant Definitions
                                        (0055) ;-----------------------------------------------
                                        (0056) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0057) 
                                        (0058) 
                                        (0059) AREA UserModules (ROM, REL)
                                        (0060) 
                                        (0061) .SECTION
                                        (0062) ;-----------------------------------------------------------------------------
                                        (0063) ;  FUNCTION NAME: Counter8_RF_clk_EnableInt
                                        (0064) ;
                                        (0065) ;  DESCRIPTION:
                                        (0066) ;     Enables this counter's interrupt by setting the interrupt enable mask bit
                                        (0067) ;     associated with this User Module. This function has no effect until and
                                        (0068) ;     unless the global interrupts are enabled (for example by using the
                                        (0069) ;     macro M8C_EnableGInt).
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:    None.
                                        (0073) ;  RETURNS:      Nothing.
                                        (0074) ;  SIDE EFFECTS: 
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  Counter8_RF_clk_EnableInt:
                                        (0082) _Counter8_RF_clk_EnableInt:
                                        (0083)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0084)    Counter8_RF_clk_EnableInt_M
                                        (0085)    RAM_EPILOGUE RAM_USE_CLASS_1
0AB8: 7F       RET                      (0086)    ret
0AB9: 41 DF FE AND   REG[0xDF],0xFE     
                                        (0087) 
                                        (0088) .ENDSECTION
                                        (0089) 
                                        (0090) .SECTION
                                        (0091) ;-----------------------------------------------------------------------------
                                        (0092) ;  FUNCTION NAME: Counter8_RF_clk_DisableInt
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;     Disables this counter's interrupt by clearing the interrupt enable
                                        (0096) ;     mask bit associated with this User Module.
                                        (0097) ;-----------------------------------------------------------------------------
                                        (0098) ;
                                        (0099) ;  ARGUMENTS:    None
                                        (0100) ;  RETURNS:      Nothing
                                        (0101) ;  SIDE EFFECTS: 
                                        (0102) ;    The A and X registers may be modified by this or future implementations
                                        (0103) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0104) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0105) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0106) ;    functions.
                                        (0107) ;
                                        (0108)  Counter8_RF_clk_DisableInt:
                                        (0109) _Counter8_RF_clk_DisableInt:
                                        (0110)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0111)    Counter8_RF_clk_DisableInt_M
                                        (0112)    RAM_EPILOGUE RAM_USE_CLASS_1
0ABC: 7F       RET                      (0113)    ret
0ABD: 43 43 01 OR    REG[0x43],0x1      
                                        (0114) 
                                        (0115) 
                                        (0116) .ENDSECTION
                                        (0117) 
                                        (0118) .SECTION
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) ;  FUNCTION NAME: Counter8_RF_clk_Start
                                        (0121) ;
                                        (0122) ;  DESCRIPTION:
                                        (0123) ;     Sets the start bit in the Control register of this user module.  The
                                        (0124) ;     counter will begin counting on the next input clock as soon as the
                                        (0125) ;     enable input is asserted high.
                                        (0126) ;-----------------------------------------------------------------------------
                                        (0127) ;
                                        (0128) ;  ARGUMENTS:    None
                                        (0129) ;  RETURNS:      Nothing
                                        (0130) ;  SIDE EFFECTS: 
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137)  Counter8_RF_clk_Start:
                                        (0138) _Counter8_RF_clk_Start:
                                        (0139)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0140)    Counter8_RF_clk_Start_M
                                        (0141)    RAM_EPILOGUE RAM_USE_CLASS_1
0AC0: 7F       RET                      (0142)    ret
0AC1: 41 43 FE AND   REG[0x43],0xFE     
                                        (0143) 
                                        (0144) 
                                        (0145) .ENDSECTION
                                        (0146) 
                                        (0147) .SECTION
                                        (0148) ;-----------------------------------------------------------------------------
                                        (0149) ;  FUNCTION NAME: Counter8_RF_clk_Stop
                                        (0150) ;
                                        (0151) ;  DESCRIPTION:
                                        (0152) ;     Disables counter operation by clearing the start bit in the Control
                                        (0153) ;     register.
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:    None
                                        (0157) ;  RETURNS:      Nothing
                                        (0158) ;  SIDE EFFECTS: 
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;
                                        (0165)  Counter8_RF_clk_Stop:
                                        (0166) _Counter8_RF_clk_Stop:
                                        (0167)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)    Counter8_RF_clk_Stop_M
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_1
0AC4: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) 
                                        (0173) .ENDSECTION
                                        (0174) 
                                        (0175) .SECTION
                                        (0176) ;-----------------------------------------------------------------------------
                                        (0177) ;  FUNCTION NAME: Counter8_RF_clk_WritePeriod
                                        (0178) ;
                                        (0179) ;  DESCRIPTION:
                                        (0180) ;     Write the 8-bit period value into the Period register (DR1).
                                        (0181) ;-----------------------------------------------------------------------------
                                        (0182) ;
                                        (0183) ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
                                        (0184) ;  RETURNS:   Nothing
                                        (0185) ;  SIDE EFFECTS:
                                        (0186) ;    If the counter user module is stopped, then this value will also be
                                        (0187) ;    latched into the Count register (DR0).
                                        (0188) ;     
                                        (0189) ;    The A and X registers may be modified by this or future implementations
                                        (0190) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0191) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0192) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0193) ;    functions.
                                        (0194) ;
                                        (0195)  Counter8_RF_clk_WritePeriod:
                                        (0196) _Counter8_RF_clk_WritePeriod:
                                        (0197)    RAM_PROLOGUE RAM_USE_CLASS_1
0AC5: 60 41    MOV   REG[0x41],A        (0198)    mov   reg[Counter8_RF_clk_PERIOD_REG], A
                                        (0199)    RAM_EPILOGUE RAM_USE_CLASS_1
0AC7: 7F       RET                      (0200)    ret
                                        (0201) 
                                        (0202) 
                                        (0203) .ENDSECTION
                                        (0204) 
                                        (0205) .SECTION
                                        (0206) ;-----------------------------------------------------------------------------
                                        (0207) ;  FUNCTION NAME: Counter8_RF_clk_WriteCompareValue
                                        (0208) ;
                                        (0209) ;  DESCRIPTION:
                                        (0210) ;     Writes compare value into the Compare register (DR2).
                                        (0211) ;-----------------------------------------------------------------------------
                                        (0212) ;
                                        (0213) ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
                                        (0214) ;  RETURNS:      Nothing
                                        (0215) ;  SIDE EFFECTS: 
                                        (0216) ;    The A and X registers may be modified by this or future implementations
                                        (0217) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0218) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0219) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0220) ;    functions.
                                        (0221) ;
                                        (0222)  Counter8_RF_clk_WriteCompareValue:
                                        (0223) _Counter8_RF_clk_WriteCompareValue:
                                        (0224)    RAM_PROLOGUE RAM_USE_CLASS_1
0AC8: 60 42    MOV   REG[0x42],A        (0225)    mov   reg[Counter8_RF_clk_COMPARE_REG], A
                                        (0226)    RAM_EPILOGUE RAM_USE_CLASS_1
0ACA: 7F       RET                      (0227)    ret
                                        (0228) 
                                        (0229) 
                                        (0230) .ENDSECTION
                                        (0231) 
                                        (0232) .SECTION
                                        (0233) ;-----------------------------------------------------------------------------
                                        (0234) ;  FUNCTION NAME: Counter8_RF_clk_bReadCompareValue
                                        (0235) ;
                                        (0236) ;  DESCRIPTION:
                                        (0237) ;     Reads the Compare register.
                                        (0238) ;-----------------------------------------------------------------------------
                                        (0239) ;
                                        (0240) ;  ARGUMENTS:    None
                                        (0241) ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
                                        (0242) ;  SIDE EFFECTS: 
                                        (0243) ;    The A and X registers may be modified by this or future implementations
                                        (0244) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0245) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0246) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0247) ;    functions.
                                        (0248) ;
                                        (0249)  Counter8_RF_clk_bReadCompareValue:
                                        (0250) _Counter8_RF_clk_bReadCompareValue:
                                        (0251)  bCounter8_RF_clk_ReadCompareValue:                ; this name deprecated
                                        (0252) _bCounter8_RF_clk_ReadCompareValue:                ; this name deprecated
                                        (0253)    RAM_PROLOGUE RAM_USE_CLASS_1
0ACB: 5D 42    MOV   A,REG[0x42]        (0254)    mov   A, reg[Counter8_RF_clk_COMPARE_REG]
                                        (0255)    RAM_EPILOGUE RAM_USE_CLASS_1
0ACD: 7F       RET                      (0256)    ret
                                        (0257) 
                                        (0258) 
                                        (0259) .ENDSECTION
                                        (0260) 
                                        (0261) .SECTION
                                        (0262) ;-----------------------------------------------------------------------------
                                        (0263) ;  FUNCTION NAME: Counter8_RF_clk_bReadCounter
                                        (0264) ;
                                        (0265) ;  DESCRIPTION:
                                        (0266) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0267) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0268) ;     from the Count to the Compare registers by holding the clock low in
                                        (0269) ;     the PSoC block.
                                        (0270) ;-----------------------------------------------------------------------------
                                        (0271) ;
                                        (0272) ;  ARGUMENTS: None
                                        (0273) ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
                                        (0274) ;  SIDE EFFECTS:
                                        (0275) ;     1) If running, the user module is stopped momentarily and one or more
                                        (0276) ;        counts may be missed.
                                        (0277) ;     2) The A and X registers may be modified by this or future implementations
                                        (0278) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0279) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0280) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0281) ;        functions.
                                        (0282) ;
                                        (0283)  Counter8_RF_clk_bReadCounter:
                                        (0284) _Counter8_RF_clk_bReadCounter:
                                        (0285)  bCounter8_RF_clk_ReadCounter:                   ; this name deprecated
                                        (0286) _bCounter8_RF_clk_ReadCounter:                   ; this name deprecated
                                        (0287) 
                                        (0288)    bOrigCompareValue:      EQU   0               ; Frame offset to temp Compare store
                                        (0289)    bOrigControlReg:        EQU   1               ; Frame offset to temp CR0     store
                                        (0290)    bOrigClockSetting:      EQU   2               ; Frame offset to temp Input   store
                                        (0291)    wCounter:               EQU   3               ; Frame offset to temp Count   store
                                        (0292)    STACK_FRAME_SIZE:       EQU   4               ; max stack frame size is 4 bytes
                                        (0293) 
                                        (0294)    RAM_PROLOGUE RAM_USE_CLASS_2
0ACE: 4F       MOV   X,SP               (0295)    mov   X, SP                                   ; X <- stack frame pointer
0ACF: 5D 42    MOV   A,REG[0x42]        (0296)    mov   A, reg[Counter8_RF_clk_COMPARE_REG]     ; Save the Compare register on the stack
0AD1: 08       PUSH  A                  (0297)    push  A                                       ;
0AD2: 5D 43    MOV   A,REG[0x43]        (0298)    mov   A, reg[Counter8_RF_clk_CONTROL_REG]     ; Save CR0 (running or stopped state)
0AD4: 08       PUSH  A                  (0299)    push  A                                       ;
0AD5: 41 43 FE AND   REG[0x43],0xFE     
0AD8: 71 10    OR    F,0x10             
                                        (0300)    Counter8_RF_clk_Stop_M                        ; Disable (stop) the Counter if running
                                        (0301)    M8C_SetBank1                                  ;
0ADA: 5D 41    MOV   A,REG[0x41]        (0302)    mov   A, reg[Counter8_RF_clk_INPUT_REG]       ; save the clock input setting
0ADC: 08       PUSH  A                  (0303)    push  A                                       ;   on the stack (now 2 bytes) and ...
                                        (0304)                                                  ;   hold the clock low:
0ADD: 62 41 00 MOV   REG[0x41],0x0      (0305)    mov   reg[Counter8_RF_clk_INPUT_REG], INPUT_REG_NULL
0AE0: 70 EF    AND   F,0xEF             
                                        (0306)    M8C_SetBank0
                                        (0307)                                                  ; Extract the Count via DR2 register
0AE2: 5D 40    MOV   A,REG[0x40]        (0308)    mov   A, reg[Counter8_RF_clk_COUNTER_REG]     ; DR2 <- DR0
0AE4: 5D 42    MOV   A,REG[0x42]        (0309)    mov   A, reg[Counter8_RF_clk_COMPARE_REG]     ; Stash the Count on the stack
0AE6: 08       PUSH  A                  (0310)    push  A                                       ;  -stack frame is now 3 bytes
0AE7: 52 00    MOV   A,[X+0]            (0311)    mov   A, [X+bOrigCompareValue]                ; Restore the Compare register
0AE9: 60 42    MOV   REG[0x42],A        (0312)    mov   reg[Counter8_RF_clk_COMPARE_REG], A
0AEB: 71 10    OR    F,0x10             
                                        (0313)    M8C_SetBank1                                  ; Restore the counter operation:
0AED: 52 02    MOV   A,[X+2]            (0314)    mov   A, [X+bOrigClockSetting]                ;   First, the clock setting...
0AEF: 60 41    MOV   REG[0x41],A        (0315)    mov   reg[Counter8_RF_clk_INPUT_REG], A       ;
0AF1: 70 EF    AND   F,0xEF             
                                        (0316)    M8C_SetBank0                                  ;   then re-enable (start) the counter
0AF3: 52 01    MOV   A,[X+1]            (0317)    mov   A, [X+bOrigControlReg]                  ;     if it was running when
0AF5: 60 43    MOV   REG[0x43],A        (0318)    mov   reg[Counter8_RF_clk_CONTROL_REG], A     ;     this function was first called
0AF7: 18       POP   A                  (0319)    pop   A                                       ; Setup the return value
0AF8: 38 FD    ADD   SP,0xFD            (0320)    ADD   SP, -(STACK_FRAME_SIZE-1)               ; Zap remainder of stack frame
0AFA: 70 3F    AND   F,0x3F             
0AFC: 71 C0    OR    F,0xC0             
                                        (0321)    RAM_EPILOGUE RAM_USE_CLASS_2
0AFE: 7F       RET                      (0322)    ret
                                        (0323) 
                                        (0324) .ENDSECTION
                                        (0325) 
                                        (0326) ; End of File Counter8_RF_clk.asm
FILE: lib\counter16_pwrupdint.asm       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
0AFF: 08       PUSH  A                  (0003) ;;  FILENAME: Counter16_PwrUpdINT.asm
0B00: 5D D0    MOV   A,REG[0xD0]        
0B02: 08       PUSH  A                  
0B03: 5D D3    MOV   A,REG[0xD3]        
0B05: 08       PUSH  A                  
0B06: 5D D4    MOV   A,REG[0xD4]        
0B08: 08       PUSH  A                  
0B09: 5D D5    MOV   A,REG[0xD5]        
0B0B: 08       PUSH  A                  
0B0C: 70 3F    AND   F,0x3F             
0B0E: 71 C0    OR    F,0xC0             (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:23:43
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
0B10: 62 D0 00 MOV   REG[0xD0],0x0      (0007) ;;  DESCRIPTION: Counter16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
0B13: 51 DA    MOV   A,[__r0]           (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
0B15: 08       PUSH  A                  (0010) ;;*****************************************************************************
0B16: 51 D9    MOV   A,[__r1]           (0011) ;;*****************************************************************************
0B18: 08       PUSH  A                  (0012) 
0B19: 51 D8    MOV   A,[__r2]           (0013) include "m8c.inc"
0B1B: 08       PUSH  A                  (0014) include "memory.inc"
0B1C: 51 D7    MOV   A,[__r3]           (0015) include "Counter16_PwrUpd.inc"
0B1E: 08       PUSH  A                  (0016) 
0B1F: 51 D6    MOV   A,[__r4]           (0017) 
0B21: 08       PUSH  A                  (0018) ;-----------------------------------------------
0B22: 51 D5    MOV   A,[__r5]           (0019) ;  Global Symbols
0B24: 08       PUSH  A                  (0020) ;-----------------------------------------------
0B25: 51 D4    MOV   A,[__r6]           (0021) export  _Counter16_PwrUpd_ISR
0B27: 08       PUSH  A                  (0022) 
0B28: 51 D3    MOV   A,[__r7]           (0023) 
0B2A: 08       PUSH  A                  (0024) AREA InterruptRAM (RAM,REL,CON)
0B2B: 51 D2    MOV   A,[__r8]           (0025) 
0B2D: 08       PUSH  A                  (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
0B2E: 51 D1    MOV   A,[__r9]           (0027) ;---------------------------------------------------
0B30: 08       PUSH  A                  (0028) ; Insert your custom declarations below this banner
0B31: 51 D0    MOV   A,[__r10]          (0029) ;---------------------------------------------------
0B33: 08       PUSH  A                  (0030) 
0B34: 51 CF    MOV   A,[__r11]          (0031) ;------------------------
0B36: 08       PUSH  A                  (0032) ; Includes
0B37: 51 CE    MOV   A,[__rX]           (0033) ;------------------------
0B39: 08       PUSH  A                  (0034) 
0B3A: 51 CD    MOV   A,[__rY]           (0035) 	
0B3C: 08       PUSH  A                  (0036) ;------------------------
0B3D: 51 CC    MOV   A,[__rZ]           (0037) ;  Constant Definitions
0B3F: 08       PUSH  A                  (0038) ;------------------------
                                        (0039) 
0B40: 62 D0 00 MOV   REG[0xD0],0x0      (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Counter16_PwrUpd_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Counter16_PwrUpd_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    PRESERVE_CPU_CONTEXT
0B43: 7C 0F F8 LCALL _update_power      (0081)    lcall _update_power
0B46: 70 3F    AND   F,0x3F             
0B48: 71 C0    OR    F,0xC0             
0B4A: 62 D0 00 MOV   REG[0xD0],0x0      
0B4D: 18       POP   A                  
0B4E: 53 CC    MOV   [__rZ],A           
0B50: 18       POP   A                  
0B51: 53 CD    MOV   [__rY],A           
0B53: 18       POP   A                  
0B54: 53 CE    MOV   [__rX],A           
0B56: 18       POP   A                  
0B57: 53 CF    MOV   [__r11],A          
0B59: 18       POP   A                  
0B5A: 53 D0    MOV   [__r10],A          
0B5C: 18       POP   A                  
0B5D: 53 D1    MOV   [__r9],A           
0B5F: 18       POP   A                  
0B60: 53 D2    MOV   [__r8],A           
0B62: 18       POP   A                  
0B63: 53 D3    MOV   [__r7],A           
0B65: 18       POP   A                  
0B66: 53 D4    MOV   [__r6],A           
0B68: 18       POP   A                  
0B69: 53 D5    MOV   [__r5],A           
0B6B: 18       POP   A                  
0B6C: 53 D6    MOV   [__r4],A           
0B6E: 18       POP   A                  
0B6F: 53 D7    MOV   [__r3],A           
0B71: 18       POP   A                  
0B72: 53 D8    MOV   [__r2],A           
0B74: 18       POP   A                  
0B75: 53 D9    MOV   [__r1],A           
0B77: 18       POP   A                  
0B78: 53 DA    MOV   [__r0],A           
0B7A: 18       POP   A                  
0B7B: 60 D5    MOV   REG[0xD5],A        
0B7D: 18       POP   A                  
0B7E: 60 D4    MOV   REG[0xD4],A        
0B80: 18       POP   A                  
0B81: 60 D3    MOV   REG[0xD3],A        
0B83: 18       POP   A                  
0B84: 60 D0    MOV   REG[0xD0],A        
0B86: 70 00    AND   F,0x0              
0B88: 18       POP   A                  
                                        (0082)    RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0B89: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file Counter16_PwrUpdINT.asm
FILE: lib\counter16_pwrupd.asm          (0001) ;;*****************************************************************************
0B8A: 43 E1 20 OR    REG[0xE1],0x20     (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Counter16_PwrUpd.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:23:43
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Counter16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Counter16_PwrUpd.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Counter16_PwrUpd_EnableInt
                                        (0030) export _Counter16_PwrUpd_EnableInt
                                        (0031) export  Counter16_PwrUpd_DisableInt
                                        (0032) export _Counter16_PwrUpd_DisableInt
                                        (0033) export  Counter16_PwrUpd_Start
                                        (0034) export _Counter16_PwrUpd_Start
                                        (0035) export  Counter16_PwrUpd_Stop
                                        (0036) export _Counter16_PwrUpd_Stop
                                        (0037) export  Counter16_PwrUpd_WritePeriod
                                        (0038) export _Counter16_PwrUpd_WritePeriod
                                        (0039) export  Counter16_PwrUpd_WriteCompareValue
                                        (0040) export _Counter16_PwrUpd_WriteCompareValue
                                        (0041) export  Counter16_PwrUpd_wReadCompareValue
                                        (0042) export _Counter16_PwrUpd_wReadCompareValue
                                        (0043) export  Counter16_PwrUpd_wReadCounter
                                        (0044) export _Counter16_PwrUpd_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wCounter16_PwrUpd_ReadCompareValue  ; deprecated
                                        (0049) export _wCounter16_PwrUpd_ReadCompareValue  ; deprecated
                                        (0050) export  wCounter16_PwrUpd_ReadCounter       ; deprecated
                                        (0051) export _wCounter16_PwrUpd_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) ;-----------------------------------------------
                                        (0054) ;  Constant Definitions
                                        (0055) ;-----------------------------------------------
                                        (0056) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0057) 
                                        (0058) 
                                        (0059) AREA UserModules (ROM, REL)
                                        (0060) 
                                        (0061) .SECTION
                                        (0062) ;-----------------------------------------------------------------------------
                                        (0063) ;  FUNCTION NAME: Counter16_PwrUpd_EnableInt
                                        (0064) ;
                                        (0065) ;  DESCRIPTION:
                                        (0066) ;     Enables this counter's interrupt by setting the interrupt enable mask bit
                                        (0067) ;     associated with this User Module. This function has no effect until and
                                        (0068) ;     unless the global interrupts are enabled (for example by using the
                                        (0069) ;     macro M8C_EnableGInt).
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:    None.
                                        (0073) ;  RETURNS:      Nothing.
                                        (0074) ;  SIDE EFFECTS: 
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  Counter16_PwrUpd_EnableInt:
                                        (0082) _Counter16_PwrUpd_EnableInt:
                                        (0083)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0084)    Counter16_PwrUpd_EnableInt_M
                                        (0085)    RAM_EPILOGUE RAM_USE_CLASS_1
0B8D: 7F       RET                      (0086)    ret
0B8E: 41 E1 DF AND   REG[0xE1],0xDF     
                                        (0087) 
                                        (0088) .ENDSECTION
                                        (0089) 
                                        (0090) .SECTION
                                        (0091) ;-----------------------------------------------------------------------------
                                        (0092) ;  FUNCTION NAME: Counter16_PwrUpd_DisableInt
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;     Disables this counter's interrupt by clearing the interrupt enable
                                        (0096) ;     mask bit associated with this User Module.
                                        (0097) ;-----------------------------------------------------------------------------
                                        (0098) ;
                                        (0099) ;  ARGUMENTS:    None
                                        (0100) ;  RETURNS:      Nothing
                                        (0101) ;  SIDE EFFECTS: 
                                        (0102) ;    The A and X registers may be modified by this or future implementations
                                        (0103) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0104) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0105) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0106) ;    functions.
                                        (0107) ;
                                        (0108)  Counter16_PwrUpd_DisableInt:
                                        (0109) _Counter16_PwrUpd_DisableInt:
                                        (0110)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0111)    Counter16_PwrUpd_DisableInt_M
                                        (0112)    RAM_EPILOGUE RAM_USE_CLASS_1
0B91: 7F       RET                      (0113)    ret
0B92: 43 33 01 OR    REG[0x33],0x1      
                                        (0114) 
                                        (0115) 
                                        (0116) .ENDSECTION
                                        (0117) 
                                        (0118) .SECTION
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) ;  FUNCTION NAME: Counter16_PwrUpd_Start
                                        (0121) ;
                                        (0122) ;  DESCRIPTION:
                                        (0123) ;     Sets the start bit in the Control register of this user module.  The
                                        (0124) ;     counter will begin counting on the next input clock as soon as the
                                        (0125) ;     enable input is asserted high.
                                        (0126) ;-----------------------------------------------------------------------------
                                        (0127) ;
                                        (0128) ;  ARGUMENTS:    None
                                        (0129) ;  RETURNS:      Nothing
                                        (0130) ;  SIDE EFFECTS: 
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137)  Counter16_PwrUpd_Start:
                                        (0138) _Counter16_PwrUpd_Start:
                                        (0139)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0140)    Counter16_PwrUpd_Start_M
                                        (0141)    RAM_EPILOGUE RAM_USE_CLASS_1
0B95: 7F       RET                      (0142)    ret
0B96: 41 33 FE AND   REG[0x33],0xFE     
                                        (0143) 
                                        (0144) 
                                        (0145) .ENDSECTION
                                        (0146) 
                                        (0147) .SECTION
                                        (0148) ;-----------------------------------------------------------------------------
                                        (0149) ;  FUNCTION NAME: Counter16_PwrUpd_Stop
                                        (0150) ;
                                        (0151) ;  DESCRIPTION:
                                        (0152) ;     Disables counter operation by clearing the start bit in the Control
                                        (0153) ;     register of the LSB block.
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:    None
                                        (0157) ;  RETURNS:      Nothing
                                        (0158) ;  SIDE EFFECTS: 
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;
                                        (0165)  Counter16_PwrUpd_Stop:
                                        (0166) _Counter16_PwrUpd_Stop:
                                        (0167)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)    Counter16_PwrUpd_Stop_M
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_1
0B99: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) 
                                        (0173) .ENDSECTION
                                        (0174) 
                                        (0175) .SECTION
                                        (0176) ;-----------------------------------------------------------------------------
                                        (0177) ;  FUNCTION NAME: Counter16_PwrUpd_WritePeriod
                                        (0178) ;
                                        (0179) ;  DESCRIPTION:
                                        (0180) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0181) ;-----------------------------------------------------------------------------
                                        (0182) ;
                                        (0183) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0184) ;  RETURNS:   Nothing
                                        (0185) ;  SIDE EFFECTS:
                                        (0186) ;    If the counter user module is stopped, then this value will also be
                                        (0187) ;    latched into the Count registers (DR0).
                                        (0188) ;     
                                        (0189) ;    The A and X registers may be modified by this or future implementations
                                        (0190) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0191) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0192) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0193) ;    functions.
                                        (0194) ;
                                        (0195)  Counter16_PwrUpd_WritePeriod:
                                        (0196) _Counter16_PwrUpd_WritePeriod:
                                        (0197)    RAM_PROLOGUE RAM_USE_CLASS_1
0B9A: 60 31    MOV   REG[0x31],A        (0198)    mov   reg[Counter16_PwrUpd_PERIOD_LSB_REG], A
0B9C: 5B       MOV   A,X                (0199)    mov   A, X
0B9D: 60 35    MOV   REG[0x35],A        (0200)    mov   reg[Counter16_PwrUpd_PERIOD_MSB_REG], A
                                        (0201)    RAM_EPILOGUE RAM_USE_CLASS_1
0B9F: 7F       RET                      (0202)    ret
                                        (0203) 
                                        (0204) 
                                        (0205) .ENDSECTION
                                        (0206) 
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: Counter16_PwrUpd_WriteCompareValue
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Writes compare value into the Compare register (DR2).
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;
                                        (0215) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0216) ;  RETURNS:      Nothing
                                        (0217) ;  SIDE EFFECTS: 
                                        (0218) ;    The A and X registers may be modified by this or future implementations
                                        (0219) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0220) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0221) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0222) ;    functions.
                                        (0223) ;
                                        (0224)  Counter16_PwrUpd_WriteCompareValue:
                                        (0225) _Counter16_PwrUpd_WriteCompareValue:
                                        (0226)    RAM_PROLOGUE RAM_USE_CLASS_1
0BA0: 60 32    MOV   REG[0x32],A        (0227)    mov   reg[Counter16_PwrUpd_COMPARE_LSB_REG], A
0BA2: 5B       MOV   A,X                (0228)    mov   A, X
0BA3: 60 36    MOV   REG[0x36],A        (0229)    mov   reg[Counter16_PwrUpd_COMPARE_MSB_REG], A
                                        (0230)    RAM_EPILOGUE RAM_USE_CLASS_1
0BA5: 7F       RET                      (0231)    ret
                                        (0232) 
                                        (0233) 
                                        (0234) .ENDSECTION
                                        (0235) 
                                        (0236) .SECTION
                                        (0237) ;-----------------------------------------------------------------------------
                                        (0238) ;  FUNCTION NAME: Counter16_PwrUpd_wReadCompareValue
                                        (0239) ;
                                        (0240) ;  DESCRIPTION:
                                        (0241) ;     Reads the Compare registers.
                                        (0242) ;-----------------------------------------------------------------------------
                                        (0243) ;
                                        (0244) ;  ARGUMENTS:    None
                                        (0245) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0246) ;  SIDE EFFECTS: 
                                        (0247) ;    The A and X registers may be modified by this or future implementations
                                        (0248) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0249) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0250) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0251) ;    functions.
                                        (0252) ;
                                        (0253)  Counter16_PwrUpd_wReadCompareValue:
                                        (0254) _Counter16_PwrUpd_wReadCompareValue:
                                        (0255)  wCounter16_PwrUpd_ReadCompareValue:                ; this name deprecated
                                        (0256) _wCounter16_PwrUpd_ReadCompareValue:                ; this name deprecated
                                        (0257)    RAM_PROLOGUE RAM_USE_CLASS_1
0BA6: 5D 36    MOV   A,REG[0x36]        (0258)    mov   A, reg[Counter16_PwrUpd_COMPARE_MSB_REG]
0BA8: 5C       MOV   X,A                (0259)    mov   X, A
0BA9: 5D 32    MOV   A,REG[0x32]        (0260)    mov   A, reg[Counter16_PwrUpd_COMPARE_LSB_REG]
                                        (0261)    RAM_EPILOGUE RAM_USE_CLASS_1
0BAB: 7F       RET                      (0262)    ret
                                        (0263) 
                                        (0264) 
                                        (0265) .ENDSECTION
                                        (0266) 
                                        (0267) .SECTION
                                        (0268) ;-----------------------------------------------------------------------------
                                        (0269) ;  FUNCTION NAME: Counter16_PwrUpd_wReadCounter
                                        (0270) ;
                                        (0271) ;  DESCRIPTION:
                                        (0272) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0273) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0274) ;     from the Count to the Compare registers by holding the clock low in
                                        (0275) ;     the MSB PSoC block.
                                        (0276) ;-----------------------------------------------------------------------------
                                        (0277) ;
                                        (0278) ;  ARGUMENTS: None
                                        (0279) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0280) ;  SIDE EFFECTS:
                                        (0281) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0282) ;     2) The A and X registers may be modified by this or future implementations
                                        (0283) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0284) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0285) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0286) ;        functions.
                                        (0287) ;
                                        (0288)  Counter16_PwrUpd_wReadCounter:
                                        (0289) _Counter16_PwrUpd_wReadCounter:
                                        (0290)  wCounter16_PwrUpd_ReadCounter:                     ; this name deprecated
                                        (0291) _wCounter16_PwrUpd_ReadCounter:                     ; this name deprecated
                                        (0292) 
                                        (0293)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0294)    bOrigControlReg:        EQU   2                  ; Frame offset to temp CR0     store
                                        (0295)    bOrigClockSetting:      EQU   3                  ; Frame offset to temp Input   store
                                        (0296)    wCounter:               EQU   4                  ; Frame offset to temp Count   store
                                        (0297)    STACK_FRAME_SIZE:       EQU   6                  ; max stack frame size is 6 bytes
                                        (0298) 
                                        (0299)    RAM_PROLOGUE RAM_USE_CLASS_2
0BAC: 4F       MOV   X,SP               (0300)    mov   X, SP                                      ; X <-  stack frame pointer
0BAD: 5D 36    MOV   A,REG[0x36]        (0301)    mov   A, reg[Counter16_PwrUpd_COMPARE_MSB_REG]   ; Save the Compare register on the stack
0BAF: 08       PUSH  A                  (0302)    push  A                                          ;
0BB0: 5D 32    MOV   A,REG[0x32]        (0303)    mov   A, reg[Counter16_PwrUpd_COMPARE_LSB_REG]   ;
0BB2: 08       PUSH  A                  (0304)    push  A                                          ;   -stack frame now 2 bytes-
0BB3: 5D 33    MOV   A,REG[0x33]        (0305)    mov   A, reg[Counter16_PwrUpd_CONTROL_LSB_REG]   ; Save CR0 (running or stopped state)
0BB5: 08       PUSH  A                  (0306)    push  A                                          ;   -stack frame now 3 bytes-
0BB6: 41 33 FE AND   REG[0x33],0xFE     
0BB9: 71 10    OR    F,0x10             
                                        (0307)    Counter16_PwrUpd_Stop_M                          ; Disable (stop) the Counter if running
                                        (0308)    M8C_SetBank1                                     ;
0BBB: 5D 31    MOV   A,REG[0x31]        (0309)    mov   A, reg[Counter16_PwrUpd_INPUT_LSB_REG]     ; save the LSB clock input setting
0BBD: 08       PUSH  A                  (0310)    push  A                                          ;   on the stack (now 4 bytes) and ...
                                        (0311)                                                     ;   hold the clock low:
0BBE: 62 31 00 MOV   REG[0x31],0x0      (0312)    mov   reg[Counter16_PwrUpd_INPUT_LSB_REG], INPUT_REG_NULL
0BC1: 70 EF    AND   F,0xEF             
                                        (0313)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0BC3: 5D 34    MOV   A,REG[0x34]        (0314)    mov   A, reg[Counter16_PwrUpd_COUNTER_MSB_REG]   ; DR2 <- DR0 (in the MSB block)
0BC5: 5D 36    MOV   A,REG[0x36]        (0315)    mov   A, reg[Counter16_PwrUpd_COMPARE_MSB_REG]   ; Stash the Count MSB on the stack
0BC7: 08       PUSH  A                  (0316)    push  A                                          ;   -stack frame is now 5 bytes
0BC8: 5D 30    MOV   A,REG[0x30]        (0317)    mov   A, reg[Counter16_PwrUpd_COUNTER_LSB_REG]   ; DR2 <- DR0 (in the LSB block)
0BCA: 5D 32    MOV   A,REG[0x32]        (0318)    mov   A, reg[Counter16_PwrUpd_COMPARE_LSB_REG]   ; Stash the Count LSB on the stack
0BCC: 08       PUSH  A                  (0319)    push  A                                          ;   -stack frame is now 6 bytes-
0BCD: 52 00    MOV   A,[X+0]            (0320)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
0BCF: 60 36    MOV   REG[0x36],A        (0321)    mov   reg[Counter16_PwrUpd_COMPARE_MSB_REG], A   ;
0BD1: 52 01    MOV   A,[X+1]            (0322)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0BD3: 60 32    MOV   REG[0x32],A        (0323)    mov   reg[Counter16_PwrUpd_COMPARE_LSB_REG], A   ;
0BD5: 71 10    OR    F,0x10             
                                        (0324)    M8C_SetBank1                                     ; ---Restore the counter operation
0BD7: 52 03    MOV   A,[X+3]            (0325)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
0BD9: 60 31    MOV   REG[0x31],A        (0326)    mov   reg[Counter16_PwrUpd_INPUT_LSB_REG], A     ;   and restore it
0BDB: 70 EF    AND   F,0xEF             
                                        (0327)    M8C_SetBank0                                     ; Now re-enable (start) the counter
0BDD: 52 02    MOV   A,[X+2]            (0328)    mov   A, [X+bOrigControlReg]                     ;   if it was running when
0BDF: 60 33    MOV   REG[0x33],A        (0329)    mov   reg[Counter16_PwrUpd_CONTROL_LSB_REG], A   ;   this function was first called
0BE1: 18       POP   A                  (0330)    pop   A                                          ; Setup the return value
0BE2: 20       POP   X                  (0331)    pop   X                                          ;
0BE3: 38 FC    ADD   SP,0xFC            (0332)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
0BE5: 70 3F    AND   F,0x3F             
0BE7: 71 C0    OR    F,0xC0             
                                        (0333)    RAM_EPILOGUE RAM_USE_CLASS_2
0BE9: 7F       RET                      (0334)    ret
                                        (0335) 
                                        (0336) .ENDSECTION
                                        (0337) 
                                        (0338) ; End of File Counter16_PwrUpd.asm
FILE: .\delay.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: delay.asm
                                        (0004) ;;
                                        (0005) ;;  DESCRIPTION: Delay functions implementation file
                                        (0006) ;;
                                        (0007) ;;-----------------------------------------------------------------------------
                                        (0008) ;;  Copyright (c) Cypress MicroSystems 2002-2006. All Rights Reserved.
                                        (0009) ;;*****************************************************************************
                                        (0010) ;;*****************************************************************************
                                        (0011) 
                                        (0012) ;-----------------------------------------------------------------------------
                                        (0013) ;  Include Files
                                        (0014) ;-----------------------------------------------------------------------------
                                        (0015) include "m8c.inc"
                                        (0016) include "memory.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------------------------------------
                                        (0021) export  Delay50uTimes
                                        (0022) export _Delay50uTimes
                                        (0023) 
                                        (0024) export  Delay50u
                                        (0025) export _Delay50u
                                        (0026) 
                                        (0027) export  Delay10msTimes
                                        (0028) export _Delay10msTimes
                                        (0029) 
                                        (0030) 
                                        (0031) area text(rom)
                                        (0032) .SECTION
                                        (0033) ;-----------------------------------------------------------------------------
                                        (0034) ;  FUNCTION NAME: DelaySeconds
                                        (0035) ;
                                        (0036) ;  DESCRIPTION:
                                        (0037) ;     Delay increments of 10mSeconds
                                        (0038) ;
                                        (0039) ;-----------------------------------------------------------------------------
                                        (0040) ;
                                        (0041) ;  ARGUMENTS:
                                        (0042) ;     A contains the delay multiplier
                                        (0043) ;
                                        (0044) ;  RETURNS:
                                        (0045) ;
                                        (0046) ;  SIDE EFFECTS:
                                        (0047) ;    The A and X registers may be modified by this or future implementations
                                        (0048) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0049) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0050) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0051) ;    functions.
                                        (0052) 
                                        (0053) 
                                        (0054)  Delay10msTimes:
                                        (0055) _Delay10msTimes:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_1
0BEA: 08       PUSH  A                  (0057) 	push A
                                        (0058) 
0BEB: 50 C8    MOV   A,0xC8             (0059) 	mov A, 200
                                        (0060) 	DELAY50US:
0BED: 90 16    CALL  _Delay50u          (0061)     call  Delay50u
0BEF: 78       DEC   A                  (0062)     dec   A
0BF0: BF FC    JNZ   0x0BED             (0063)     jnz   DELAY50US
                                        (0064) 
0BF2: 18       POP   A                  (0065) 	pop A
0BF3: 78       DEC   A                  (0066) 	dec   A
0BF4: BF F5    JNZ   __UserModules_end|Delay10msTimes|_Delay10msTimes|__text_start(0067)     jnz   Delay10msTimes
                                        (0068) 
                                        (0069)     RAM_EPILOGUE RAM_USE_CLASS_1
0BF6: 7F       RET                      (0070)     ret
                                        (0071) .ENDSECTION
                                        (0072) 
                                        (0073) 
                                        (0074) 
                                        (0075) 
                                        (0076) .SECTION
                                        (0077) ;-----------------------------------------------------------------------------
                                        (0078) ;  FUNCTION NAME: Delay50uTimes
                                        (0079) ;
                                        (0080) ;  DESCRIPTION:
                                        (0081) ;     Delay increments of 50uSeconds
                                        (0082) ;
                                        (0083) ;-----------------------------------------------------------------------------
                                        (0084) ;
                                        (0085) ;  ARGUMENTS:
                                        (0086) ;     A contains the delay multiplier
                                        (0087) ;
                                        (0088) ;  RETURNS:
                                        (0089) ;
                                        (0090) ;  SIDE EFFECTS:
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097) ;
                                        (0098) 
                                        (0099)  Delay50uTimes:
                                        (0100) _Delay50uTimes:
                                        (0101)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0102) 
0BF7: 90 0C    CALL  _Delay50u          (0103)     call  Delay50u
0BF9: 78       DEC   A                  (0104) 	dec A
0BFA: BF FC    JNZ   _Delay50uTimes     (0105)     jnz   Delay50uTimes
                                        (0106) 
                                        (0107) 	
                                        (0108)     RAM_EPILOGUE RAM_USE_CLASS_1
0BFC: 7F       RET                      (0109)     ret
                                        (0110) 
                                        (0111) .ENDSECTION
                                        (0112) 
                                        (0113) ;-----------------------------------------------------------------------------
                                        (0114) ;  FUNCTION NAME: Delay50u
                                        (0115) ;
                                        (0116) ;  DESCRIPTION:
                                        (0117) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0118) ;     Slower clock frequencies the delay will be;
                                        (0119) ;           1.5
                                        (0120) ;        -------------- * 50uSec
                                        (0121) ;        clock_freq(MHz)
                                        (0122) ;
                                        (0123) ;
                                        (0124) ;-----------------------------------------------------------------------------
                                        (0125) ;
                                        (0126) ;  ARGUMENTS: none
                                        (0127) ;
                                        (0128) ;  RETURNS: none
                                        (0129) ;
                                        (0130) ;  SIDE EFFECTS:
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137) ;  THEORY of OPERATION or PROCEDURE:
                                        (0138) ;
                                        (0139) .LITERAL
                                        (0140)  Delay50u_Table::
                                        (0141)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0142) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0143) .ENDLITERAL
                                        (0144) .SECTION
                                        (0145) 
                                        (0146)   Delay50u:
                                        (0147)  _Delay50u:                      ; [11]  Call
                                        (0148)     RAM_PROLOGUE RAM_USE_CLASS_1
0C05: 08       PUSH  A                  (0149)     push  A
0C06: 71 10    OR    F,0x10             
                                        (0150)     M8C_SetBank1                       ; [4]
0C08: 5D E0    MOV   A,REG[0xE0]        (0151)     mov   A, reg[OSC_CR0]              ; [6] Get delay value
0C0A: 70 EF    AND   F,0xEF             
                                        (0152)     M8C_SetBank0                       ; [4]
0C0C: 21 07    AND   A,0x7              (0153)     and   A,07h                        ; [4] Mask off only the clock bits
0C0E: 39 05    CMP   A,0x5              (0154)     cmp   A,05h
0C10: D0 06    JNC   0x0C17             (0155)     jnc   Delay50u_End
0C12: FF E9    INDEX Delay50u_Table     (0156)     index Delay50u_Table               ; [13] Get delay value
                                        (0157) Delay50u_Loop:                         ;
0C14: 78       DEC   A                  (0158)     dec   A                            ; [4]
0C15: BF FE    JNZ   0x0C14             (0159)     jnz   Delay50u_Loop                ; [5]
                                        (0160) Delay50u_End:
0C17: 18       POP   A                  (0161)     pop   A
                                        (0162)     RAM_EPILOGUE RAM_USE_CLASS_1
0C18: 7F       RET                      (0163)     ret
FILE: C:\Work\FitoLamp\FW\Slave\FITOLA~1\FITOLA~1\FITOLA~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        // part specific constants and macros
(0006) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0007) #include "delay.h"
(0008) #include <stdlib.h>
(0009) #include <stdio.h>
(0010) #include <math.h> 
(0011) #include <stdbool.h>
(0012) #include <string.h>
(0013) 
(0014) //#define DEBUG
(0015) 
(0016) #define DECIMAL_COUNT_SYSTEM_BASIS  10
(0017) #define DECIMAL_NUMBER_SIZE         4
(0018) #define HOUR_MAX   	          	    23
(0019) 
(0020) // NMEA definitions
(0021) #define NMEA_MAX_SIZE             82
(0022) #define NMEA_START_DELIMITER      '$'
(0023) #define NMEA_END_DELIMITER        0x0A
(0024) #define NMEA_CHECKSUM_DELIMITER   '*'
(0025) #define NMEA_FIELD_DELIMITER      ','
(0026) #define NMEA_HEADER_SIZE          3
(0027) 
(0028) #define NMEA_GPRMC_UTC              1
(0029) #define NMEA_GPRMC_DATE      		7
(0030) #define NMEA_GPRMC_HDOP             8
(0031) #define NMEA_GPRMC_ALTITUDE         9
(0032) 
(0033) #define NMEA_GPRMC_VALID            'A'
(0034) #define NMEA_GPRMC_INVALID          'V'
(0035) 
(0036) // System settings
(0037) #define POWER_MAX	14000
(0038) #define POWER_STEP	1
(0039) #define GMT_OFFSET	3
(0040) #define WAIT_PERIOD			2			// Global non critical tasks execution period in x10 miliseconds
(0041) #define OVERRIDE_TIMEOUT	540000		// x20 miliseconds (540000 = 3 hours)
(0042) #define POWER_UPDATE_SLOW   2000
(0043) #define POWER_UPDATE_FAST   100
(0044) #define HW_ID				"1"
(0045) 
(0046) #define NMEA_GPRMC_EMPTY            "GPRMC"
(0047) #define NMEA_SHFTL_EMPTY            "SHFTL"
(0048) #define NMEA_FIELD_CMD              1
(0049) #define NMEA_FIELD_ID               2
(0050) 
(0051) const char hw_id[] = HW_ID;
(0052) 
(0053) const char cmd_on[] = "ON";
(0054) const char cmd_off[] = "OFF";
(0055) const char cmd_fon[] = "FON";
(0056) const char cmd_foff[] = "FOFF";
(0057) char nmea_gprmc_empty[] = NMEA_GPRMC_EMPTY;
(0058) char nmea_shftl_empty[] = NMEA_SHFTL_EMPTY;
(0059) char fld_buf[NMEA_MAX_SIZE];
(0060) bool override = false;
(0061) unsigned long override_counter;
(0062) 
(0063) unsigned int const schedule[2][2] = {
(0064) 		                                {5, POWER_MAX},
(0065) 		                                {20, 0}
(0066)                               		};
(0067) 
(0068) struct datetime {
(0069) 	unsigned char sec;
(0070) 	unsigned char min;
(0071) 	unsigned char hour;
(0072) 	unsigned char day;
(0073) 	unsigned char month;
(0074) 	unsigned char year;
(0075) 	bool valid;
(0076) };
(0077) 
(0078) unsigned int power_target = 0;
(0079) 
(0080) // NMEA variables
(0081) char NMEA_buffer_gps[NMEA_MAX_SIZE] = "NMEA_buffer_gps";
(0082) char NMEA_buffer_rf[NMEA_MAX_SIZE] = "NMEA_buffer_rf";
(0083) char NMEA_GPRMC[NMEA_MAX_SIZE] = NMEA_GPRMC_EMPTY;
(0084) char NMEA_SHFTL[NMEA_MAX_SIZE] = NMEA_SHFTL_EMPTY;
(0085) bool NMEA_cmd_received = false;
(0086) unsigned char NMEA_pointer_gps;
(0087) unsigned char NMEA_pointer_rf;
(0088) 
(0089) struct datetime gps_datetime = {0, 0, 0, 0, 0, 0, false};
(0090) struct datetime local_datetime = {0, 0, 0, 0, 0, 0, false};
(0091) 
(0092) void set_power(unsigned int pwr);
(0093) void override_enable(void);
(0094) void update_power(void);
(0095) void schedule_processing(unsigned char hour);
(0096) void schedule_init(void);
(0097) void rtc_update(struct datetime *datetime);
(0098) bool check_fld(const char *cmd);
(0099) 
(0100) // NMEA functions
(0101) bool NMEA_handle_packet(char *packet, char *NMEA_data);
(0102) void NMEA_GetField(char *packet, unsigned char field, char *result);
(0103) void NMEA_GetTimeUTC(char *gprmc, struct datetime *gps_datetime);
(0104) 
(0105) unsigned char str_cmp(char *str1, char *str2, unsigned char stop);
(0106) unsigned char str_cmp_const(char *str1, const char *str2, unsigned char stop);
(0107) unsigned char byte_to_bcd(unsigned char byte);
(0108) unsigned char bcd_to_byte(unsigned char reg);
(0109) void utc_to_local(struct datetime *gps_datetime, struct datetime *local_datetime);
(0110) 
(0111) void gps_signal(void)
(0112) {
_gps_signal:
    0C19: 10       PUSH  X
    0C1A: 4F       MOV   X,SP
    0C1B: 38 02    ADD   SP,0x2
(0113) 	M8C_DisableGInt;
    0C1D: 70 FE    AND   F,0xFE
(0114) 	if (NMEA_pointer_gps >= NMEA_MAX_SIZE) NMEA_pointer_gps = 0;
    0C1F: 62 D0 02 MOV   REG[0xD0],0x2
    0C22: 3C 01 52 CMP   [NMEA_pointer_gps],0x52
    0C25: C0 07    JC    0x0C2D
    0C27: 62 D0 02 MOV   REG[0xD0],0x2
    0C2A: 55 01 00 MOV   [NMEA_pointer_gps],0x0
(0115)     NMEA_buffer_gps[NMEA_pointer_gps] = RX8_GPS_bReadRxData();	
    0C2D: 10       PUSH  X
    0C2E: 7C 08 4B LCALL bRX8_GPS_ReadRxData|_RX8_GPS_bReadRxData|RX8_GPS_bReadRxData|_bRX8_GPS_ReadRxData
    0C31: 20       POP   X
    0C32: 62 D0 00 MOV   REG[0xD0],0x0
    0C35: 53 DA    MOV   [__r0],A
    0C37: 62 D0 02 MOV   REG[0xD0],0x2
    0C3A: 51 01    MOV   A,[NMEA_pointer_gps]
    0C3C: 62 D0 00 MOV   REG[0xD0],0x0
    0C3F: 53 D7    MOV   [__r3],A
    0C41: 55 D8 00 MOV   [__r2],0x0
    0C44: 06 D7 08 ADD   [__r3],0x8
    0C47: 0E D8 00 ADC   [__r2],0x0
    0C4A: 51 D8    MOV   A,[__r2]
    0C4C: 60 D5    MOV   REG[0xD5],A
    0C4E: 51 DA    MOV   A,[__r0]
    0C50: 3F D7    MVI   [__r3],A
(0116)     NMEA_buffer_gps[NMEA_pointer_gps + 1] = 0;	
    0C52: 62 D0 02 MOV   REG[0xD0],0x2
    0C55: 51 01    MOV   A,[NMEA_pointer_gps]
    0C57: 62 D0 00 MOV   REG[0xD0],0x0
    0C5A: 53 D9    MOV   [__r1],A
    0C5C: 55 DA 00 MOV   [__r0],0x0
    0C5F: 06 D9 09 ADD   [__r1],0x9
    0C62: 0E DA 00 ADC   [__r0],0x0
    0C65: 51 DA    MOV   A,[__r0]
    0C67: 60 D5    MOV   REG[0xD5],A
    0C69: 50 00    MOV   A,0x0
    0C6B: 3F D9    MVI   [__r1],A
(0117)     switch(NMEA_buffer_gps[NMEA_pointer_gps])
    0C6D: 62 D0 02 MOV   REG[0xD0],0x2
    0C70: 51 01    MOV   A,[NMEA_pointer_gps]
    0C72: 62 D0 00 MOV   REG[0xD0],0x0
    0C75: 53 D9    MOV   [__r1],A
    0C77: 55 DA 00 MOV   [__r0],0x0
    0C7A: 06 D9 08 ADD   [__r1],0x8
    0C7D: 0E DA 00 ADC   [__r0],0x0
    0C80: 51 DA    MOV   A,[__r0]
    0C82: 60 D4    MOV   REG[0xD4],A
    0C84: 3E D9    MVI   A,[__r1]
    0C86: 54 01    MOV   [X+1],A
    0C88: 56 00 00 MOV   [X+0],0x0
    0C8B: 52 01    MOV   A,[X+1]
    0C8D: 11 0A    SUB   A,0xA
    0C8F: 53 CD    MOV   [__rY],A
    0C91: 52 00    MOV   A,[X+0]
    0C93: 31 80    XOR   A,0x80
    0C95: 19 80    SBB   A,0x80
    0C97: C0 2B    JC    0x0CC3
    0C99: 2A CD    OR    A,[__rY]
    0C9B: A0 15    JZ    0x0CB1
    0C9D: 3D 00 00 CMP   [X+0],0x0
    0CA0: B0 06    JNZ   0x0CA7
    0CA2: 3D 01 24 CMP   [X+1],0x24
    0CA5: A0 03    JZ    0x0CA9
    0CA7: 80 1B    JMP   0x0CC3
(0118)     {
(0119)         case NMEA_START_DELIMITER:
(0120)         NMEA_pointer_gps = 0;
    0CA9: 62 D0 02 MOV   REG[0xD0],0x2
    0CAC: 55 01 00 MOV   [NMEA_pointer_gps],0x0
(0121)         break;
    0CAF: 80 18    JMP   0x0CC8
(0122)         
(0123)         case NMEA_END_DELIMITER:
(0124)         NMEA_handle_packet(NMEA_buffer_gps, NMEA_GPRMC);
    0CB1: 50 01    MOV   A,0x1
    0CB3: 08       PUSH  A
    0CB4: 50 00    MOV   A,0x0
    0CB6: 08       PUSH  A
    0CB7: 50 00    MOV   A,0x0
    0CB9: 08       PUSH  A
    0CBA: 50 08    MOV   A,0x8
    0CBC: 08       PUSH  A
    0CBD: 96 53    CALL  _NMEA_handle_packet
    0CBF: 38 FC    ADD   SP,0xFC
(0125)         break;
    0CC1: 80 06    JMP   0x0CC8
(0126)         
(0127)         default:
(0128)         NMEA_pointer_gps++;
    0CC3: 62 D0 02 MOV   REG[0xD0],0x2
    0CC6: 76 01    INC   [NMEA_pointer_gps]
(0129)         break;
(0130)     }
(0131) 	M8C_EnableGInt;
    0CC8: 71 01    OR    F,0x1
    0CCA: 38 FE    ADD   SP,0xFE
    0CCC: 20       POP   X
    0CCD: 7F       RET   
(0132) }
(0133) 
(0134) void rf_signal(void)
(0135) {	
_rf_signal:
    0CCE: 10       PUSH  X
    0CCF: 4F       MOV   X,SP
    0CD0: 38 02    ADD   SP,0x2
(0136) 	M8C_DisableGInt;
    0CD2: 70 FE    AND   F,0xFE
(0137) 	if (NMEA_pointer_rf >= NMEA_MAX_SIZE) NMEA_pointer_rf = 0;
    0CD4: 62 D0 02 MOV   REG[0xD0],0x2
    0CD7: 3C 00 52 CMP   [NMEA_pointer_rf],0x52
    0CDA: C0 07    JC    0x0CE2
    0CDC: 62 D0 02 MOV   REG[0xD0],0x2
    0CDF: 55 00 00 MOV   [NMEA_pointer_rf],0x0
(0138)     NMEA_buffer_rf[NMEA_pointer_rf] = RX8_RF_bReadRxData();	
    0CE2: 10       PUSH  X
    0CE3: 7C 06 65 LCALL _RX8_RF_bReadRxData|bRX8_RF_ReadRxData|RX8_RF_bReadRxData|_bRX8_RF_ReadRxData
    0CE6: 20       POP   X
    0CE7: 62 D0 00 MOV   REG[0xD0],0x0
    0CEA: 53 DA    MOV   [__r0],A
    0CEC: 62 D0 02 MOV   REG[0xD0],0x2
    0CEF: 51 00    MOV   A,[NMEA_pointer_rf]
    0CF1: 62 D0 00 MOV   REG[0xD0],0x0
    0CF4: 53 D7    MOV   [__r3],A
    0CF6: 55 D8 00 MOV   [__r2],0x0
    0CF9: 06 D7 52 ADD   [__r3],0x52
    0CFC: 0E D8 01 ADC   [__r2],0x1
    0CFF: 51 D8    MOV   A,[__r2]
    0D01: 60 D5    MOV   REG[0xD5],A
    0D03: 51 DA    MOV   A,[__r0]
    0D05: 3F D7    MVI   [__r3],A
(0139)     NMEA_buffer_rf[NMEA_pointer_rf + 1] = 0;	
    0D07: 62 D0 02 MOV   REG[0xD0],0x2
    0D0A: 51 00    MOV   A,[NMEA_pointer_rf]
    0D0C: 62 D0 00 MOV   REG[0xD0],0x0
    0D0F: 53 D9    MOV   [__r1],A
    0D11: 55 DA 00 MOV   [__r0],0x0
    0D14: 06 D9 53 ADD   [__r1],0x53
    0D17: 0E DA 01 ADC   [__r0],0x1
    0D1A: 51 DA    MOV   A,[__r0]
    0D1C: 60 D5    MOV   REG[0xD5],A
    0D1E: 50 00    MOV   A,0x0
    0D20: 3F D9    MVI   [__r1],A
(0140)     switch(NMEA_buffer_rf[NMEA_pointer_rf])
    0D22: 62 D0 02 MOV   REG[0xD0],0x2
    0D25: 51 00    MOV   A,[NMEA_pointer_rf]
    0D27: 62 D0 00 MOV   REG[0xD0],0x0
    0D2A: 53 D9    MOV   [__r1],A
    0D2C: 55 DA 00 MOV   [__r0],0x0
    0D2F: 06 D9 52 ADD   [__r1],0x52
    0D32: 0E DA 01 ADC   [__r0],0x1
    0D35: 51 DA    MOV   A,[__r0]
    0D37: 60 D4    MOV   REG[0xD4],A
    0D39: 3E D9    MVI   A,[__r1]
    0D3B: 54 01    MOV   [X+1],A
    0D3D: 56 00 00 MOV   [X+0],0x0
    0D40: 52 01    MOV   A,[X+1]
    0D42: 11 0A    SUB   A,0xA
    0D44: 53 CD    MOV   [__rY],A
    0D46: 52 00    MOV   A,[X+0]
    0D48: 31 80    XOR   A,0x80
    0D4A: 19 80    SBB   A,0x80
    0D4C: C0 41    JC    0x0D8E
    0D4E: 2A CD    OR    A,[__rY]
    0D50: A0 15    JZ    0x0D66
    0D52: 3D 00 00 CMP   [X+0],0x0
    0D55: B0 06    JNZ   0x0D5C
    0D57: 3D 01 24 CMP   [X+1],0x24
    0D5A: A0 03    JZ    0x0D5E
    0D5C: 80 31    JMP   0x0D8E
(0141)     {
(0142)         case NMEA_START_DELIMITER:
(0143)         NMEA_pointer_rf = 0;
    0D5E: 62 D0 02 MOV   REG[0xD0],0x2
    0D61: 55 00 00 MOV   [NMEA_pointer_rf],0x0
(0144)         break;
    0D64: 80 2E    JMP   0x0D93
(0145)         
(0146)         case NMEA_END_DELIMITER:
(0147)         NMEA_cmd_received = NMEA_handle_packet(NMEA_buffer_rf, NMEA_SHFTL);
    0D66: 50 00    MOV   A,0x0
    0D68: 08       PUSH  A
    0D69: 50 5A    MOV   A,0x5A
    0D6B: 08       PUSH  A
    0D6C: 50 01    MOV   A,0x1
    0D6E: 08       PUSH  A
    0D6F: 50 52    MOV   A,0x52
    0D71: 08       PUSH  A
    0D72: 95 9E    CALL  _NMEA_handle_packet
    0D74: 38 FC    ADD   SP,0xFC
    0D76: 62 D0 00 MOV   REG[0xD0],0x0
    0D79: 51 D9    MOV   A,[__r1]
    0D7B: 08       PUSH  A
    0D7C: 51 DA    MOV   A,[__r0]
    0D7E: 62 D0 01 MOV   REG[0xD0],0x1
    0D81: 53 FA    MOV   [NMEA_cmd_received],A
    0D83: 18       POP   A
    0D84: 53 FB    MOV   [NMEA_cmd_received+1],A
(0148)         NMEA_buffer_rf[0] = 0;
    0D86: 62 D0 01 MOV   REG[0xD0],0x1
    0D89: 55 52 00 MOV   [NMEA_buffer_rf],0x0
(0149)         break;
    0D8C: 80 06    JMP   0x0D93
(0150)         
(0151)         default:
(0152)         NMEA_pointer_rf++;
    0D8E: 62 D0 02 MOV   REG[0xD0],0x2
    0D91: 76 00    INC   [NMEA_pointer_rf]
(0153)         break;
(0154)     }
(0155) 	M8C_EnableGInt;
    0D93: 71 01    OR    F,0x1
    0D95: 38 FE    ADD   SP,0xFE
    0D97: 20       POP   X
    0D98: 7F       RET   
(0156) }
(0157) 
(0158) void main(void)
(0159) {
_main:
  t                    --> X+0
    0D99: 10       PUSH  X
    0D9A: 4F       MOV   X,SP
    0D9B: 38 01    ADD   SP,0x1
(0160) 	unsigned char t;
(0161) 	
(0162) 	M8C_EnableGInt; // Uncomment this line to enable Global Interrupts
    0D9D: 71 01    OR    F,0x1
(0163) 
(0164) 	RTC_SetHour(0x08);
    0D9F: 10       PUSH  X
    0DA0: 50 08    MOV   A,0x8
    0DA2: 7C 09 A4 LCALL _RTC_SetHour
(0165) 	RTC_SetMinute(0x00);
    0DA5: 50 00    MOV   A,0x0
    0DA7: 7C 09 8C LCALL _RTC_SetMinute
(0166) 	RTC_SetSecond(0x00);
    0DAA: 50 00    MOV   A,0x0
    0DAC: 7C 09 74 LCALL _RTC_SetSecond
(0167) 	RTC_Start();
    0DAF: 7C 09 39 LCALL _RTC_Start
(0168) 	PWM16_CH0_Start();
    0DB2: 7C 0A 22 LCALL _PWM16_CH0_Start
(0169) 	PWM16_CH1_Start();
    0DB5: 7C 09 C5 LCALL _PWM16_CH1_Start
(0170) 	Counter16_PwrUpd_Start();
    0DB8: 7C 0B 92 LCALL _Counter16_PwrUpd_Start
(0171) 	Counter8_RF_clk_Start();
    0DBB: 7C 0A BD LCALL _Counter8_RF_clk_Start
(0172) 	RX8_GPS_Start(RX8_GPS_PARITY_NONE);
    0DBE: 50 00    MOV   A,0x0
    0DC0: 7C 08 42 LCALL _RX8_GPS_Start
(0173) 	RX8_RF_Start(RX8_GPS_PARITY_ODD);
    0DC3: 50 06    MOV   A,0x6
    0DC5: 7C 06 5C LCALL _RX8_RF_Start
(0174) 	
(0175) #ifdef DEBUG
(0176) 	LCD_Init();
(0177) 	LCD_Position(0, 0);
(0178) 	LCD_PrCString(" ");
(0179) #endif // DEBUG
(0180) 	
(0181) 	RX8_GPS_EnableInt();
    0DC8: 7C 08 3A LCALL _RX8_GPS_EnableInt
(0182) 	RX8_RF_EnableInt();
    0DCB: 7C 06 54 LCALL _RX8_RF_EnableInt
(0183) 	Counter16_PwrUpd_EnableInt();
    0DCE: 7C 0B 8A LCALL _Counter16_PwrUpd_EnableInt
(0184) 		
(0185) 	Counter16_PwrUpd_WritePeriod(POWER_UPDATE_SLOW);
    0DD1: 57 07    MOV   X,0x7
    0DD3: 50 D0    MOV   A,0xD0
    0DD5: 7C 0B 9A LCALL _Counter16_PwrUpd_WritePeriod
    0DD8: 20       POP   X
(0186) 	set_power(POWER_MAX);
    0DD9: 50 36    MOV   A,0x36
    0DDB: 08       PUSH  A
    0DDC: 50 B0    MOV   A,0xB0
    0DDE: 08       PUSH  A
    0DDF: 91 DF    CALL  _set_power
    0DE1: 38 FE    ADD   SP,0xFE
(0187) 	LED_Blue_Off();
    0DE3: 10       PUSH  X
    0DE4: 7C 0A 7A LCALL LED_Blue_Start|LED_Blue_Off|_LED_Blue_Start|_LED_Blue_Stop|_LED_Blue_Off|LED_Blue_Stop
    0DE7: 20       POP   X
    0DE8: 81 D0    JMP   0x0FB9
(0188) 	
(0189) 	while (1)
(0190) 	{
(0191) 		M8C_DisableGInt;
    0DEA: 70 FE    AND   F,0xFE
(0192) 		
(0193) 		// Handle commands
(0194) 		if (NMEA_cmd_received)
    0DEC: 62 D0 01 MOV   REG[0xD0],0x1
    0DEF: 3C FA 00 CMP   [NMEA_cmd_received],0x0
    0DF2: B0 06    JNZ   0x0DF9
    0DF4: 3C FB 00 CMP   [NMEA_cmd_received+1],0x0
    0DF7: A1 2A    JZ    0x0F22
(0195)         {
(0196) 			LED_Blue_On();
    0DF9: 10       PUSH  X
    0DFA: 7C 0A 76 LCALL _LED_Blue_On
    0DFD: 20       POP   X
(0197) 			NMEA_cmd_received = false;		
    0DFE: 62 D0 01 MOV   REG[0xD0],0x1
    0E01: 55 FB 00 MOV   [NMEA_cmd_received+1],0x0
    0E04: 55 FA 00 MOV   [NMEA_cmd_received],0x0
(0198)             
(0199)             // NMEA_SHFTL handle
(0200) 			NMEA_GetField(NMEA_SHFTL, NMEA_FIELD_ID, fld_buf);
    0E07: 50 01    MOV   A,0x1
    0E09: 08       PUSH  A
    0E0A: 50 A4    MOV   A,0xA4
    0E0C: 08       PUSH  A
    0E0D: 50 02    MOV   A,0x2
    0E0F: 08       PUSH  A
    0E10: 50 00    MOV   A,0x0
    0E12: 08       PUSH  A
    0E13: 50 5A    MOV   A,0x5A
    0E15: 08       PUSH  A
    0E16: 93 BF    CALL  _NMEA_GetField
(0201) 			if(check_fld(hw_id) || check_fld("0"))	// Check ID
    0E18: 50 01    MOV   A,0x1
    0E1A: 08       PUSH  A
    0E1B: 50 90    MOV   A,0x90
    0E1D: 08       PUSH  A
    0E1E: 93 7C    CALL  _check_fld
    0E20: 38 F9    ADD   SP,0xF9
    0E22: 62 D0 00 MOV   REG[0xD0],0x0
    0E25: 3C DA 00 CMP   [__r0],0x0
    0E28: B0 1D    JNZ   0x0E46
    0E2A: 3C D9 00 CMP   [__r1],0x0
    0E2D: B0 18    JNZ   0x0E46
    0E2F: 50 01    MOV   A,0x1
    0E31: 08       PUSH  A
    0E32: 50 AA    MOV   A,0xAA
    0E34: 08       PUSH  A
    0E35: 93 65    CALL  _check_fld
    0E37: 38 FE    ADD   SP,0xFE
    0E39: 62 D0 00 MOV   REG[0xD0],0x0
    0E3C: 3C DA 00 CMP   [__r0],0x0
    0E3F: B0 06    JNZ   0x0E46
    0E41: 3C D9 00 CMP   [__r1],0x0
    0E44: A0 DD    JZ    0x0F22
(0202) 			{			
(0203) 	            NMEA_GetField(NMEA_SHFTL, NMEA_FIELD_CMD, fld_buf);
    0E46: 50 01    MOV   A,0x1
    0E48: 08       PUSH  A
    0E49: 50 A4    MOV   A,0xA4
    0E4B: 08       PUSH  A
    0E4C: 50 01    MOV   A,0x1
    0E4E: 08       PUSH  A
    0E4F: 50 00    MOV   A,0x0
    0E51: 08       PUSH  A
    0E52: 50 5A    MOV   A,0x5A
    0E54: 08       PUSH  A
    0E55: 93 80    CALL  _NMEA_GetField
(0204) 	            if(check_fld(cmd_on))
    0E57: 50 01    MOV   A,0x1
    0E59: 08       PUSH  A
    0E5A: 50 92    MOV   A,0x92
    0E5C: 08       PUSH  A
    0E5D: 93 3D    CALL  _check_fld
    0E5F: 38 F9    ADD   SP,0xF9
    0E61: 62 D0 00 MOV   REG[0xD0],0x0
    0E64: 3C DA 00 CMP   [__r0],0x0
    0E67: B0 06    JNZ   0x0E6E
    0E69: 3C D9 00 CMP   [__r1],0x0
    0E6C: A0 16    JZ    0x0E83
(0205) 	            {
(0206) 	                Counter16_PwrUpd_WritePeriod(POWER_UPDATE_SLOW);
    0E6E: 10       PUSH  X
    0E6F: 57 07    MOV   X,0x7
    0E71: 50 D0    MOV   A,0xD0
    0E73: 7C 0B 9A LCALL _Counter16_PwrUpd_WritePeriod
    0E76: 20       POP   X
(0207) 					set_power(POWER_MAX);
    0E77: 50 36    MOV   A,0x36
    0E79: 08       PUSH  A
    0E7A: 50 B0    MOV   A,0xB0
    0E7C: 08       PUSH  A
    0E7D: 91 41    CALL  _set_power
    0E7F: 38 FE    ADD   SP,0xFE
(0208) 					override_enable();	
    0E81: 91 5C    CALL  _override_enable
(0209) 	            }
(0210) 	            if(check_fld(cmd_off))
    0E83: 50 01    MOV   A,0x1
    0E85: 08       PUSH  A
    0E86: 50 95    MOV   A,0x95
    0E88: 08       PUSH  A
    0E89: 93 11    CALL  _check_fld
    0E8B: 38 FE    ADD   SP,0xFE
    0E8D: 62 D0 00 MOV   REG[0xD0],0x0
    0E90: 3C DA 00 CMP   [__r0],0x0
    0E93: B0 06    JNZ   0x0E9A
    0E95: 3C D9 00 CMP   [__r1],0x0
    0E98: A0 14    JZ    0x0EAD
(0211) 	            {
(0212) 	                Counter16_PwrUpd_WritePeriod(POWER_UPDATE_SLOW);
    0E9A: 10       PUSH  X
    0E9B: 57 07    MOV   X,0x7
    0E9D: 50 D0    MOV   A,0xD0
    0E9F: 7C 0B 9A LCALL _Counter16_PwrUpd_WritePeriod
    0EA2: 20       POP   X
(0213) 					set_power(0);
    0EA3: 50 00    MOV   A,0x0
    0EA5: 08       PUSH  A
    0EA6: 08       PUSH  A
    0EA7: 91 17    CALL  _set_power
    0EA9: 38 FE    ADD   SP,0xFE
(0214) 					override_enable();	
    0EAB: 91 32    CALL  _override_enable
(0215) 	            }
(0216) 				if(check_fld(cmd_fon))
    0EAD: 50 01    MOV   A,0x1
    0EAF: 08       PUSH  A
    0EB0: 50 99    MOV   A,0x99
    0EB2: 08       PUSH  A
    0EB3: 92 E7    CALL  _check_fld
    0EB5: 38 FE    ADD   SP,0xFE
    0EB7: 62 D0 00 MOV   REG[0xD0],0x0
    0EBA: 3C DA 00 CMP   [__r0],0x0
    0EBD: B0 06    JNZ   0x0EC4
    0EBF: 3C D9 00 CMP   [__r1],0x0
    0EC2: A0 18    JZ    0x0EDB
(0217) 	            {
(0218) 	                Counter16_PwrUpd_WritePeriod(POWER_UPDATE_FAST);
    0EC4: 10       PUSH  X
    0EC5: 57 00    MOV   X,0x0
    0EC7: 50 64    MOV   A,0x64
    0EC9: 7C 0B 9A LCALL _Counter16_PwrUpd_WritePeriod
    0ECC: 20       POP   X
(0219) 					set_power(POWER_MAX);
    0ECD: 50 36    MOV   A,0x36
    0ECF: 08       PUSH  A
    0ED0: 50 B0    MOV   A,0xB0
    0ED2: 08       PUSH  A
    0ED3: 90 EB    CALL  _set_power
    0ED5: 38 FE    ADD   SP,0xFE
(0220) 					override_enable();	
    0ED7: 91 06    CALL  _override_enable
(0221) 	            }
    0ED9: 80 2B    JMP   0x0F05
(0222) 	            else if(check_fld(cmd_foff))
    0EDB: 50 01    MOV   A,0x1
    0EDD: 08       PUSH  A
    0EDE: 50 9D    MOV   A,0x9D
    0EE0: 08       PUSH  A
    0EE1: 92 B9    CALL  _check_fld
    0EE3: 38 FE    ADD   SP,0xFE
    0EE5: 62 D0 00 MOV   REG[0xD0],0x0
    0EE8: 3C DA 00 CMP   [__r0],0x0
    0EEB: B0 06    JNZ   0x0EF2
    0EED: 3C D9 00 CMP   [__r1],0x0
    0EF0: A0 14    JZ    0x0F05
(0223) 	            {
(0224) 	                Counter16_PwrUpd_WritePeriod(POWER_UPDATE_FAST);
    0EF2: 10       PUSH  X
    0EF3: 57 00    MOV   X,0x0
    0EF5: 50 64    MOV   A,0x64
    0EF7: 7C 0B 9A LCALL _Counter16_PwrUpd_WritePeriod
    0EFA: 20       POP   X
(0225) 					set_power(0);
    0EFB: 50 00    MOV   A,0x0
    0EFD: 08       PUSH  A
    0EFE: 08       PUSH  A
    0EFF: 90 BF    CALL  _set_power
    0F01: 38 FE    ADD   SP,0xFE
(0226) 					override_enable();	
    0F03: 90 DA    CALL  _override_enable
(0227) 	            }
(0228) 	            NMEA_SHFTL[0] = 0;
    0F05: 62 D0 00 MOV   REG[0xD0],0x0
    0F08: 55 5A 00 MOV   [NMEA_SHFTL],0x0
(0229) 	            strncat(NMEA_SHFTL, nmea_shftl_empty, NMEA_MAX_SIZE);
    0F0B: 50 00    MOV   A,0x0
    0F0D: 08       PUSH  A
    0F0E: 50 52    MOV   A,0x52
    0F10: 08       PUSH  A
    0F11: 50 00    MOV   A,0x0
    0F13: 08       PUSH  A
    0F14: 50 EB    MOV   A,0xEB
    0F16: 08       PUSH  A
    0F17: 50 00    MOV   A,0x0
    0F19: 08       PUSH  A
    0F1A: 50 5A    MOV   A,0x5A
    0F1C: 08       PUSH  A
    0F1D: 7C 19 D8 LCALL _strncat
    0F20: 38 FA    ADD   SP,0xFA
(0230) 			}
(0231) 		}		
(0232) 			
(0233) 		#ifdef DEBUG
(0234) 			LCD_Position(0, 0);
(0235) 			LCD_PrHexByte(RTC_bReadHour());
(0236) 			LCD_Position(0, 3);
(0237) 			LCD_PrHexByte(RTC_bReadMinute());
(0238) 			LCD_Position(0, 6);
(0239) 			LCD_PrHexByte(RTC_bReadSecond());
(0240) 			
(0241) 			LCD_Position(1, 0);
(0242) 			LCD_PrHexInt(PWM16_CH0_wReadPulseWidth());			
(0243) 		#endif // DEBUG
(0244) 				
(0245) 		if(!override)
    0F22: 62 D0 01 MOV   REG[0xD0],0x1
    0F25: 3C FE 00 CMP   [override],0x0
    0F28: B0 51    JNZ   0x0F7A
    0F2A: 3C FF 00 CMP   [override+1],0x0
    0F2D: B0 4C    JNZ   0x0F7A
(0246) 		{
(0247) 			// Get datetime
(0248) 			local_datetime.valid = false;
    0F2F: 62 D0 00 MOV   REG[0xD0],0x0
    0F32: 55 E2 00 MOV   [local_datetime+7],0x0
    0F35: 55 E1 00 MOV   [local_datetime+6],0x0
(0249) 			NMEA_GetTimeUTC(NMEA_GPRMC, &gps_datetime);
    0F38: 50 00    MOV   A,0x0
    0F3A: 08       PUSH  A
    0F3B: 50 E3    MOV   A,0xE3
    0F3D: 08       PUSH  A
    0F3E: 50 01    MOV   A,0x1
    0F40: 08       PUSH  A
    0F41: 50 00    MOV   A,0x0
    0F43: 08       PUSH  A
    0F44: 94 F7    CALL  _NMEA_GetTimeUTC
    0F46: 38 FC    ADD   SP,0xFC
(0250) 			if(gps_datetime.valid) 
    0F48: 62 D0 00 MOV   REG[0xD0],0x0
    0F4B: 3C E9 00 CMP   [gps_datetime+6],0x0
    0F4E: B0 06    JNZ   0x0F55
    0F50: 3C EA 00 CMP   [gps_datetime+7],0x0
    0F53: A0 19    JZ    0x0F6D
(0251) 			{
(0252) 				utc_to_local(&gps_datetime, &local_datetime);
    0F55: 50 00    MOV   A,0x0
    0F57: 08       PUSH  A
    0F58: 50 DB    MOV   A,0xDB
    0F5A: 08       PUSH  A
    0F5B: 50 00    MOV   A,0x0
    0F5D: 08       PUSH  A
    0F5E: 50 E3    MOV   A,0xE3
    0F60: 08       PUSH  A
    0F61: 97 FF    CALL  _utc_to_local
(0253) 				rtc_update(&local_datetime);
    0F63: 50 00    MOV   A,0x0
    0F65: 08       PUSH  A
    0F66: 50 DB    MOV   A,0xDB
    0F68: 08       PUSH  A
    0F69: 91 CF    CALL  _rtc_update
    0F6B: 38 FA    ADD   SP,0xFA
(0254) 			}
(0255) 			M8C_EnableGInt;
    0F6D: 71 01    OR    F,0x1
(0256) 			
(0257) 			// Scheduler
(0258) 			Counter16_PwrUpd_WritePeriod(POWER_UPDATE_SLOW);
    0F6F: 10       PUSH  X
    0F70: 57 07    MOV   X,0x7
    0F72: 50 D0    MOV   A,0xD0
    0F74: 7C 0B 9A LCALL _Counter16_PwrUpd_WritePeriod
    0F77: 20       POP   X
(0259) 			schedule_init();
    0F78: 91 82    CALL  _schedule_init
(0260) 		}
(0261) 		
(0262) 		M8C_EnableGInt;
    0F7A: 71 01    OR    F,0x1
(0263) 		
(0264) 		Delay10msTimes(WAIT_PERIOD);
    0F7C: 10       PUSH  X
    0F7D: 50 02    MOV   A,0x2
    0F7F: 7C 0B EA LCALL __UserModules_end|Delay10msTimes|_Delay10msTimes|__text_start
    0F82: 20       POP   X
(0265) 		if (override_counter > 0) override_counter--;
    0F83: 62 D0 01 MOV   REG[0xD0],0x1
    0F86: 3C F6 00 CMP   [override_counter],0x0
    0F89: B0 10    JNZ   0x0F9A
    0F8B: 3C F7 00 CMP   [override_counter+1],0x0
    0F8E: B0 0B    JNZ   0x0F9A
    0F90: 3C F8 00 CMP   [override_counter+2],0x0
    0F93: B0 06    JNZ   0x0F9A
    0F95: 3C F9 00 CMP   [override_counter+3],0x0
    0F98: A0 12    JZ    0x0FAB
    0F9A: 62 D0 01 MOV   REG[0xD0],0x1
    0F9D: 16 F9 01 SUB   [override_counter+3],0x1
    0FA0: 1E F8 00 SBB   [override_counter+2],0x0
    0FA3: 1E F7 00 SBB   [override_counter+1],0x0
    0FA6: 1E F6 00 SBB   [override_counter],0x0
    0FA9: 80 0A    JMP   0x0FB4
(0266) 		else override = false;
    0FAB: 62 D0 01 MOV   REG[0xD0],0x1
    0FAE: 55 FF 00 MOV   [override+1],0x0
    0FB1: 55 FE 00 MOV   [override],0x0
(0267) 		LED_Blue_Off();
    0FB4: 10       PUSH  X
    0FB5: 7C 0A 7A LCALL LED_Blue_Start|LED_Blue_Off|_LED_Blue_Start|_LED_Blue_Stop|_LED_Blue_Off|LED_Blue_Stop
    0FB8: 20       POP   X
(0268) 	}
    0FB9: 8E 30    JMP   0x0DEA
    0FBB: 38 FF    ADD   SP,0xFF
    0FBD: 20       POP   X
    0FBE: 8F FF    JMP   0x0FBE
(0269) }
(0270) 
(0271) void set_power(unsigned int pwr)
(0272) {
_set_power:
  pwr                  --> X-5
    0FC0: 10       PUSH  X
    0FC1: 4F       MOV   X,SP
(0273) 	if(pwr > POWER_MAX) pwr = POWER_MAX;
    0FC2: 50 B0    MOV   A,0xB0
    0FC4: 13 FC    SUB   A,[X-4]
    0FC6: 50 36    MOV   A,0x36
    0FC8: 1B FB    SBB   A,[X-5]
    0FCA: D0 07    JNC   0x0FD2
    0FCC: 56 FC B0 MOV   [X-4],0xB0
    0FCF: 56 FB 36 MOV   [X-5],0x36
(0274) 	power_target = pwr;
    0FD2: 62 D0 01 MOV   REG[0xD0],0x1
    0FD5: 52 FC    MOV   A,[X-4]
    0FD7: 53 FD    MOV   [power_target+1],A
    0FD9: 52 FB    MOV   A,[X-5]
    0FDB: 53 FC    MOV   [power_target],A
    0FDD: 20       POP   X
    0FDE: 7F       RET   
(0275) }
(0276) 
(0277) void override_enable(void)
(0278) {
(0279) 	override = true;
_override_enable:
    0FDF: 62 D0 01 MOV   REG[0xD0],0x1
    0FE2: 55 FF 01 MOV   [override+1],0x1
    0FE5: 55 FE 00 MOV   [override],0x0
(0280) 	override_counter = OVERRIDE_TIMEOUT;
    0FE8: 62 D0 01 MOV   REG[0xD0],0x1
    0FEB: 55 F6 00 MOV   [override_counter],0x0
    0FEE: 55 F7 08 MOV   [override_counter+1],0x8
    0FF1: 55 F8 3D MOV   [override_counter+2],0x3D
    0FF4: 55 F9 60 MOV   [override_counter+3],0x60
    0FF7: 7F       RET   
(0281) }
(0282) 
(0283) void update_power(void)
(0284) {
_update_power:
  pwr                  --> X+0
    0FF8: 10       PUSH  X
    0FF9: 4F       MOV   X,SP
    0FFA: 38 02    ADD   SP,0x2
(0285) 	unsigned int pwr;
(0286) 	
(0287) 	// CH0
(0288) 	pwr = PWM16_CH0_wReadPulseWidth();
    0FFC: 10       PUSH  X
    0FFD: 7C 0A 36 LCALL wPWM16_CH0_ReadPulseWidth|PWM16_CH0_wReadPulseWidth|_PWM16_CH0_wReadPulseWidth|_wPWM16_CH0_ReadPulseWidth
    1000: 62 D0 00 MOV   REG[0xD0],0x0
    1003: 5A DA    MOV   [__r0],X
    1005: 20       POP   X
    1006: 54 01    MOV   [X+1],A
    1008: 51 DA    MOV   A,[__r0]
    100A: 54 00    MOV   [X+0],A
(0289) 	if(pwr < power_target) pwr += POWER_STEP;
    100C: 62 D0 01 MOV   REG[0xD0],0x1
    100F: 52 01    MOV   A,[X+1]
    1011: 12 FD    SUB   A,[power_target+1]
    1013: 52 00    MOV   A,[X+0]
    1015: 1A FC    SBB   A,[power_target]
    1017: D0 06    JNC   0x101E
    1019: 77 01    INC   [X+1]
    101B: 0F 00 00 ADC   [X+0],0x0
(0290) 	if(pwr > power_target) pwr -= POWER_STEP;
    101E: 62 D0 01 MOV   REG[0xD0],0x1
    1021: 51 FD    MOV   A,[power_target+1]
    1023: 13 01    SUB   A,[X+1]
    1025: 51 FC    MOV   A,[power_target]
    1027: 1B 00    SBB   A,[X+0]
    1029: D0 06    JNC   0x1030
    102B: 7B 01    DEC   [X+1]
    102D: 1F 00 00 SBB   [X+0],0x0
(0291) 	PWM16_CH0_WritePulseWidth(pwr);
    1030: 10       PUSH  X
    1031: 52 00    MOV   A,[X+0]
    1033: 08       PUSH  A
    1034: 52 01    MOV   A,[X+1]
    1036: 20       POP   X
    1037: 7C 0A 30 LCALL _PWM16_CH0_WritePulseWidth
(0292) 	
(0293) 	// CH1
(0294) 	pwr = PWM16_CH1_wReadPulseWidth();
    103A: 7C 09 D9 LCALL _wPWM16_CH1_ReadPulseWidth|_PWM16_CH1_wReadPulseWidth|wPWM16_CH1_ReadPulseWidth|PWM16_CH1_wReadPulseWidth
    103D: 62 D0 00 MOV   REG[0xD0],0x0
    1040: 5A DA    MOV   [__r0],X
    1042: 20       POP   X
    1043: 54 01    MOV   [X+1],A
    1045: 51 DA    MOV   A,[__r0]
    1047: 54 00    MOV   [X+0],A
(0295) 	if(pwr < power_target) pwr += POWER_STEP;
    1049: 62 D0 01 MOV   REG[0xD0],0x1
    104C: 52 01    MOV   A,[X+1]
    104E: 12 FD    SUB   A,[power_target+1]
    1050: 52 00    MOV   A,[X+0]
    1052: 1A FC    SBB   A,[power_target]
    1054: D0 06    JNC   0x105B
    1056: 77 01    INC   [X+1]
    1058: 0F 00 00 ADC   [X+0],0x0
(0296) 	if(pwr > power_target) pwr -= POWER_STEP;
    105B: 62 D0 01 MOV   REG[0xD0],0x1
    105E: 51 FD    MOV   A,[power_target+1]
    1060: 13 01    SUB   A,[X+1]
    1062: 51 FC    MOV   A,[power_target]
    1064: 1B 00    SBB   A,[X+0]
    1066: D0 06    JNC   0x106D
    1068: 7B 01    DEC   [X+1]
    106A: 1F 00 00 SBB   [X+0],0x0
(0297) 	PWM16_CH1_WritePulseWidth(pwr);
    106D: 10       PUSH  X
    106E: 52 00    MOV   A,[X+0]
    1070: 08       PUSH  A
    1071: 52 01    MOV   A,[X+1]
    1073: 20       POP   X
    1074: 7C 09 D3 LCALL _PWM16_CH1_WritePulseWidth
    1077: 20       POP   X
    1078: 38 FE    ADD   SP,0xFE
    107A: 20       POP   X
    107B: 7F       RET   
(0298) }
(0299) 
(0300) void schedule_processing(unsigned char hour)
(0301) {
_schedule_processing:
  i                    --> X+0
  hour                 --> X-4
    107C: 10       PUSH  X
    107D: 4F       MOV   X,SP
    107E: 38 01    ADD   SP,0x1
(0302)     unsigned char i; 
(0303)     for(i = 0; i < sizeof(schedule); i++)
    1080: 56 00 00 MOV   [X+0],0x0
    1083: 80 6F    JMP   0x10F3
(0304)     {
(0305)         if(hour == schedule[i][0])
    1085: 62 D0 00 MOV   REG[0xD0],0x0
    1088: 52 00    MOV   A,[X+0]
    108A: 53 D9    MOV   [__r1],A
    108C: 55 DA 00 MOV   [__r0],0x0
    108F: 65 D9    ASL   [__r1]
    1091: 6B DA    RLC   [__r0]
    1093: 65 D9    ASL   [__r1]
    1095: 6B DA    RLC   [__r0]
    1097: 06 D9 A2 ADD   [__r1],0xA2
    109A: 0E DA 01 ADC   [__r0],0x1
    109D: 51 DA    MOV   A,[__r0]
    109F: 10       PUSH  X
    10A0: 58 D9    MOV   X,[__r1]
    10A2: 08       PUSH  A
    10A3: 28       ROMX  
    10A4: 53 DA    MOV   [__r0],A
    10A6: 18       POP   A
    10A7: 75       INC   X
    10A8: 09 00    ADC   A,0x0
    10AA: 28       ROMX  
    10AB: 53 D9    MOV   [__r1],A
    10AD: 20       POP   X
    10AE: 52 FC    MOV   A,[X-4]
    10B0: 53 D7    MOV   [__r3],A
    10B2: 50 00    MOV   A,0x0
    10B4: 3A DA    CMP   A,[__r0]
    10B6: B0 3A    JNZ   0x10F1
    10B8: 51 D7    MOV   A,[__r3]
    10BA: 3A D9    CMP   A,[__r1]
    10BC: B0 34    JNZ   0x10F1
(0306)         {
(0307)             set_power(schedule[i][1]);
    10BE: 62 D0 00 MOV   REG[0xD0],0x0
    10C1: 52 00    MOV   A,[X+0]
    10C3: 53 D9    MOV   [__r1],A
    10C5: 55 DA 00 MOV   [__r0],0x0
    10C8: 65 D9    ASL   [__r1]
    10CA: 6B DA    RLC   [__r0]
    10CC: 65 D9    ASL   [__r1]
    10CE: 6B DA    RLC   [__r0]
    10D0: 06 D9 A4 ADD   [__r1],0xA4
    10D3: 0E DA 01 ADC   [__r0],0x1
    10D6: 51 DA    MOV   A,[__r0]
    10D8: 10       PUSH  X
    10D9: 58 D9    MOV   X,[__r1]
    10DB: 08       PUSH  A
    10DC: 28       ROMX  
    10DD: 53 DA    MOV   [__r0],A
    10DF: 18       POP   A
    10E0: 75       INC   X
    10E1: 09 00    ADC   A,0x0
    10E3: 28       ROMX  
    10E4: 53 D9    MOV   [__r1],A
    10E6: 20       POP   X
    10E7: 51 DA    MOV   A,[__r0]
    10E9: 08       PUSH  A
    10EA: 51 D9    MOV   A,[__r1]
    10EC: 08       PUSH  A
    10ED: 9E D1    CALL  _set_power
    10EF: 38 FE    ADD   SP,0xFE
(0308)         }
(0309)     }
    10F1: 77 00    INC   [X+0]
    10F3: 3D 00 08 CMP   [X+0],0x8
    10F6: CF 8E    JC    0x1085
    10F8: 38 FF    ADD   SP,0xFF
    10FA: 20       POP   X
    10FB: 7F       RET   
(0310) }
(0311) 
(0312) void schedule_init(void)
(0313) {
_schedule_init:
  hour                 --> X+0
    10FC: 10       PUSH  X
    10FD: 4F       MOV   X,SP
    10FE: 38 01    ADD   SP,0x1
(0314)     unsigned char hour;
(0315) 	
(0316) 	for(hour = 0; hour <= HOUR_MAX; hour++)
    1100: 56 00 00 MOV   [X+0],0x0
    1103: 80 0A    JMP   0x110E
(0317)     {
(0318)         schedule_processing(hour);
    1105: 52 00    MOV   A,[X+0]
    1107: 08       PUSH  A
    1108: 9F 72    CALL  _schedule_processing
    110A: 38 FF    ADD   SP,0xFF
(0319)     }
    110C: 77 00    INC   [X+0]
    110E: 50 17    MOV   A,0x17
    1110: 3B 00    CMP   A,[X+0]
    1112: DF F2    JNC   0x1105
(0320)     for(hour = 0; hour <= bcd_to_byte(RTC_bReadHour()); hour++)
    1114: 56 00 00 MOV   [X+0],0x0
    1117: 80 0A    JMP   0x1122
(0321)     {
(0322)         schedule_processing(hour);
    1119: 52 00    MOV   A,[X+0]
    111B: 08       PUSH  A
    111C: 9F 5E    CALL  _schedule_processing
    111E: 38 FF    ADD   SP,0xFF
(0323)     }
    1120: 77 00    INC   [X+0]
    1122: 10       PUSH  X
    1123: 7C 09 6D LCALL _RTC_bReadHour
    1126: 20       POP   X
    1127: 62 D0 00 MOV   REG[0xD0],0x0
    112A: 08       PUSH  A
    112B: 95 FE    CALL  _bcd_to_byte
    112D: 38 FF    ADD   SP,0xFF
    112F: 62 D0 00 MOV   REG[0xD0],0x0
    1132: 3B 00    CMP   A,[X+0]
    1134: DF E4    JNC   0x1119
    1136: 38 FF    ADD   SP,0xFF
    1138: 20       POP   X
    1139: 7F       RET   
(0324) }
(0325) 
(0326) void rtc_update(struct datetime *datetime)
(0327) {
_rtc_update:
  datetime             --> X-5
    113A: 10       PUSH  X
    113B: 4F       MOV   X,SP
(0328) 	RTC_Stop();
    113C: 10       PUSH  X
    113D: 7C 09 41 LCALL _RTC_Stop
    1140: 20       POP   X
(0329) 	RTC_SetHour(byte_to_bcd(datetime->hour));
    1141: 62 D0 00 MOV   REG[0xD0],0x0
    1144: 52 FC    MOV   A,[X-4]
    1146: 01 02    ADD   A,0x2
    1148: 53 D9    MOV   [__r1],A
    114A: 52 FB    MOV   A,[X-5]
    114C: 09 00    ADC   A,0x0
    114E: 60 D4    MOV   REG[0xD4],A
    1150: 3E D9    MVI   A,[__r1]
    1152: 08       PUSH  A
    1153: 95 9F    CALL  _byte_to_bcd
    1155: 38 FF    ADD   SP,0xFF
    1157: 62 D0 00 MOV   REG[0xD0],0x0
    115A: 10       PUSH  X
    115B: 7C 09 A4 LCALL _RTC_SetHour
    115E: 20       POP   X
(0330) 	RTC_SetMinute(byte_to_bcd(datetime->min));
    115F: 62 D0 00 MOV   REG[0xD0],0x0
    1162: 52 FC    MOV   A,[X-4]
    1164: 01 01    ADD   A,0x1
    1166: 53 D9    MOV   [__r1],A
    1168: 52 FB    MOV   A,[X-5]
    116A: 09 00    ADC   A,0x0
    116C: 60 D4    MOV   REG[0xD4],A
    116E: 3E D9    MVI   A,[__r1]
    1170: 08       PUSH  A
    1171: 95 81    CALL  _byte_to_bcd
    1173: 38 FF    ADD   SP,0xFF
    1175: 62 D0 00 MOV   REG[0xD0],0x0
    1178: 10       PUSH  X
    1179: 7C 09 8C LCALL _RTC_SetMinute
    117C: 20       POP   X
(0331) 	RTC_SetSecond(byte_to_bcd(datetime->sec));
    117D: 62 D0 00 MOV   REG[0xD0],0x0
    1180: 52 FC    MOV   A,[X-4]
    1182: 53 D9    MOV   [__r1],A
    1184: 52 FB    MOV   A,[X-5]
    1186: 60 D4    MOV   REG[0xD4],A
    1188: 3E D9    MVI   A,[__r1]
    118A: 08       PUSH  A
    118B: 95 67    CALL  _byte_to_bcd
    118D: 38 FF    ADD   SP,0xFF
    118F: 62 D0 00 MOV   REG[0xD0],0x0
    1192: 10       PUSH  X
    1193: 7C 09 74 LCALL _RTC_SetSecond
(0332) 	RTC_Start();
    1196: 7C 09 39 LCALL _RTC_Start
    1199: 20       POP   X
    119A: 20       POP   X
    119B: 7F       RET   
(0333) }
(0334) 
(0335) bool check_fld(const char *cmd)
(0336) {
_check_fld:
  cmd                  --> X-5
    119C: 10       PUSH  X
    119D: 4F       MOV   X,SP
    119E: 38 02    ADD   SP,0x2
(0337)     return !str_cmp_const(fld_buf, cmd, sizeof(cmd) - 1);
    11A0: 50 01    MOV   A,0x1
    11A2: 08       PUSH  A
    11A3: 52 FB    MOV   A,[X-5]
    11A5: 08       PUSH  A
    11A6: 52 FC    MOV   A,[X-4]
    11A8: 08       PUSH  A
    11A9: 50 01    MOV   A,0x1
    11AB: 08       PUSH  A
    11AC: 50 A4    MOV   A,0xA4
    11AE: 08       PUSH  A
    11AF: 94 F1    CALL  _str_cmp_const
    11B1: 38 FB    ADD   SP,0xFB
    11B3: 62 D0 00 MOV   REG[0xD0],0x0
    11B6: 39 00    CMP   A,0x0
    11B8: B0 09    JNZ   0x11C2
    11BA: 56 01 01 MOV   [X+1],0x1
    11BD: 56 00 00 MOV   [X+0],0x0
    11C0: 80 07    JMP   0x11C8
    11C2: 56 01 00 MOV   [X+1],0x0
    11C5: 56 00 00 MOV   [X+0],0x0
    11C8: 62 D0 00 MOV   REG[0xD0],0x0
    11CB: 52 01    MOV   A,[X+1]
    11CD: 53 D9    MOV   [__r1],A
    11CF: 52 00    MOV   A,[X+0]
    11D1: 53 DA    MOV   [__r0],A
    11D3: 38 FE    ADD   SP,0xFE
    11D5: 20       POP   X
    11D6: 7F       RET   
(0338) }
(0339) 
(0340) void NMEA_GetField(char *packet, unsigned char field, char *result)
(0341) {
_NMEA_GetField:
  count                --> X+1
  i                    --> X+0
  result               --> X-8
  field                --> X-6
  packet               --> X-5
    11D7: 10       PUSH  X
    11D8: 4F       MOV   X,SP
    11D9: 38 06    ADD   SP,0x6
(0342)     unsigned char i;
(0343)     unsigned char count = 0;
    11DB: 56 01 00 MOV   [X+1],0x0
(0344)     
(0345)     // Search field
(0346)     for (i = 0; (i < NMEA_MAX_SIZE) & (count < field); i++)
    11DE: 56 00 00 MOV   [X+0],0x0
    11E1: 80 3F    JMP   0x1221
(0347)     {
(0348)         if (packet[i] == NMEA_FIELD_DELIMITER) count++;
    11E3: 62 D0 00 MOV   REG[0xD0],0x0
    11E6: 52 00    MOV   A,[X+0]
    11E8: 53 D9    MOV   [__r1],A
    11EA: 55 DA 00 MOV   [__r0],0x0
    11ED: 52 FC    MOV   A,[X-4]
    11EF: 04 D9    ADD   [__r1],A
    11F1: 52 FB    MOV   A,[X-5]
    11F3: 0C DA    ADC   [__r0],A
    11F5: 51 DA    MOV   A,[__r0]
    11F7: 60 D4    MOV   REG[0xD4],A
    11F9: 3E D9    MVI   A,[__r1]
    11FB: 39 2C    CMP   A,0x2C
    11FD: B0 03    JNZ   0x1201
    11FF: 77 01    INC   [X+1]
(0349) 		if (packet[i] == 0) break;
    1201: 62 D0 00 MOV   REG[0xD0],0x0
    1204: 52 00    MOV   A,[X+0]
    1206: 53 D9    MOV   [__r1],A
    1208: 55 DA 00 MOV   [__r0],0x0
    120B: 52 FC    MOV   A,[X-4]
    120D: 04 D9    ADD   [__r1],A
    120F: 52 FB    MOV   A,[X-5]
    1211: 0C DA    ADC   [__r0],A
    1213: 51 DA    MOV   A,[__r0]
    1215: 60 D4    MOV   REG[0xD4],A
    1217: 3E D9    MVI   A,[__r1]
    1219: 39 00    CMP   A,0x0
    121B: B0 03    JNZ   0x121F
    121D: 80 40    JMP   0x125E
(0350)     }
    121F: 77 00    INC   [X+0]
    1221: 3D 00 52 CMP   [X+0],0x52
    1224: D0 09    JNC   0x122E
    1226: 56 03 01 MOV   [X+3],0x1
    1229: 56 02 00 MOV   [X+2],0x0
    122C: 80 07    JMP   0x1234
    122E: 56 03 00 MOV   [X+3],0x0
    1231: 56 02 00 MOV   [X+2],0x0
    1234: 52 01    MOV   A,[X+1]
    1236: 3B FA    CMP   A,[X-6]
    1238: D0 09    JNC   0x1242
    123A: 56 05 01 MOV   [X+5],0x1
    123D: 56 04 00 MOV   [X+4],0x0
    1240: 80 07    JMP   0x1248
    1242: 56 05 00 MOV   [X+5],0x0
    1245: 56 04 00 MOV   [X+4],0x0
    1248: 62 D0 00 MOV   REG[0xD0],0x0
    124B: 52 03    MOV   A,[X+3]
    124D: 23 05    AND   A,[X+5]
    124F: 53 D9    MOV   [__r1],A
    1251: 52 02    MOV   A,[X+2]
    1253: 23 04    AND   A,[X+4]
    1255: 39 00    CMP   A,0x0
    1257: BF 8B    JNZ   0x11E3
    1259: 3C D9 00 CMP   [__r1],0x0
    125C: BF 86    JNZ   0x11E3
(0351)     
(0352)     // Measure field size
(0353)     for (count = 0; count < NMEA_MAX_SIZE; count++)
    125E: 56 01 00 MOV   [X+1],0x0
    1261: 80 57    JMP   0x12B9
(0354)     {
(0355)         if (packet[i + count] == NMEA_FIELD_DELIMITER) break;
    1263: 62 D0 00 MOV   REG[0xD0],0x0
    1266: 52 01    MOV   A,[X+1]
    1268: 53 D9    MOV   [__r1],A
    126A: 55 DA 00 MOV   [__r0],0x0
    126D: 52 00    MOV   A,[X+0]
    126F: 02 D9    ADD   A,[__r1]
    1271: 53 D9    MOV   [__r1],A
    1273: 50 00    MOV   A,0x0
    1275: 0A DA    ADC   A,[__r0]
    1277: 53 DA    MOV   [__r0],A
    1279: 52 FC    MOV   A,[X-4]
    127B: 04 D9    ADD   [__r1],A
    127D: 52 FB    MOV   A,[X-5]
    127F: 0C DA    ADC   [__r0],A
    1281: 51 DA    MOV   A,[__r0]
    1283: 60 D4    MOV   REG[0xD4],A
    1285: 3E D9    MVI   A,[__r1]
    1287: 39 2C    CMP   A,0x2C
    1289: B0 03    JNZ   0x128D
    128B: 80 32    JMP   0x12BE
(0356)         if (packet[i + count] == 0u) break;
    128D: 62 D0 00 MOV   REG[0xD0],0x0
    1290: 52 01    MOV   A,[X+1]
    1292: 53 D9    MOV   [__r1],A
    1294: 55 DA 00 MOV   [__r0],0x0
    1297: 52 00    MOV   A,[X+0]
    1299: 02 D9    ADD   A,[__r1]
    129B: 53 D9    MOV   [__r1],A
    129D: 50 00    MOV   A,0x0
    129F: 0A DA    ADC   A,[__r0]
    12A1: 53 DA    MOV   [__r0],A
    12A3: 52 FC    MOV   A,[X-4]
    12A5: 04 D9    ADD   [__r1],A
    12A7: 52 FB    MOV   A,[X-5]
    12A9: 0C DA    ADC   [__r0],A
    12AB: 51 DA    MOV   A,[__r0]
    12AD: 60 D4    MOV   REG[0xD4],A
    12AF: 3E D9    MVI   A,[__r1]
    12B1: 39 00    CMP   A,0x0
    12B3: B0 03    JNZ   0x12B7
    12B5: 80 08    JMP   0x12BE
(0357)     }
    12B7: 77 01    INC   [X+1]
    12B9: 3D 01 52 CMP   [X+1],0x52
    12BC: CF A6    JC    0x1263
(0358)     strncpy(result, packet + i, count + 1);  // Add 1 to count for null terminator
    12BE: 62 D0 00 MOV   REG[0xD0],0x0
    12C1: 52 01    MOV   A,[X+1]
    12C3: 53 D9    MOV   [__r1],A
    12C5: 55 DA 00 MOV   [__r0],0x0
    12C8: 06 D9 01 ADD   [__r1],0x1
    12CB: 0E DA 00 ADC   [__r0],0x0
    12CE: 51 DA    MOV   A,[__r0]
    12D0: 08       PUSH  A
    12D1: 51 D9    MOV   A,[__r1]
    12D3: 08       PUSH  A
    12D4: 52 00    MOV   A,[X+0]
    12D6: 53 D9    MOV   [__r1],A
    12D8: 55 DA 00 MOV   [__r0],0x0
    12DB: 52 FC    MOV   A,[X-4]
    12DD: 04 D9    ADD   [__r1],A
    12DF: 52 FB    MOV   A,[X-5]
    12E1: 0C DA    ADC   [__r0],A
    12E3: 51 DA    MOV   A,[__r0]
    12E5: 08       PUSH  A
    12E6: 51 D9    MOV   A,[__r1]
    12E8: 08       PUSH  A
    12E9: 52 F8    MOV   A,[X-8]
    12EB: 08       PUSH  A
    12EC: 52 F9    MOV   A,[X-7]
    12EE: 08       PUSH  A
    12EF: 7C 1A 85 LCALL _strncpy
    12F2: 38 FA    ADD   SP,0xFA
(0359) 	result[count] = 0u;	// Add null terminator
    12F4: 62 D0 00 MOV   REG[0xD0],0x0
    12F7: 52 01    MOV   A,[X+1]
    12F9: 53 D9    MOV   [__r1],A
    12FB: 55 DA 00 MOV   [__r0],0x0
    12FE: 52 F9    MOV   A,[X-7]
    1300: 04 D9    ADD   [__r1],A
    1302: 52 F8    MOV   A,[X-8]
    1304: 0C DA    ADC   [__r0],A
    1306: 51 DA    MOV   A,[__r0]
    1308: 60 D5    MOV   REG[0xD5],A
    130A: 50 00    MOV   A,0x0
    130C: 3F D9    MVI   [__r1],A
    130E: 38 FA    ADD   SP,0xFA
    1310: 20       POP   X
    1311: 7F       RET   
(0360) }
(0361) 
(0362) bool NMEA_handle_packet(char *packet, char *NMEA_data)
(0363) {
_NMEA_handle_packet:
  calculated_checksum  --> X+6
  packet_checksum      --> X+4
  n                    --> X+3
  checksum             --> X+2
  error                --> X+1
  i                    --> X+0
  NMEA_data            --> X-7
  packet               --> X-5
    1312: 10       PUSH  X
    1313: 4F       MOV   X,SP
    1314: 38 0F    ADD   SP,0xF
(0364)     unsigned char i, n;
(0365)     unsigned char error = 0;
    1316: 56 01 00 MOV   [X+1],0x0
(0366)     unsigned char checksum = 0;
    1319: 56 02 00 MOV   [X+2],0x0
(0367)     char *packet_checksum;
(0368)     char calculated_checksum[3];
(0369) 	        
(0370)     // Check if appropriate packet is handled
(0371) 	if (str_cmp(packet, NMEA_data, NMEA_HEADER_SIZE) == 0u)
    131C: 50 03    MOV   A,0x3
    131E: 08       PUSH  A
    131F: 52 F9    MOV   A,[X-7]
    1321: 08       PUSH  A
    1322: 52 FA    MOV   A,[X-6]
    1324: 08       PUSH  A
    1325: 52 FB    MOV   A,[X-5]
    1327: 08       PUSH  A
    1328: 52 FC    MOV   A,[X-4]
    132A: 08       PUSH  A
    132B: 93 24    CALL  _str_cmp
    132D: 38 FB    ADD   SP,0xFB
    132F: 62 D0 00 MOV   REG[0xD0],0x0
    1332: 39 00    CMP   A,0x0
    1334: B0 E9    JNZ   0x141E
(0372)     {
(0373) 		// Check for receive errors
(0374)         for(i = 0; i < NMEA_MAX_SIZE; i++)
    1336: 56 00 00 MOV   [X+0],0x0
    1339: 80 C1    JMP   0x13FB
(0375)         {
(0376)             if ((packet[i] < 32) & (packet[i] != 0x0D) & (packet[i] != NMEA_END_DELIMITER)) 
    133B: 62 D0 00 MOV   REG[0xD0],0x0
    133E: 52 00    MOV   A,[X+0]
    1340: 53 D9    MOV   [__r1],A
    1342: 55 DA 00 MOV   [__r0],0x0
    1345: 52 FC    MOV   A,[X-4]
    1347: 04 D9    ADD   [__r1],A
    1349: 52 FB    MOV   A,[X-5]
    134B: 0C DA    ADC   [__r0],A
    134D: 51 DA    MOV   A,[__r0]
    134F: 60 D4    MOV   REG[0xD4],A
    1351: 3E D9    MVI   A,[__r1]
    1353: 39 20    CMP   A,0x20
    1355: D0 09    JNC   0x135F
    1357: 56 0A 01 MOV   [X+10],0x1
    135A: 56 09 00 MOV   [X+9],0x0
    135D: 80 07    JMP   0x1365
    135F: 56 0A 00 MOV   [X+10],0x0
    1362: 56 09 00 MOV   [X+9],0x0
    1365: 62 D0 00 MOV   REG[0xD0],0x0
    1368: 52 00    MOV   A,[X+0]
    136A: 53 D9    MOV   [__r1],A
    136C: 55 DA 00 MOV   [__r0],0x0
    136F: 52 FC    MOV   A,[X-4]
    1371: 04 D9    ADD   [__r1],A
    1373: 52 FB    MOV   A,[X-5]
    1375: 0C DA    ADC   [__r0],A
    1377: 51 DA    MOV   A,[__r0]
    1379: 60 D4    MOV   REG[0xD4],A
    137B: 3E D9    MVI   A,[__r1]
    137D: 39 0D    CMP   A,0xD
    137F: A0 09    JZ    0x1389
    1381: 56 0C 01 MOV   [X+12],0x1
    1384: 56 0B 00 MOV   [X+11],0x0
    1387: 80 07    JMP   0x138F
    1389: 56 0C 00 MOV   [X+12],0x0
    138C: 56 0B 00 MOV   [X+11],0x0
    138F: 62 D0 00 MOV   REG[0xD0],0x0
    1392: 52 00    MOV   A,[X+0]
    1394: 53 D9    MOV   [__r1],A
    1396: 55 DA 00 MOV   [__r0],0x0
    1399: 52 FC    MOV   A,[X-4]
    139B: 04 D9    ADD   [__r1],A
    139D: 52 FB    MOV   A,[X-5]
    139F: 0C DA    ADC   [__r0],A
    13A1: 51 DA    MOV   A,[__r0]
    13A3: 60 D4    MOV   REG[0xD4],A
    13A5: 3E D9    MVI   A,[__r1]
    13A7: 39 0A    CMP   A,0xA
    13A9: A0 09    JZ    0x13B3
    13AB: 56 0E 01 MOV   [X+14],0x1
    13AE: 56 0D 00 MOV   [X+13],0x0
    13B1: 80 07    JMP   0x13B9
    13B3: 56 0E 00 MOV   [X+14],0x0
    13B6: 56 0D 00 MOV   [X+13],0x0
    13B9: 62 D0 00 MOV   REG[0xD0],0x0
    13BC: 52 0A    MOV   A,[X+10]
    13BE: 23 0C    AND   A,[X+12]
    13C0: 53 D9    MOV   [__r1],A
    13C2: 52 09    MOV   A,[X+9]
    13C4: 23 0B    AND   A,[X+11]
    13C6: 53 DA    MOV   [__r0],A
    13C8: 52 0E    MOV   A,[X+14]
    13CA: 24 D9    AND   [__r1],A
    13CC: 52 0D    MOV   A,[X+13]
    13CE: 24 DA    AND   [__r0],A
    13D0: B0 06    JNZ   0x13D7
    13D2: 3C D9 00 CMP   [__r1],0x0
    13D5: A0 05    JZ    0x13DB
(0377)             {
(0378)                 error++;
    13D7: 77 01    INC   [X+1]
(0379)                 break;
    13D9: 80 26    JMP   0x1400
(0380)             }
(0381)             if (packet[i] != NMEA_END_DELIMITER) break;
    13DB: 62 D0 00 MOV   REG[0xD0],0x0
    13DE: 52 00    MOV   A,[X+0]
    13E0: 53 D9    MOV   [__r1],A
    13E2: 55 DA 00 MOV   [__r0],0x0
    13E5: 52 FC    MOV   A,[X-4]
    13E7: 04 D9    ADD   [__r1],A
    13E9: 52 FB    MOV   A,[X-5]
    13EB: 0C DA    ADC   [__r0],A
    13ED: 51 DA    MOV   A,[__r0]
    13EF: 60 D4    MOV   REG[0xD4],A
    13F1: 3E D9    MVI   A,[__r1]
    13F3: 39 0A    CMP   A,0xA
    13F5: A0 03    JZ    0x13F9
    13F7: 80 08    JMP   0x1400
(0382)         }
    13F9: 77 00    INC   [X+0]
    13FB: 3D 00 52 CMP   [X+0],0x52
    13FE: CF 3C    JC    0x133B
(0383) 		
(0384)         // Copy buffer to NMEA packet if no errors found
(0385)         if (!error) strncpy(NMEA_data, packet, NMEA_MAX_SIZE); 
    1400: 3D 01 00 CMP   [X+1],0x0
    1403: B0 1C    JNZ   0x1420
    1405: 50 00    MOV   A,0x0
    1407: 08       PUSH  A
    1408: 50 52    MOV   A,0x52
    140A: 08       PUSH  A
    140B: 52 FB    MOV   A,[X-5]
    140D: 08       PUSH  A
    140E: 52 FC    MOV   A,[X-4]
    1410: 08       PUSH  A
    1411: 52 F9    MOV   A,[X-7]
    1413: 08       PUSH  A
    1414: 52 FA    MOV   A,[X-6]
    1416: 08       PUSH  A
    1417: 7C 1A 85 LCALL _strncpy
    141A: 38 FA    ADD   SP,0xFA
(0386)     }
    141C: 80 03    JMP   0x1420
(0387) 	else error++;
    141E: 77 01    INC   [X+1]
(0388) 	
(0389) 	if(error) return false;
    1420: 3D 01 00 CMP   [X+1],0x0
    1423: A0 0C    JZ    0x1430
    1425: 62 D0 00 MOV   REG[0xD0],0x0
    1428: 55 D9 00 MOV   [__r1],0x0
    142B: 55 DA 00 MOV   [__r0],0x0
    142E: 80 0A    JMP   0x1439
(0390) 	else return true;	
    1430: 62 D0 00 MOV   REG[0xD0],0x0
    1433: 55 D9 01 MOV   [__r1],0x1
    1436: 55 DA 00 MOV   [__r0],0x0
    1439: 38 F1    ADD   SP,0xF1
    143B: 20       POP   X
    143C: 7F       RET   
(0391) }
(0392) 
(0393) void NMEA_GetTimeUTC(char *gprmc, struct datetime *gps_datetime)
(0394) {
_NMEA_GetTimeUTC:
  field                --> X+82
  buf                  --> X+0
  gps_datetime         --> X-7
  gprmc                --> X-5
    143D: 10       PUSH  X
    143E: 4F       MOV   X,SP
    143F: 38 A4    ADD   SP,0xA4
(0395) 	#define POS_SIZE	2
(0396) 	#define POS_HOUR	0
(0397) 	#define POS_MIN		2
(0398) 	#define POS_SEC		4	
(0399) 	#define POS_DAY		0
(0400) 	#define POS_MON		2
(0401) 	#define POS_YEAR	4
(0402) 	
(0403) 	char field[NMEA_MAX_SIZE];
(0404) 	char buf[NMEA_MAX_SIZE];
(0405) 	
(0406) 	NMEA_GetField(gprmc, NMEA_GPRMC_UTC, field);
    1441: 62 D0 00 MOV   REG[0xD0],0x0
    1444: 5A D9    MOV   [__r1],X
    1446: 06 D9 52 ADD   [__r1],0x52
    1449: 50 03    MOV   A,0x3
    144B: 08       PUSH  A
    144C: 51 D9    MOV   A,[__r1]
    144E: 08       PUSH  A
    144F: 50 01    MOV   A,0x1
    1451: 08       PUSH  A
    1452: 52 FB    MOV   A,[X-5]
    1454: 08       PUSH  A
    1455: 52 FC    MOV   A,[X-4]
    1457: 08       PUSH  A
    1458: 9D 7D    CALL  _NMEA_GetField
    145A: 38 FB    ADD   SP,0xFB
(0407) 	if (field[0] != 0)
    145C: 3D 52 00 CMP   [X+82],0x0
    145F: A0 D0    JZ    0x1530
(0408) 	{
(0409) 		// Hour
(0410) 		strncpy(buf, field + POS_HOUR, POS_SIZE);
    1461: 50 00    MOV   A,0x0
    1463: 08       PUSH  A
    1464: 50 02    MOV   A,0x2
    1466: 08       PUSH  A
    1467: 62 D0 00 MOV   REG[0xD0],0x0
    146A: 5A D9    MOV   [__r1],X
    146C: 06 D9 52 ADD   [__r1],0x52
    146F: 50 03    MOV   A,0x3
    1471: 08       PUSH  A
    1472: 51 D9    MOV   A,[__r1]
    1474: 08       PUSH  A
    1475: 50 03    MOV   A,0x3
    1477: 08       PUSH  A
    1478: 10       PUSH  X
    1479: 7C 1A 85 LCALL _strncpy
(0411) 		buf[POS_SIZE] = 0;	// Add null terminator
    147C: 56 02 00 MOV   [X+2],0x0
(0412) 		gps_datetime->hour = atoi(buf);
    147F: 62 D0 00 MOV   REG[0xD0],0x0
    1482: 50 03    MOV   A,0x3
    1484: 08       PUSH  A
    1485: 10       PUSH  X
    1486: 7C 18 55 LCALL _atoi
    1489: 38 F8    ADD   SP,0xF8
    148B: 62 D0 00 MOV   REG[0xD0],0x0
    148E: 51 D9    MOV   A,[__r1]
    1490: 53 DA    MOV   [__r0],A
    1492: 52 FA    MOV   A,[X-6]
    1494: 01 02    ADD   A,0x2
    1496: 53 D7    MOV   [__r3],A
    1498: 52 F9    MOV   A,[X-7]
    149A: 09 00    ADC   A,0x0
    149C: 60 D5    MOV   REG[0xD5],A
    149E: 51 DA    MOV   A,[__r0]
    14A0: 3F D7    MVI   [__r3],A
(0413) 		
(0414) 		// Minutes
(0415) 		strncpy(buf, field + POS_MIN, POS_SIZE);
    14A2: 50 00    MOV   A,0x0
    14A4: 08       PUSH  A
    14A5: 50 02    MOV   A,0x2
    14A7: 08       PUSH  A
    14A8: 5A D9    MOV   [__r1],X
    14AA: 06 D9 54 ADD   [__r1],0x54
    14AD: 50 03    MOV   A,0x3
    14AF: 08       PUSH  A
    14B0: 51 D9    MOV   A,[__r1]
    14B2: 08       PUSH  A
    14B3: 50 03    MOV   A,0x3
    14B5: 08       PUSH  A
    14B6: 10       PUSH  X
    14B7: 7C 1A 85 LCALL _strncpy
(0416) 		buf[POS_SIZE] = 0;	// Add null terminator
    14BA: 56 02 00 MOV   [X+2],0x0
(0417) 		gps_datetime->min = atoi(buf);
    14BD: 62 D0 00 MOV   REG[0xD0],0x0
    14C0: 50 03    MOV   A,0x3
    14C2: 08       PUSH  A
    14C3: 10       PUSH  X
    14C4: 7C 18 55 LCALL _atoi
    14C7: 38 F8    ADD   SP,0xF8
    14C9: 62 D0 00 MOV   REG[0xD0],0x0
    14CC: 51 D9    MOV   A,[__r1]
    14CE: 53 DA    MOV   [__r0],A
    14D0: 52 FA    MOV   A,[X-6]
    14D2: 01 01    ADD   A,0x1
    14D4: 53 D7    MOV   [__r3],A
    14D6: 52 F9    MOV   A,[X-7]
    14D8: 09 00    ADC   A,0x0
    14DA: 60 D5    MOV   REG[0xD5],A
    14DC: 51 DA    MOV   A,[__r0]
    14DE: 3F D7    MVI   [__r3],A
(0418) 		
(0419) 		// Seconds
(0420) 		strncpy(buf, field + POS_SEC, POS_SIZE);
    14E0: 50 00    MOV   A,0x0
    14E2: 08       PUSH  A
    14E3: 50 02    MOV   A,0x2
    14E5: 08       PUSH  A
    14E6: 5A D9    MOV   [__r1],X
    14E8: 06 D9 56 ADD   [__r1],0x56
    14EB: 50 03    MOV   A,0x3
    14ED: 08       PUSH  A
    14EE: 51 D9    MOV   A,[__r1]
    14F0: 08       PUSH  A
    14F1: 50 03    MOV   A,0x3
    14F3: 08       PUSH  A
    14F4: 10       PUSH  X
    14F5: 7C 1A 85 LCALL _strncpy
(0421) 		buf[POS_SIZE] = 0;	// Add null terminator
    14F8: 56 02 00 MOV   [X+2],0x0
(0422) 		gps_datetime->sec = atoi(buf);
    14FB: 62 D0 00 MOV   REG[0xD0],0x0
    14FE: 50 03    MOV   A,0x3
    1500: 08       PUSH  A
    1501: 10       PUSH  X
    1502: 7C 18 55 LCALL _atoi
    1505: 38 F8    ADD   SP,0xF8
    1507: 62 D0 00 MOV   REG[0xD0],0x0
    150A: 51 D9    MOV   A,[__r1]
    150C: 53 DA    MOV   [__r0],A
    150E: 52 FA    MOV   A,[X-6]
    1510: 53 D7    MOV   [__r3],A
    1512: 52 F9    MOV   A,[X-7]
    1514: 60 D5    MOV   REG[0xD5],A
    1516: 51 DA    MOV   A,[__r0]
    1518: 3F D7    MVI   [__r3],A
(0423) 		
(0424) 		gps_datetime->valid = true;
    151A: 52 FA    MOV   A,[X-6]
    151C: 01 06    ADD   A,0x6
    151E: 53 D9    MOV   [__r1],A
    1520: 52 F9    MOV   A,[X-7]
    1522: 09 00    ADC   A,0x0
    1524: 60 D5    MOV   REG[0xD5],A
    1526: 50 00    MOV   A,0x0
    1528: 3F D9    MVI   [__r1],A
    152A: 50 01    MOV   A,0x1
    152C: 3F D9    MVI   [__r1],A
(0425) 	}
    152E: 80 16    JMP   0x1545
(0426) 	else gps_datetime->valid = false;
    1530: 62 D0 00 MOV   REG[0xD0],0x0
    1533: 52 FA    MOV   A,[X-6]
    1535: 01 06    ADD   A,0x6
    1537: 53 D9    MOV   [__r1],A
    1539: 52 F9    MOV   A,[X-7]
    153B: 09 00    ADC   A,0x0
    153D: 60 D5    MOV   REG[0xD5],A
    153F: 50 00    MOV   A,0x0
    1541: 3F D9    MVI   [__r1],A
    1543: 3F D9    MVI   [__r1],A
(0427) 	
(0428) 	NMEA_GetField(gprmc, NMEA_GPRMC_DATE, field);
    1545: 62 D0 00 MOV   REG[0xD0],0x0
    1548: 5A D9    MOV   [__r1],X
    154A: 06 D9 52 ADD   [__r1],0x52
    154D: 50 03    MOV   A,0x3
    154F: 08       PUSH  A
    1550: 51 D9    MOV   A,[__r1]
    1552: 08       PUSH  A
    1553: 50 07    MOV   A,0x7
    1555: 08       PUSH  A
    1556: 52 FB    MOV   A,[X-5]
    1558: 08       PUSH  A
    1559: 52 FC    MOV   A,[X-4]
    155B: 08       PUSH  A
    155C: 9C 79    CALL  _NMEA_GetField
    155E: 38 FB    ADD   SP,0xFB
(0429) 	if (field[0] != 0)
    1560: 3D 52 00 CMP   [X+82],0x0
    1563: A0 D4    JZ    0x1638
(0430) 	{
(0431) 		// Day
(0432) 		strncpy(buf, field + POS_DAY, POS_SIZE);
    1565: 50 00    MOV   A,0x0
    1567: 08       PUSH  A
    1568: 50 02    MOV   A,0x2
    156A: 08       PUSH  A
    156B: 62 D0 00 MOV   REG[0xD0],0x0
    156E: 5A D9    MOV   [__r1],X
    1570: 06 D9 52 ADD   [__r1],0x52
    1573: 50 03    MOV   A,0x3
    1575: 08       PUSH  A
    1576: 51 D9    MOV   A,[__r1]
    1578: 08       PUSH  A
    1579: 50 03    MOV   A,0x3
    157B: 08       PUSH  A
    157C: 10       PUSH  X
    157D: 7C 1A 85 LCALL _strncpy
(0433) 		buf[POS_SIZE] = 0;	// Add null terminator
    1580: 56 02 00 MOV   [X+2],0x0
(0434) 		gps_datetime->day = atoi(buf);
    1583: 62 D0 00 MOV   REG[0xD0],0x0
    1586: 50 03    MOV   A,0x3
    1588: 08       PUSH  A
    1589: 10       PUSH  X
    158A: 7C 18 55 LCALL _atoi
    158D: 38 F8    ADD   SP,0xF8
    158F: 62 D0 00 MOV   REG[0xD0],0x0
    1592: 51 D9    MOV   A,[__r1]
    1594: 53 DA    MOV   [__r0],A
    1596: 52 FA    MOV   A,[X-6]
    1598: 01 03    ADD   A,0x3
    159A: 53 D7    MOV   [__r3],A
    159C: 52 F9    MOV   A,[X-7]
    159E: 09 00    ADC   A,0x0
    15A0: 60 D5    MOV   REG[0xD5],A
    15A2: 51 DA    MOV   A,[__r0]
    15A4: 3F D7    MVI   [__r3],A
(0435) 		
(0436) 		// Month
(0437) 		strncpy(buf, field + POS_MON, POS_SIZE);
    15A6: 50 00    MOV   A,0x0
    15A8: 08       PUSH  A
    15A9: 50 02    MOV   A,0x2
    15AB: 08       PUSH  A
    15AC: 5A D9    MOV   [__r1],X
    15AE: 06 D9 54 ADD   [__r1],0x54
    15B1: 50 03    MOV   A,0x3
    15B3: 08       PUSH  A
    15B4: 51 D9    MOV   A,[__r1]
    15B6: 08       PUSH  A
    15B7: 50 03    MOV   A,0x3
    15B9: 08       PUSH  A
    15BA: 10       PUSH  X
    15BB: 7C 1A 85 LCALL _strncpy
(0438) 		buf[POS_SIZE] = 0;	// Add null terminator
    15BE: 56 02 00 MOV   [X+2],0x0
(0439) 		gps_datetime->month = atoi(buf);
    15C1: 62 D0 00 MOV   REG[0xD0],0x0
    15C4: 50 03    MOV   A,0x3
    15C6: 08       PUSH  A
    15C7: 10       PUSH  X
    15C8: 7C 18 55 LCALL _atoi
    15CB: 38 F8    ADD   SP,0xF8
    15CD: 62 D0 00 MOV   REG[0xD0],0x0
    15D0: 51 D9    MOV   A,[__r1]
    15D2: 53 DA    MOV   [__r0],A
    15D4: 52 FA    MOV   A,[X-6]
    15D6: 01 04    ADD   A,0x4
    15D8: 53 D7    MOV   [__r3],A
    15DA: 52 F9    MOV   A,[X-7]
    15DC: 09 00    ADC   A,0x0
    15DE: 60 D5    MOV   REG[0xD5],A
    15E0: 51 DA    MOV   A,[__r0]
    15E2: 3F D7    MVI   [__r3],A
(0440) 		
(0441) 		// Year
(0442) 		strncpy(buf, field + POS_YEAR, POS_SIZE);
    15E4: 50 00    MOV   A,0x0
    15E6: 08       PUSH  A
    15E7: 50 02    MOV   A,0x2
    15E9: 08       PUSH  A
    15EA: 5A D9    MOV   [__r1],X
    15EC: 06 D9 56 ADD   [__r1],0x56
    15EF: 50 03    MOV   A,0x3
    15F1: 08       PUSH  A
    15F2: 51 D9    MOV   A,[__r1]
    15F4: 08       PUSH  A
    15F5: 50 03    MOV   A,0x3
    15F7: 08       PUSH  A
    15F8: 10       PUSH  X
    15F9: 7C 1A 85 LCALL _strncpy
(0443) 		buf[POS_SIZE] = 0;	// Add null terminator
    15FC: 56 02 00 MOV   [X+2],0x0
(0444) 		gps_datetime->year = atoi(buf);
    15FF: 62 D0 00 MOV   REG[0xD0],0x0
    1602: 50 03    MOV   A,0x3
    1604: 08       PUSH  A
    1605: 10       PUSH  X
    1606: 7C 18 55 LCALL _atoi
    1609: 38 F8    ADD   SP,0xF8
    160B: 62 D0 00 MOV   REG[0xD0],0x0
    160E: 51 D9    MOV   A,[__r1]
    1610: 53 DA    MOV   [__r0],A
    1612: 52 FA    MOV   A,[X-6]
    1614: 01 05    ADD   A,0x5
    1616: 53 D7    MOV   [__r3],A
    1618: 52 F9    MOV   A,[X-7]
    161A: 09 00    ADC   A,0x0
    161C: 60 D5    MOV   REG[0xD5],A
    161E: 51 DA    MOV   A,[__r0]
    1620: 3F D7    MVI   [__r3],A
(0445) 		
(0446) 		gps_datetime->valid = true;
    1622: 52 FA    MOV   A,[X-6]
    1624: 01 06    ADD   A,0x6
    1626: 53 D9    MOV   [__r1],A
    1628: 52 F9    MOV   A,[X-7]
    162A: 09 00    ADC   A,0x0
    162C: 60 D5    MOV   REG[0xD5],A
    162E: 50 00    MOV   A,0x0
    1630: 3F D9    MVI   [__r1],A
    1632: 50 01    MOV   A,0x1
    1634: 3F D9    MVI   [__r1],A
(0447) 	}
    1636: 80 16    JMP   0x164D
(0448) 	else gps_datetime->valid = false;
    1638: 62 D0 00 MOV   REG[0xD0],0x0
    163B: 52 FA    MOV   A,[X-6]
    163D: 01 06    ADD   A,0x6
    163F: 53 D9    MOV   [__r1],A
    1641: 52 F9    MOV   A,[X-7]
    1643: 09 00    ADC   A,0x0
    1645: 60 D5    MOV   REG[0xD5],A
    1647: 50 00    MOV   A,0x0
    1649: 3F D9    MVI   [__r1],A
    164B: 3F D9    MVI   [__r1],A
    164D: 38 5C    ADD   SP,0x5C
    164F: 20       POP   X
    1650: 7F       RET   
(0449) }
(0450) 
(0451) unsigned char str_cmp(char *str1, char *str2, unsigned char stop)
(0452) {
_str_cmp:
  i                    --> X+0
  stop                 --> X-8
  str2                 --> X-7
  str1                 --> X-5
    1651: 10       PUSH  X
    1652: 4F       MOV   X,SP
    1653: 38 01    ADD   SP,0x1
(0453)     unsigned char i;
(0454)     for(i = 0u; i <= stop; i++)
    1655: 56 00 00 MOV   [X+0],0x0
    1658: 80 3A    JMP   0x1693
(0455)     {
(0456)         if (str1[i] != str2[i]) return 1u;
    165A: 62 D0 00 MOV   REG[0xD0],0x0
    165D: 52 00    MOV   A,[X+0]
    165F: 53 D9    MOV   [__r1],A
    1661: 55 DA 00 MOV   [__r0],0x0
    1664: 52 FA    MOV   A,[X-6]
    1666: 04 D9    ADD   [__r1],A
    1668: 52 F9    MOV   A,[X-7]
    166A: 0C DA    ADC   [__r0],A
    166C: 51 DA    MOV   A,[__r0]
    166E: 60 D4    MOV   REG[0xD4],A
    1670: 3E D9    MVI   A,[__r1]
    1672: 53 DA    MOV   [__r0],A
    1674: 52 00    MOV   A,[X+0]
    1676: 53 D7    MOV   [__r3],A
    1678: 55 D8 00 MOV   [__r2],0x0
    167B: 52 FC    MOV   A,[X-4]
    167D: 04 D7    ADD   [__r3],A
    167F: 52 FB    MOV   A,[X-5]
    1681: 0C D8    ADC   [__r2],A
    1683: 51 D8    MOV   A,[__r2]
    1685: 60 D4    MOV   REG[0xD4],A
    1687: 3E D7    MVI   A,[__r3]
    1689: 3A DA    CMP   A,[__r0]
    168B: A0 05    JZ    0x1691
    168D: 50 01    MOV   A,0x1
    168F: 80 0E    JMP   0x169E
(0457)     }
    1691: 77 00    INC   [X+0]
    1693: 52 F8    MOV   A,[X-8]
    1695: 3B 00    CMP   A,[X+0]
    1697: DF C2    JNC   0x165A
(0458)     return 0u;
    1699: 62 D0 00 MOV   REG[0xD0],0x0
    169C: 50 00    MOV   A,0x0
    169E: 38 FF    ADD   SP,0xFF
    16A0: 20       POP   X
    16A1: 7F       RET   
(0459) }
(0460) 
(0461) unsigned char str_cmp_const(char *str1, const char *str2, unsigned char stop)
(0462) {
_str_cmp_const:
  i                    --> X+0
  stop                 --> X-8
  str2                 --> X-7
  str1                 --> X-5
    16A2: 10       PUSH  X
    16A3: 4F       MOV   X,SP
    16A4: 38 01    ADD   SP,0x1
(0463)     unsigned char i;
(0464)     for(i = 0u; i <= stop; i++)
    16A6: 56 00 00 MOV   [X+0],0x0
    16A9: 80 3B    JMP   0x16E5
(0465)     {
(0466)         if (str1[i] != str2[i]) return 1u;
    16AB: 62 D0 00 MOV   REG[0xD0],0x0
    16AE: 52 00    MOV   A,[X+0]
    16B0: 53 D9    MOV   [__r1],A
    16B2: 55 DA 00 MOV   [__r0],0x0
    16B5: 52 FA    MOV   A,[X-6]
    16B7: 04 D9    ADD   [__r1],A
    16B9: 52 F9    MOV   A,[X-7]
    16BB: 0C DA    ADC   [__r0],A
    16BD: 51 DA    MOV   A,[__r0]
    16BF: 10       PUSH  X
    16C0: 58 D9    MOV   X,[__r1]
    16C2: 28       ROMX  
    16C3: 20       POP   X
    16C4: 53 DA    MOV   [__r0],A
    16C6: 52 00    MOV   A,[X+0]
    16C8: 53 D7    MOV   [__r3],A
    16CA: 55 D8 00 MOV   [__r2],0x0
    16CD: 52 FC    MOV   A,[X-4]
    16CF: 04 D7    ADD   [__r3],A
    16D1: 52 FB    MOV   A,[X-5]
    16D3: 0C D8    ADC   [__r2],A
    16D5: 51 D8    MOV   A,[__r2]
    16D7: 60 D4    MOV   REG[0xD4],A
    16D9: 3E D7    MVI   A,[__r3]
    16DB: 3A DA    CMP   A,[__r0]
    16DD: A0 05    JZ    0x16E3
    16DF: 50 01    MOV   A,0x1
    16E1: 80 0E    JMP   0x16F0
(0467)     }
    16E3: 77 00    INC   [X+0]
    16E5: 52 F8    MOV   A,[X-8]
    16E7: 3B 00    CMP   A,[X+0]
    16E9: DF C1    JNC   0x16AB
(0468)     return 0u;
    16EB: 62 D0 00 MOV   REG[0xD0],0x0
    16EE: 50 00    MOV   A,0x0
    16F0: 38 FF    ADD   SP,0xFF
    16F2: 20       POP   X
    16F3: 7F       RET   
(0469) }
(0470) 
(0471) unsigned char byte_to_bcd(unsigned char byte)
(0472) {
_byte_to_bcd:
  reg                  --> X+2
  low                  --> X+1
  high                 --> X+0
  byte                 --> X-4
    16F4: 10       PUSH  X
    16F5: 4F       MOV   X,SP
    16F6: 38 03    ADD   SP,0x3
(0473)     unsigned char high, low, reg;
(0474)     
(0475)     high = byte / DECIMAL_COUNT_SYSTEM_BASIS;
    16F8: 50 0A    MOV   A,0xA
    16FA: 08       PUSH  A
    16FB: 52 FC    MOV   A,[X-4]
    16FD: 08       PUSH  A
    16FE: 62 D0 00 MOV   REG[0xD0],0x0
    1701: 7C 18 24 LCALL 0x1824
    1704: 18       POP   A
    1705: 54 00    MOV   [X+0],A
    1707: 38 FF    ADD   SP,0xFF
(0476)     low = byte - high * DECIMAL_COUNT_SYSTEM_BASIS;
    1709: 52 00    MOV   A,[X+0]
    170B: 60 E8    MOV   REG[0xE8],A
    170D: 62 E9 0A MOV   REG[0xE9],0xA
    1710: 40       NOP   
    1711: 5D EB    MOV   A,REG[0xEB]
    1713: 53 DA    MOV   [__r0],A
    1715: 52 FC    MOV   A,[X-4]
    1717: 12 DA    SUB   A,[__r0]
    1719: 54 01    MOV   [X+1],A
(0477)     reg = (high << DECIMAL_NUMBER_SIZE) + low;
    171B: 52 00    MOV   A,[X+0]
    171D: 64       ASL   A
    171E: 64       ASL   A
    171F: 64       ASL   A
    1720: 64       ASL   A
    1721: 03 01    ADD   A,[X+1]
    1723: 54 02    MOV   [X+2],A
(0478)     
(0479)     return reg;
    1725: 52 02    MOV   A,[X+2]
    1727: 38 FD    ADD   SP,0xFD
    1729: 20       POP   X
    172A: 7F       RET   
(0480) }
(0481) 
(0482) unsigned char bcd_to_byte(unsigned char reg)
(0483) {
_bcd_to_byte:
  byte                 --> X+2
  low                  --> X+1
  high                 --> X+0
  reg                  --> X-4
    172B: 10       PUSH  X
    172C: 4F       MOV   X,SP
    172D: 38 03    ADD   SP,0x3
(0484)     unsigned char high, low, byte;
(0485)     
(0486)     high = (reg >> DECIMAL_NUMBER_SIZE);
    172F: 52 FC    MOV   A,[X-4]
    1731: 62 D0 00 MOV   REG[0xD0],0x0
    1734: 67       ASR   A
    1735: 67       ASR   A
    1736: 67       ASR   A
    1737: 67       ASR   A
    1738: 21 0F    AND   A,0xF
    173A: 54 00    MOV   [X+0],A
(0487)     low = reg - (high << DECIMAL_NUMBER_SIZE);
    173C: 52 00    MOV   A,[X+0]
    173E: 64       ASL   A
    173F: 64       ASL   A
    1740: 64       ASL   A
    1741: 64       ASL   A
    1742: 53 DA    MOV   [__r0],A
    1744: 52 FC    MOV   A,[X-4]
    1746: 12 DA    SUB   A,[__r0]
    1748: 54 01    MOV   [X+1],A
(0488)     byte = low + high * DECIMAL_COUNT_SYSTEM_BASIS;
    174A: 52 00    MOV   A,[X+0]
    174C: 60 E8    MOV   REG[0xE8],A
    174E: 62 E9 0A MOV   REG[0xE9],0xA
    1751: 40       NOP   
    1752: 5D EB    MOV   A,REG[0xEB]
    1754: 53 DA    MOV   [__r0],A
    1756: 52 01    MOV   A,[X+1]
    1758: 02 DA    ADD   A,[__r0]
    175A: 54 02    MOV   [X+2],A
(0489) 
(0490)     return byte;
    175C: 52 02    MOV   A,[X+2]
    175E: 38 FD    ADD   SP,0xFD
    1760: 20       POP   X
    1761: 7F       RET   
(0491) }
(0492) 
(0493) void utc_to_local(struct datetime *utc_datetime, struct datetime *local_datetime)
(0494) {
_utc_to_local:
  local_datetime       --> X-7
  utc_datetime         --> X-5
    1762: 10       PUSH  X
    1763: 4F       MOV   X,SP
(0495) 	local_datetime->valid = utc_datetime->valid;
    1764: 62 D0 00 MOV   REG[0xD0],0x0
    1767: 52 FC    MOV   A,[X-4]
    1769: 01 06    ADD   A,0x6
    176B: 53 D9    MOV   [__r1],A
    176D: 52 FB    MOV   A,[X-5]
    176F: 09 00    ADC   A,0x0
    1771: 60 D4    MOV   REG[0xD4],A
    1773: 3E D9    MVI   A,[__r1]
    1775: 53 DA    MOV   [__r0],A
    1777: 3E D9    MVI   A,[__r1]
    1779: 53 D9    MOV   [__r1],A
    177B: 52 FA    MOV   A,[X-6]
    177D: 01 06    ADD   A,0x6
    177F: 53 D7    MOV   [__r3],A
    1781: 52 F9    MOV   A,[X-7]
    1783: 09 00    ADC   A,0x0
    1785: 60 D5    MOV   REG[0xD5],A
    1787: 51 DA    MOV   A,[__r0]
    1789: 3F D7    MVI   [__r3],A
    178B: 51 D9    MOV   A,[__r1]
    178D: 3F D7    MVI   [__r3],A
(0496) 	local_datetime->sec = utc_datetime->sec;
    178F: 52 FC    MOV   A,[X-4]
    1791: 53 D9    MOV   [__r1],A
    1793: 52 FB    MOV   A,[X-5]
    1795: 60 D4    MOV   REG[0xD4],A
    1797: 3E D9    MVI   A,[__r1]
    1799: 53 DA    MOV   [__r0],A
    179B: 52 FA    MOV   A,[X-6]
    179D: 53 D7    MOV   [__r3],A
    179F: 52 F9    MOV   A,[X-7]
    17A1: 60 D5    MOV   REG[0xD5],A
    17A3: 51 DA    MOV   A,[__r0]
    17A5: 3F D7    MVI   [__r3],A
(0497) 	local_datetime->min = utc_datetime->min;
    17A7: 52 FC    MOV   A,[X-4]
    17A9: 01 01    ADD   A,0x1
    17AB: 53 D9    MOV   [__r1],A
    17AD: 52 FB    MOV   A,[X-5]
    17AF: 09 00    ADC   A,0x0
    17B1: 60 D4    MOV   REG[0xD4],A
    17B3: 3E D9    MVI   A,[__r1]
    17B5: 53 DA    MOV   [__r0],A
    17B7: 52 FA    MOV   A,[X-6]
    17B9: 01 01    ADD   A,0x1
    17BB: 53 D7    MOV   [__r3],A
    17BD: 52 F9    MOV   A,[X-7]
    17BF: 09 00    ADC   A,0x0
    17C1: 60 D5    MOV   REG[0xD5],A
    17C3: 51 DA    MOV   A,[__r0]
    17C5: 3F D7    MVI   [__r3],A
(0498) 	local_datetime->hour = utc_datetime->hour + GMT_OFFSET;
    17C7: 52 FC    MOV   A,[X-4]
    17C9: 01 02    ADD   A,0x2
    17CB: 53 D9    MOV   [__r1],A
    17CD: 52 FB    MOV   A,[X-5]
    17CF: 09 00    ADC   A,0x0
    17D1: 60 D4    MOV   REG[0xD4],A
    17D3: 3E D9    MVI   A,[__r1]
    17D5: 53 DA    MOV   [__r0],A
    17D7: 06 DA 03 ADD   [__r0],0x3
    17DA: 52 FA    MOV   A,[X-6]
    17DC: 01 02    ADD   A,0x2
    17DE: 53 D7    MOV   [__r3],A
    17E0: 52 F9    MOV   A,[X-7]
    17E2: 09 00    ADC   A,0x0
    17E4: 60 D5    MOV   REG[0xD5],A
    17E6: 51 DA    MOV   A,[__r0]
    17E8: 3F D7    MVI   [__r3],A
(0499) 	if (local_datetime->hour > HOUR_MAX) local_datetime->hour -= (HOUR_MAX + 1);
    17EA: 52 FA    MOV   A,[X-6]
    17EC: 01 02    ADD   A,0x2
    17EE: 53 D9    MOV   [__r1],A
    17F0: 52 F9    MOV   A,[X-7]
    17F2: 09 00    ADC   A,0x0
    17F4: 60 D4    MOV   REG[0xD4],A
    17F6: 3E D9    MVI   A,[__r1]
    17F8: 53 DA    MOV   [__r0],A
    17FA: 50 17    MOV   A,0x17
    17FC: 3A DA    CMP   A,[__r0]
    17FE: D0 23    JNC   0x1822
    1800: 62 D0 00 MOV   REG[0xD0],0x0
    1803: 52 FA    MOV   A,[X-6]
    1805: 01 02    ADD   A,0x2
    1807: 53 D9    MOV   [__r1],A
    1809: 52 F9    MOV   A,[X-7]
    180B: 09 00    ADC   A,0x0
    180D: 53 DA    MOV   [__r0],A
    180F: 60 D4    MOV   REG[0xD4],A
    1811: 3E D9    MVI   A,[__r1]
    1813: 7A D9    DEC   [__r1]
    1815: 53 D8    MOV   [__r2],A
    1817: 16 D8 18 SUB   [__r2],0x18
    181A: 51 DA    MOV   A,[__r0]
    181C: 60 D5    MOV   REG[0xD5],A
    181E: 51 D8    MOV   A,[__r2]
    1820: 3F D9    MVI   [__r1],A
    1822: 20       POP   X
    1823: 7F       RET   
