-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Tue Jun 22 23:22:32 EDT 2021                        

Solution Settings: fir_filter.v2
  Current state: schedule
  Project: Catapult_test
  
  Design Input Files Specified
    $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp
      $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/training/ondemand/module4/src/fir_filter_tb.cpp
    $MGC_HOME/shared/training/ondemand/module4/src/csvparser.cpp
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /fir_filter/core                      31     635        637          255  0          
    Design Total:                         31     635        637          255  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /fir_filter/core         
    
  I/O Data Ranges
    Port                   Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------------- ---- -------- --------- --------- ------- -------- --------
    clk                    IN   Unsigned         1                                     
    rst                    IN   Unsigned         1                                     
    i_sample:rsc.dat       IN   Unsigned         3                                     
    b:rsc.s_tdone          IN   Unsigned         1                                     
    b:rsc.tr_write_done    IN   Unsigned         1                                     
    b:rsc.RREADY           IN   Unsigned         1                                     
    b:rsc.ARVALID          IN   Unsigned         1                                     
    b:rsc.ARUSER           IN   Unsigned         1                                     
    b:rsc.ARREGION         IN   Unsigned         4                                     
    b:rsc.ARQOS            IN   Unsigned         4                                     
    b:rsc.ARPROT           IN   Unsigned         3                                     
    b:rsc.ARCACHE          IN   Unsigned         4                                     
    b:rsc.ARLOCK           IN   Unsigned         1                                     
    b:rsc.ARBURST          IN   Unsigned         2                                     
    b:rsc.ARSIZE           IN   Unsigned         3                                     
    b:rsc.ARLEN            IN   Unsigned         8                                     
    b:rsc.ARADDR           IN   Unsigned        12                                     
    b:rsc.ARID             IN   Unsigned         1                                     
    b:rsc.BREADY           IN   Unsigned         1                                     
    b:rsc.WVALID           IN   Unsigned         1                                     
    b:rsc.WUSER            IN   Unsigned         1                                     
    b:rsc.WLAST            IN   Unsigned         1                                     
    b:rsc.WSTRB            IN   Unsigned         2                                     
    b:rsc.WDATA            IN   Unsigned        16                                     
    b:rsc.AWVALID          IN   Unsigned         1                                     
    b:rsc.AWUSER           IN   Unsigned         1                                     
    b:rsc.AWREGION         IN   Unsigned         4                                     
    b:rsc.AWQOS            IN   Unsigned         4                                     
    b:rsc.AWPROT           IN   Unsigned         3                                     
    b:rsc.AWCACHE          IN   Unsigned         4                                     
    b:rsc.AWLOCK           IN   Unsigned         1                                     
    b:rsc.AWBURST          IN   Unsigned         2                                     
    b:rsc.AWSIZE           IN   Unsigned         3                                     
    b:rsc.AWLEN            IN   Unsigned         8                                     
    b:rsc.AWADDR           IN   Unsigned        12                                     
    b:rsc.AWID             IN   Unsigned         1                                     
    i_sample:rsc.triosy.lz OUT  Unsigned         1                                     
    b:rsc.RVALID           OUT  Unsigned         1                                     
    b:rsc.RUSER            OUT  Unsigned         1                                     
    b:rsc.RLAST            OUT  Unsigned         1                                     
    b:rsc.RRESP            OUT  Unsigned         2                                     
    b:rsc.RDATA            OUT  Unsigned        16                                     
    b:rsc.RID              OUT  Unsigned         1                                     
    b:rsc.ARREADY          OUT  Unsigned         1                                     
    b:rsc.BVALID           OUT  Unsigned         1                                     
    b:rsc.BUSER            OUT  Unsigned         1                                     
    b:rsc.BRESP            OUT  Unsigned         2                                     
    b:rsc.BID              OUT  Unsigned         1                                     
    b:rsc.WREADY           OUT  Unsigned         1                                     
    b:rsc.AWREADY          OUT  Unsigned         1                                     
    b:rsc.triosy.lz        OUT  Unsigned         1                                     
    y:rsc.dat              OUT  Unsigned         9                                     
    y:rsc.triosy.lz        OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /fir_filter/core/x:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         127 x 3
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable           Indices Phys Memory Address       
      ------------------ ------- -------------------------
      /fir_filter/core/x     0:2 0000007e-00000000 (126-0) 
      
    Resource Name: /fir_filter/i_sample:rsc
      Memory Component: ccs_in                       Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /fir_filter/i_sample     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /fir_filter/b:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         127 x 10
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address       
      ------------- ------- -------------------------
      /fir_filter/b     0:9 0000007e-00000000 (126-0) 
      
    Resource Name: /fir_filter/y:rsc
      Memory Component: ccs_out                      Size:         1 x 9
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /fir_filter/y     0:8 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init     Comments 
    ---------------- ---------------- ---------- ------- ------------- --------- ------ ---- ------------
    /fir_filter/core core:rlp           Infinite       1          892   8.92 us                           
    /fir_filter/core  x:vinit                127       2         (254) (2.54 us)             reset action 
    /fir_filter/core  main              Infinite       5          637   6.37 us                           
    /fir_filter/core   SHIFT_LOOP            126       3          378   3.78 us                           
    /fir_filter/core   MAC_LOOP              127       2          254   2.54 us                           
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- ------------
    /fir_filter/core core:rlp                   1                        0.11              637               
    /fir_filter/core  x:vinit                (254)                       0.00             (254) reset action 
    /fir_filter/core  main                      5                        0.56              637               
    /fir_filter/core   SHIFT_LOOP             378                       42.38              378               
    /fir_filter/core   MAC_LOOP               254                       28.48              254               
    
  End of Report
