// Seed: 2391880125
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    output logic id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    output uwire id_9,
    output supply0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wire id_14,
    input tri1 id_15
);
  logic [7:0] id_17;
  or primCall (id_10, id_14, id_11, id_3, id_13, id_15, id_7, id_2, id_17, id_1);
  assign id_17['b0+1'b0] = 1 + 1;
  wire [1 : -1] id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  always_comb @(posedge -1'h0 or posedge 1) id_5 = #id_19 1;
  wire id_20;
endmodule
