#include <stdint.h>

typedef struct {
    uint8_t addr;
    uint8_t val;
} tlv320_reg_config_t;

tlv320_reg_config_t tlv_reg_config_bank_0[] = {
    {0x02, 0x00},	// CODEC SAMPLE RATE SELECT
    {0x04, 0x04},	// PLL PROG REG B: PLL J-VAL
    {0x05, 0x00},	// PLL PROG REG C: D-VAL MSB
    {0x06, 0x00},	// PLL PROG REG D: D-VAL LSB
    {0x07, 0x8A},	// CODEC DATAPATH SETUP
    {0x08, 0x00},	// DATAPATH INTERFACE CONTROL A
    {0x09, 0x00},	// DATAPATH INTERFACE CONTROL B
    {0x0A, 0x00},	// AUDIO SERIAL DATA WORD OFFSET CONTROL
    {0x0B, 0x01},	// OVERFLOW FLAGS & PLL R VALUE
    {0x0C, 0x00},	// DATAPATH AUDIO FILTERS
    {0x0D, 0x00},	// HEADSET/BUTTON PRESS DETECT REG A
    {0x0E, 0xC0},	// HEADSET/BUTTON PRESS DETECT REG B 
    {0x0F, 0x80},	// LEFT ADC PGA GAIN CONTROL
    {0x10, 0x80},	// RIGHT ADC PGA GAIN CONTROL
    {0x11, 0xFF},	// MIC2L/R TO LEFT ADC CONTROL
    {0x12, 0xFF},	// MIC2L/R TO RIGHT ADC CONTROL
    {0x13, 0x78},	// MIC1_LINE1_L TO LEFT ADC CH.
    {0x15, 0x78},	// MIC1_LINE1_R TO LEFT ADC CH.
    {0x16, 0x78},	// MIC1_LINE1_R TO RIGHT ADC CH.
    {0x18, 0x78},	// MIC1_LINE1_L TO RIGHT ADC CH.
    {0x19, 0x06},	// MICBIAS CONTROL
    {0x1A, 0x00},	// LEFT AGC CONTROL A
    {0x1B, 0xFE},	// LEFT AGC CONTROL B
    {0x1C, 0x00},	// LEFT AGC CONTROL C
    {0x1D, 0x00},	// RIGHT AGC CONTROL A
    {0x1E, 0xFE},	// RIGHT AGC CONTROL B
    {0x1F, 0x00},	// RIGHT AGC CONTROL C
    {0x20, 0x00},	// LEFT AGC GAIN
    {0x21, 0x00},	// RIGHT AGC GAIN
    {0x22, 0x00},	// LEFT AGC DEBOUNCE
    {0x23, 0x00},	// RIGHT AGC DEBOUNCE
    {0x24, 0x00},	// ADC FLAGS
    {0x25, 0xC0},	// DAC POWER AND HPLCOM DRIVER CONTROL
    {0x26, 0x00},	// HIGH POWER OUT DRIVER CONTROL
    {0x27, 0x00},	// RESRVED
    {0x28, 0x00},	// OUTPUT DRIVER CM SETTING & SOFT STEPPING
    {0x29, 0x02},	// DAC OUTPUT SWITCHING CONTROL
    {0x2A, 0x00},	// HP OUPUT DRIVER POP REDUCTION
    {0x2B, 0x00},	// LEFT DAC DIGITAL VOLUME CONTROL
    {0x2C, 0x80},	// RIGHT DAC DIGITAL VOLUME CONTROL
    {0x2E, 0x00},	// PGA_L TO HPLOUT
    {0x2F, 0x80},	//  DAC_L1 TO HPLOUT
    {0x31, 0x00},	// PGA_R TO HPLOUT
    {0x32, 0x00},	// DAC_R1 TO HPLOUT
    {0x33, 0x0F},	// HPLOUT OUTPUT CONTROL
    {0x35, 0x00},	// PGA_L TO HPLCOM
    {0x36, 0x00},	// DAC_L1 TO HPLCOM
    {0x38, 0x00},	// PGA_R TO HPLCOM
    {0x39, 0x00},	// DAC_R1 TO HPLCOM
    {0x3A, 0x06},	// HPLCOM OUTPUT CONTROL
    {0x3C, 0x00},	// PGA_L TO HPROUT
    {0x3D, 0x00},	// DAC_L1 TO HPROUT
    {0x3F, 0x00},	// PGA_R TO HPROUT
    {0x40, 0x80},	// DAC_R1 TO HPROUT
    {0x41, 0x0F},	// HPROUT OUTPUT CONTROL
    {0x43, 0x00},	// PGA_L TO HPRCOM
    {0x44, 0x00},	// DAC_L1 TO HPRCOM
    {0x46, 0x00},	// PGA_R TO HPRCOM
    {0x47, 0x00},	// DAC_R1 TO HPRCOM
    {0x48, 0x06},	// HPRCOM OUTPUT CONTROL
    {0x51, 0x00},	// PGA_L TO LEFT LINE OUTPUT
    {0x52, 0x00},	// DAC_L1 TO LEFT LINE OUTPUT
    {0x54, 0x00},	// PGA_R TO LEFT LINE OUTPUT
    {0x55, 0x00},	// DAC_R1 TO LEFT LINE OUTPUT
    {0x56, 0x00},	// LEFT LINE OUTPUT CONTROL
    {0x58, 0x00},	// PGA_L TO RIGHT LINE OUTPUT
    {0x59, 0x00},	// DAC_L1 TO RIGHT LINE OUTPUT
    {0x5B, 0x00},	// PGA_R TO RIGHT LINE OUTPUT
    {0x5C, 0x00},	// DAC_R1 TO RIGHT LINE OUTPUT
    {0x5D, 0x00},	// RIGHT LINE OUTPUT CONTROL
    {0x5E, 0xC6},	// PWUP_PWDN FLAGS
    {0x5F, 0x0C},	// SHORT CKT FLAGS
    {0x60, 0x00},	// Interrupt Flags
    {0x61, 0x00},	// Interrupt Flags
    {0x65, 0x00},	// Clock-Source Select
    {0x66, 0x02},	// Clock-Gen Muxing
    {0x67, 0x00},	// LEFT AGC PROG. ATTACK TIME
    {0x68, 0x00},	// LEFT AGC PROG. DELAY TIME
    {0x69, 0x00},	// Right AGC PROG. ATTACK TIME
    {0x6A, 0x00},	// RIGHT AGC PROG. DELAY TIME
    {0x6B, 0x00},	// ADC FILTER CONFIGURATION
    {0x6C, 0x00},	// PASSIVE ANALOG BYPASS CONTROL
    {0x6D, 0x00},	// DAC CURRENT ADJUSTMENT
};

tlv320_reg_config_t tlv_reg_config_bank_1[] = {
    {0x01, 0x6B},	// LEFT AF N0_MSB
    {0x02, 0xE3},	// LEFT AF N0_LSB
    {0x03, 0x96},	// LEFT AF N1_MSB
    {0x04, 0x66},	// LEFT AF N1_LSB
    {0x05, 0x67},	// LEFT AF N2_MSB
    {0x06, 0x5D},	// LEFT AF N2_LSB
    {0x07, 0x6B},	// LEFT AF N3_MSB
    {0x08, 0xE3},	// LEFT AF N3_LSB
    {0x09, 0x96},	// LEFT AF N4_MSB
    {0x0A, 0x66},	// LEFT AF N4_LSB
    {0x0B, 0x67},	// LEFT AF N5_MSB
    {0x0C, 0x5D},	// LEFT AF N5_LSB
    {0x0D, 0x7D},	// LEFT AF D1 MSB
    {0x0E, 0x83},	// LEFT AF D1 LSB
    {0x0F, 0x84},	// LEFT AF D2 MSB
    {0x10, 0xEE},	// LEFT AF D2 LSB
    {0x11, 0x7D},	// LEFT AF D4 MSB
    {0x12, 0x83},	// LEFT AF D4 LSB
    {0x13, 0x84},	// LEFT AF D5 MSB
    {0x14, 0xEE},	// LEFT AF D5 LSB
    {0x15, 0x39},	// LEFT DE-EMPHASIS FILTER COEFF N0 MSB
    {0x16, 0x55},	// LEFT DE-EMPHASIS FILTER COEFF N0 LSB
    {0x17, 0xF3},	// LEFT DE-EMPHASIS FILTER COEFF N1 MSB
    {0x18, 0x2D},	// LEFT DE-EMPHASIS FILTER COEFF N1 LSB
    {0x19, 0x53},	// LEFT DE-EMPHASIS FILTER COEFF D1 MSB
    {0x1A, 0x7E},	// LEFT DE-EMPHASIS FILTER COEFF D1 LSB
    {0x1B, 0x6B},	// RIGHT AF N0_MSB
    {0x1C, 0xE3},	// RIGHT AF N0_LSB
    {0x1D, 0x96},	// RIGHT AF N1_MSB
    {0x1E, 0x66},	// RIGHT AF N1_LSB
    {0x1F, 0x67},	// RIGHT AF N2_MSB
    {0x20, 0x5D},	// RIGHT AF N2_LSB
    {0x21, 0x6B},	// RIGHT AF N3_MSB
    {0x22, 0xE3},	// RIGHT AF N3_LSB
    {0x23, 0x96},	// RIGHT AF N4_MSB
    {0x24, 0x66},	// RIGHT AF N4_LSB
    {0x25, 0x67},	// RIGHT AF N5_MSB
    {0x26, 0x5D},	// RIGHT AF N5_LSB
    {0x27, 0x7D},	// RIGHT AF D1 MSB
    {0x28, 0x83},	// RIGHT AF D1 LSB
    {0x29, 0x84},	// RIGHT AF D2 MSB
    {0x2A, 0xEE},	// RIGHT AF D2 LSB
    {0x2B, 0x7D},	// RIGHT AF D4 MSB
    {0x2C, 0x83},	// RIGHT AF D4 LSB
    {0x2D, 0x84},	// RIGHT AF D5 MSB
    {0x2E, 0xEE},	// RIGHT AF D5 LSB
    {0x2F, 0x39},	// RIGHT DE-EMPHASIS FILTER COEFF N0 MSB
    {0x30, 0x55},	// RIGHT DE-EMPHASIS FILTER COEFF N0 LSB
    {0x31, 0xF3},	// RIGHT DE-EMPHASIS FILTER COEFF N1 MSB
    {0x32, 0x2D},	// RIGHT DE-EMPHASIS FILTER COEFF N1 LSB
    {0x33, 0x53},	// RIGHT DE-EMPHASIS FILTER COEFF D1 MSB
    {0x34, 0x7E},	// RIGHT DE-EMPHASIS FILTER COEFF D1 LSB
    {0x35, 0x7F},	// 3D SCALE COEFFICIENT MSB
    {0x36, 0xFF},	// 3D SCALE COEFFICIENT LSB
    {0x41, 0x39},	// LEFT ADC HPF COEFF N0 MSB
    {0x42, 0x55},	// LEFT ADC HPF COEFF N0 LSB
    {0x43, 0xF3},	// LEFT ADC HPF COEFF N1 MSB
    {0x44, 0x2D},	// LEFT ADC HPF COEFF N1 LSB
    {0x45, 0x53},	// LEFT ADC HPF COEFF D1 MSB
    {0x46, 0x7E},	// LEFT ADC HPF COEFF D1 LSB
    {0x47, 0x39},	// RIGHT ADC HPF COEFF N0 MSB
    {0x48, 0x55},	// RIGHT ADC HPF COEFF N0 LSB
    {0x49, 0xF3},	// RIGHT ADC HPF COEFF N1 MSB
    {0x4A, 0x2D},	// RIGHT ADC HPF COEFF N1 LSB
    {0x4B, 0x53},	// RIGHT ADC HPF COEFF D1 MSB
    {0x4C, 0x7E},	// RIGHT ADC HPF COEFF D1 LSB
};

