

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Tue Oct  1 14:24:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_FeedForward
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.629 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  16777233|  16777233|  55.868 ms|  55.868 ms|  16777233|  16777233|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                        |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |        Loop Name       |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop11_loop12_loop13  |  16777231|  16777231|        17|          1|          1|  16777216|       yes|
        +------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      390|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      320|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      623|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      320|     5|     1084|      929|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       23|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U5  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v51_U  |node5_v51_RAM_AUTO_1R1W  |      256|  0|   0|    0|  131072|   32|     1|      4194304|
    |v52_U  |node5_v52_RAM_AUTO_1R1W  |       64|  0|   0|    0|   32768|   32|     1|      1048576|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                         |      320|  0|   0|    0|  163840|   64|     2|      5242880|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln136_1_fu_199_p2               |         +|   0|  0|  32|          25|           1|
    |add_ln136_fu_208_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln137_1_fu_238_p2               |         +|   0|  0|  24|          17|           1|
    |add_ln137_fu_297_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln138_fu_340_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln148_fu_392_p2                 |         +|   0|  0|  22|          15|          15|
    |add_ln154_fu_381_p2                 |         +|   0|  0|  24|          17|          17|
    |and_ln136_fu_291_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_317                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_336                    |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_232_p2                     |      icmp|   0|  0|  17|          10|           1|
    |cmp28_fu_328_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp43_fu_370_p2                     |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln136_fu_193_p2                |      icmp|   0|  0|  33|          25|          26|
    |icmp_ln137_fu_214_p2                |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln138_fu_285_p2                |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln141_fu_334_p2                |      icmp|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln137_fu_303_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln136_1_fu_220_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln136_fu_273_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln137_1_fu_316_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln137_2_fu_244_p3            |    select|   0|  0|  17|           1|           1|
    |select_ln137_fu_308_p3              |    select|   0|  0|   9|           1|           1|
    |v61_fu_420_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_fu_280_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 390|         202|         128|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   25|         50|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   17|         34|
    |ap_sig_allocacmp_v54_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_v55_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v56_load               |   9|          2|    9|         18|
    |indvar_flatten13_fu_88                  |   9|          2|   25|         50|
    |indvar_flatten_fu_80                    |   9|          2|   17|         34|
    |v54_fu_84                               |   9|          2|   10|         20|
    |v55_fu_76                               |   9|          2|    8|         16|
    |v56_fu_72                               |   9|          2|    9|         18|
    |v85_blk_n                               |   9|          2|    1|          2|
    |v86_blk_n                               |   9|          2|    1|          2|
    |v87_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  143|        286|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp16_reg_488                      |   1|   0|    1|          0|
    |cmp16_reg_488_pp0_iter1_reg        |   1|   0|    1|          0|
    |cmp28_reg_504                      |   1|   0|    1|          0|
    |cmp43_reg_518                      |   1|   0|    1|          0|
    |empty_fu_92                        |  32|   0|   32|          0|
    |icmp_ln137_reg_476                 |   1|   0|    1|          0|
    |icmp_ln141_reg_509                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_88             |  25|   0|   25|          0|
    |indvar_flatten_fu_80               |  17|   0|   17|          0|
    |select_ln137_reg_492               |   9|   0|    9|          0|
    |trunc_ln137_reg_483                |   9|   0|    9|          0|
    |trunc_ln137_reg_483_pp0_iter1_reg  |   9|   0|    9|          0|
    |trunc_ln154_reg_498                |   7|   0|    7|          0|
    |v51_addr_reg_522                   |  17|   0|   17|          0|
    |v52_addr_reg_528                   |  15|   0|   15|          0|
    |v54_fu_84                          |  10|   0|   10|          0|
    |v55_fu_76                          |   8|   0|    8|          0|
    |v56_fu_72                          |   9|   0|    9|          0|
    |v60_reg_533                        |  32|   0|   32|          0|
    |v61_reg_543                        |  32|   0|   32|          0|
    |v62_reg_548                        |  32|   0|   32|          0|
    |v63_reg_553                        |  32|   0|   32|          0|
    |v86_read_reg_513                   |  32|   0|   32|          0|
    |cmp28_reg_504                      |  64|  32|    1|          0|
    |cmp43_reg_518                      |  64|  32|    1|          0|
    |icmp_ln141_reg_509                 |  64|  32|    1|          0|
    |v51_addr_reg_522                   |  64|  32|   17|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 623| 128|  387|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v86_dout            |   in|   32|     ap_fifo|           v86|       pointer|
|v86_num_data_valid  |   in|   16|     ap_fifo|           v86|       pointer|
|v86_fifo_cap        |   in|   16|     ap_fifo|           v86|       pointer|
|v86_empty_n         |   in|    1|     ap_fifo|           v86|       pointer|
|v86_read            |  out|    1|     ap_fifo|           v86|       pointer|
|v87_dout            |   in|   32|     ap_fifo|           v87|       pointer|
|v87_num_data_valid  |   in|   17|     ap_fifo|           v87|       pointer|
|v87_fifo_cap        |   in|   17|     ap_fifo|           v87|       pointer|
|v87_empty_n         |   in|    1|     ap_fifo|           v87|       pointer|
|v87_read            |  out|    1|     ap_fifo|           v87|       pointer|
|v85_din             |  out|   32|     ap_fifo|           v85|       pointer|
|v85_num_data_valid  |   in|   18|     ap_fifo|           v85|       pointer|
|v85_fifo_cap        |   in|   18|     ap_fifo|           v85|       pointer|
|v85_full_n          |   in|    1|     ap_fifo|           v85|       pointer|
|v85_write           |  out|    1|     ap_fifo|           v85|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

