Analysis & Synthesis report for DE2_115_Default
Mon Apr 13 19:03:12 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated
 12. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated
 13. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 15. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 17. altpll Parameter Settings by Entity Instance
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 13 19:03:12 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; DE2_115_Default                            ;
; Top-level Entity Name              ; DE2_115_Default                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 416                                        ;
;     Total combinational functions  ; 383                                        ;
;     Dedicated logic registers      ; 123                                        ;
; Total registers                    ; 123                                        ;
; Total pins                         ; 480                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,463,744                                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_Default    ; DE2_115_Default    ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; V/video_sync_generator.v         ; yes             ; User Verilog HDL File                  ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/video_sync_generator.v   ;         ;
; V/vga_controller.v               ; yes             ; User Verilog HDL File                  ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/vga_controller.v         ;         ;
; V/VGA_Audio_PLL.v                ; yes             ; User Wizard-Generated File             ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/VGA_Audio_PLL.v          ;         ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File                  ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/Reset_Delay.v            ;         ;
; V/img_index.v                    ; yes             ; User Wizard-Generated File             ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/img_index.v              ;         ;
; V/img_data.v                     ; yes             ; User Wizard-Generated File             ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/V/img_data.v               ;         ;
; DE2_115_Default.v                ; yes             ; User Verilog HDL File                  ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.v          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                                             ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;         ;
; db/altpll_k3n2.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/db/altpll_k3n2.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/zach/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_skd1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/db/altsyncram_skd1.tdf     ;         ;
; VGA_DATA/img_data_logo.mif       ; yes             ; Auto-Found Memory Initialization File  ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/VGA_DATA/img_data_logo.mif ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/db/decode_aaa.tdf          ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/db/mux_1pb.tdf             ;         ;
; db/altsyncram_b7d1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/db/altsyncram_b7d1.tdf     ;         ;
; VGA_DATA/index_logo.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/VGA_DATA/index_logo.mif    ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 416                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 383                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 258                                                                        ;
;     -- 3 input functions                    ; 36                                                                         ;
;     -- <=2 input functions                  ; 89                                                                         ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 304                                                                        ;
;     -- arithmetic mode                      ; 79                                                                         ;
;                                             ;                                                                            ;
; Total registers                             ; 123                                                                        ;
;     -- Dedicated logic registers            ; 123                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 480                                                                        ;
; Total memory bits                           ; 2463744                                                                    ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 407                                                                        ;
; Total fan-out                               ; 7122                                                                       ;
; Average fan-out                             ; 3.68                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_Default                             ; 383 (26)          ; 123 (26)     ; 2463744     ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115_Default                                                                                                                                     ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|Reset_Delay:r0                                                                                                                      ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1                                                                                                                    ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; work         ;
;          |altpll_k3n2:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated                                                                 ; work         ;
;    |vga_controller:vga_ins|                  ; 330 (20)          ; 76 (46)      ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins                                                                                                              ; work         ;
;       |img_data:img_data_inst|               ; 266 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 266 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_skd1:auto_generated| ; 266 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated                        ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|decode_aaa:rden_decode ; work         ;
;                |mux_1pb:mux2|                ; 222 (222)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|mux_1pb:mux2           ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; work         ;
;             |altsyncram_b7d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated                      ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+------------------------------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                          ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+------------------------------+
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; ./VGA_DATA/img_data_logo.mif ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 24           ; --           ; --           ; 6144    ; ./VGA_DATA/index_logo.mif    ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; Cont[26..31]                          ; Lost fanout        ;
; Total Number of Removed Registers = 6 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 29    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+--------------------+----------------------------------+
; Parameter Name                ; Value              ; Type                             ;
+-------------------------------+--------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                          ;
; PLL_TYPE                      ; AUTO               ; Untyped                          ;
; LPM_HINT                      ; UNUSED             ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                          ;
; SCAN_CHAIN                    ; LONG               ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                          ;
; LOCK_HIGH                     ; 1                  ; Untyped                          ;
; LOCK_LOW                      ; 1                  ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                          ;
; SKIP_VCO                      ; OFF                ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                          ;
; BANDWIDTH                     ; 0                  ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                          ;
; DOWN_SPREAD                   ; 0                  ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 9                  ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 25                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -10000             ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                          ;
; DPA_DIVIDER                   ; 0                  ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; VCO_MIN                       ; 0                  ; Untyped                          ;
; VCO_MAX                       ; 0                  ; Untyped                          ;
; VCO_CENTER                    ; 0                  ; Untyped                          ;
; PFD_MIN                       ; 0                  ; Untyped                          ;
; PFD_MAX                       ; 0                  ; Untyped                          ;
; M_INITIAL                     ; 0                  ; Untyped                          ;
; M                             ; 0                  ; Untyped                          ;
; N                             ; 1                  ; Untyped                          ;
; M2                            ; 1                  ; Untyped                          ;
; N2                            ; 1                  ; Untyped                          ;
; SS                            ; 1                  ; Untyped                          ;
; C0_HIGH                       ; 0                  ; Untyped                          ;
; C1_HIGH                       ; 0                  ; Untyped                          ;
; C2_HIGH                       ; 0                  ; Untyped                          ;
; C3_HIGH                       ; 0                  ; Untyped                          ;
; C4_HIGH                       ; 0                  ; Untyped                          ;
; C5_HIGH                       ; 0                  ; Untyped                          ;
; C6_HIGH                       ; 0                  ; Untyped                          ;
; C7_HIGH                       ; 0                  ; Untyped                          ;
; C8_HIGH                       ; 0                  ; Untyped                          ;
; C9_HIGH                       ; 0                  ; Untyped                          ;
; C0_LOW                        ; 0                  ; Untyped                          ;
; C1_LOW                        ; 0                  ; Untyped                          ;
; C2_LOW                        ; 0                  ; Untyped                          ;
; C3_LOW                        ; 0                  ; Untyped                          ;
; C4_LOW                        ; 0                  ; Untyped                          ;
; C5_LOW                        ; 0                  ; Untyped                          ;
; C6_LOW                        ; 0                  ; Untyped                          ;
; C7_LOW                        ; 0                  ; Untyped                          ;
; C8_LOW                        ; 0                  ; Untyped                          ;
; C9_LOW                        ; 0                  ; Untyped                          ;
; C0_INITIAL                    ; 0                  ; Untyped                          ;
; C1_INITIAL                    ; 0                  ; Untyped                          ;
; C2_INITIAL                    ; 0                  ; Untyped                          ;
; C3_INITIAL                    ; 0                  ; Untyped                          ;
; C4_INITIAL                    ; 0                  ; Untyped                          ;
; C5_INITIAL                    ; 0                  ; Untyped                          ;
; C6_INITIAL                    ; 0                  ; Untyped                          ;
; C7_INITIAL                    ; 0                  ; Untyped                          ;
; C8_INITIAL                    ; 0                  ; Untyped                          ;
; C9_INITIAL                    ; 0                  ; Untyped                          ;
; C0_MODE                       ; BYPASS             ; Untyped                          ;
; C1_MODE                       ; BYPASS             ; Untyped                          ;
; C2_MODE                       ; BYPASS             ; Untyped                          ;
; C3_MODE                       ; BYPASS             ; Untyped                          ;
; C4_MODE                       ; BYPASS             ; Untyped                          ;
; C5_MODE                       ; BYPASS             ; Untyped                          ;
; C6_MODE                       ; BYPASS             ; Untyped                          ;
; C7_MODE                       ; BYPASS             ; Untyped                          ;
; C8_MODE                       ; BYPASS             ; Untyped                          ;
; C9_MODE                       ; BYPASS             ; Untyped                          ;
; C0_PH                         ; 0                  ; Untyped                          ;
; C1_PH                         ; 0                  ; Untyped                          ;
; C2_PH                         ; 0                  ; Untyped                          ;
; C3_PH                         ; 0                  ; Untyped                          ;
; C4_PH                         ; 0                  ; Untyped                          ;
; C5_PH                         ; 0                  ; Untyped                          ;
; C6_PH                         ; 0                  ; Untyped                          ;
; C7_PH                         ; 0                  ; Untyped                          ;
; C8_PH                         ; 0                  ; Untyped                          ;
; C9_PH                         ; 0                  ; Untyped                          ;
; L0_HIGH                       ; 1                  ; Untyped                          ;
; L1_HIGH                       ; 1                  ; Untyped                          ;
; G0_HIGH                       ; 1                  ; Untyped                          ;
; G1_HIGH                       ; 1                  ; Untyped                          ;
; G2_HIGH                       ; 1                  ; Untyped                          ;
; G3_HIGH                       ; 1                  ; Untyped                          ;
; E0_HIGH                       ; 1                  ; Untyped                          ;
; E1_HIGH                       ; 1                  ; Untyped                          ;
; E2_HIGH                       ; 1                  ; Untyped                          ;
; E3_HIGH                       ; 1                  ; Untyped                          ;
; L0_LOW                        ; 1                  ; Untyped                          ;
; L1_LOW                        ; 1                  ; Untyped                          ;
; G0_LOW                        ; 1                  ; Untyped                          ;
; G1_LOW                        ; 1                  ; Untyped                          ;
; G2_LOW                        ; 1                  ; Untyped                          ;
; G3_LOW                        ; 1                  ; Untyped                          ;
; E0_LOW                        ; 1                  ; Untyped                          ;
; E1_LOW                        ; 1                  ; Untyped                          ;
; E2_LOW                        ; 1                  ; Untyped                          ;
; E3_LOW                        ; 1                  ; Untyped                          ;
; L0_INITIAL                    ; 1                  ; Untyped                          ;
; L1_INITIAL                    ; 1                  ; Untyped                          ;
; G0_INITIAL                    ; 1                  ; Untyped                          ;
; G1_INITIAL                    ; 1                  ; Untyped                          ;
; G2_INITIAL                    ; 1                  ; Untyped                          ;
; G3_INITIAL                    ; 1                  ; Untyped                          ;
; E0_INITIAL                    ; 1                  ; Untyped                          ;
; E1_INITIAL                    ; 1                  ; Untyped                          ;
; E2_INITIAL                    ; 1                  ; Untyped                          ;
; E3_INITIAL                    ; 1                  ; Untyped                          ;
; L0_MODE                       ; BYPASS             ; Untyped                          ;
; L1_MODE                       ; BYPASS             ; Untyped                          ;
; G0_MODE                       ; BYPASS             ; Untyped                          ;
; G1_MODE                       ; BYPASS             ; Untyped                          ;
; G2_MODE                       ; BYPASS             ; Untyped                          ;
; G3_MODE                       ; BYPASS             ; Untyped                          ;
; E0_MODE                       ; BYPASS             ; Untyped                          ;
; E1_MODE                       ; BYPASS             ; Untyped                          ;
; E2_MODE                       ; BYPASS             ; Untyped                          ;
; E3_MODE                       ; BYPASS             ; Untyped                          ;
; L0_PH                         ; 0                  ; Untyped                          ;
; L1_PH                         ; 0                  ; Untyped                          ;
; G0_PH                         ; 0                  ; Untyped                          ;
; G1_PH                         ; 0                  ; Untyped                          ;
; G2_PH                         ; 0                  ; Untyped                          ;
; G3_PH                         ; 0                  ; Untyped                          ;
; E0_PH                         ; 0                  ; Untyped                          ;
; E1_PH                         ; 0                  ; Untyped                          ;
; E2_PH                         ; 0                  ; Untyped                          ;
; E3_PH                         ; 0                  ; Untyped                          ;
; M_PH                          ; 0                  ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                          ;
; CLK0_COUNTER                  ; G0                 ; Untyped                          ;
; CLK1_COUNTER                  ; G0                 ; Untyped                          ;
; CLK2_COUNTER                  ; G0                 ; Untyped                          ;
; CLK3_COUNTER                  ; G0                 ; Untyped                          ;
; CLK4_COUNTER                  ; G0                 ; Untyped                          ;
; CLK5_COUNTER                  ; G0                 ; Untyped                          ;
; CLK6_COUNTER                  ; E0                 ; Untyped                          ;
; CLK7_COUNTER                  ; E1                 ; Untyped                          ;
; CLK8_COUNTER                  ; E2                 ; Untyped                          ;
; CLK9_COUNTER                  ; E3                 ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; M_TIME_DELAY                  ; 0                  ; Untyped                          ;
; N_TIME_DELAY                  ; 0                  ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                          ;
; VCO_POST_SCALE                ; 0                  ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                          ;
; CBXI_PARAMETER                ; altpll_k3n2        ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E       ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                   ;
+-------------------------------+--------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                   ;
+------------------------------------+------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                ;
; WIDTH_A                            ; 8                            ; Signed Integer                                         ;
; WIDTHAD_A                          ; 19                           ; Signed Integer                                         ;
; NUMWORDS_A                         ; 307200                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                ;
; WIDTH_B                            ; 1                            ; Untyped                                                ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                          ; Untyped                                                ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                ;
; INIT_FILE                          ; ./VGA_DATA/img_data_logo.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_skd1              ; Untyped                                                ;
+------------------------------------+------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                        ;
+------------------------------------+---------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                     ;
; WIDTH_A                            ; 24                        ; Signed Integer                                              ;
; WIDTHAD_A                          ; 8                         ; Signed Integer                                              ;
; NUMWORDS_A                         ; 256                       ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                     ;
; WIDTH_B                            ; 1                         ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M9K                       ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                     ;
; INIT_FILE                          ; ./VGA_DATA/index_logo.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_b7d1           ; Untyped                                                     ;
+------------------------------------+---------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                               ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 123                         ;
;     CLR               ; 37                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 38                          ;
; cycloneiii_io_obuf    ; 145                         ;
; cycloneiii_lcell_comb ; 385                         ;
;     arith             ; 79                          ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 306                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 258                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Apr 13 19:02:56 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file V/video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator
Info (12021): Found 1 design units, including 1 entities, in source file V/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file V/VGA_Audio_PLL.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file V/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file V/img_index.v
    Info (12023): Found entity 1: img_index
Info (12021): Found 1 design units, including 1 entities, in source file V/img_data.v
    Info (12023): Found entity 1: img_data
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115_Default.v
    Info (12023): Found entity 1: DE2_115_Default
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(534): created implicit net for "OTG_FSPEED"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(535): created implicit net for "OTG_LSPEED"
Info (12127): Elaborating entity "DE2_115_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(534): object "OTG_FSPEED" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(535): object "OTG_LSPEED" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(449): object "mSEG7_DIG" assigned a value but never read
Warning (10858): Verilog HDL warning at DE2_115_Default.v(480): object LCD_D_1 used but never assigned
Warning (10858): Verilog HDL warning at DE2_115_Default.v(481): object LCD_RW_1 used but never assigned
Warning (10858): Verilog HDL warning at DE2_115_Default.v(482): object LCD_EN_1 used but never assigned
Warning (10858): Verilog HDL warning at DE2_115_Default.v(483): object LCD_RS_1 used but never assigned
Warning (10030): Net "LCD_D_1" at DE2_115_Default.v(480) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "LCD_RW_1" at DE2_115_Default.v(481) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "LCD_EN_1" at DE2_115_Default.v(482) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "LCD_RS_1" at DE2_115_Default.v(483) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "HEX0" at DE2_115_Default.v(265) has no driver
Warning (10034): Output port "HEX1" at DE2_115_Default.v(266) has no driver
Warning (10034): Output port "HEX2" at DE2_115_Default.v(267) has no driver
Warning (10034): Output port "HEX3" at DE2_115_Default.v(268) has no driver
Warning (10034): Output port "HEX4" at DE2_115_Default.v(269) has no driver
Warning (10034): Output port "HEX5" at DE2_115_Default.v(270) has no driver
Warning (10034): Output port "HEX6" at DE2_115_Default.v(271) has no driver
Warning (10034): Output port "HEX7" at DE2_115_Default.v(272) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_Default.v(339) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_Default.v(357) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_Default.v(372) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115_Default.v(383) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115_Default.v(384) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115_Default.v(390) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_Default.v(395) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_Default.v(404) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115_Default.v(432) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_Default.v(252) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_Default.v(283) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115_Default.v(286) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115_Default.v(307) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_Default.v(327) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_Default.v(329) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_Default.v(331) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_Default.v(340) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_Default.v(341) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_Default.v(345) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_Default.v(347) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_Default.v(349) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_Default.v(358) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_Default.v(359) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_Default.v(373) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115_Default.v(374) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_Default.v(375) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_Default.v(377) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115_Default.v(385) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115_Default.v(386) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115_Default.v(387) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115_Default.v(388) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115_Default.v(391) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115_Default.v(392) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_Default.v(396) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_Default.v(398) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_Default.v(399) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_Default.v(400) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_Default.v(401) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_Default.v(405) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_Default.v(407) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_Default.v(408) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_Default.v(410) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_Default.v(411) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115_Default.v(425) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115_Default.v(426) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115_Default.v(427) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Default.v(315) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_k3n2.tdf
    Info (12023): Found entity 1: altpll_k3n2
Info (12128): Elaborating entity "altpll_k3n2" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins"
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./VGA_DATA/img_data_logo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skd1.tdf
    Info (12023): Found entity 1: altsyncram_skd1
Info (12128): Elaborating entity "altsyncram_skd1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|decode_aaa:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|mux_1pb:mux2"
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./VGA_DATA/index_logo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7d1.tdf
    Info (12023): Found entity 1: altsyncram_b7d1
Info (12128): Elaborating entity "altsyncram_b7d1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_XCK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "LCD_DATA[0]" is fed by GND
    Warning (13033): The pin "LCD_DATA[1]" is fed by GND
    Warning (13033): The pin "LCD_DATA[2]" is fed by GND
    Warning (13033): The pin "LCD_DATA[3]" is fed by GND
    Warning (13033): The pin "LCD_DATA[4]" is fed by GND
    Warning (13033): The pin "LCD_DATA[5]" is fed by GND
    Warning (13033): The pin "LCD_DATA[6]" is fed by GND
    Warning (13033): The pin "LCD_DATA[7]" is fed by GND
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_XCK" to the node "AUD_XCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[0]" to the node "SD_DAT[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[0]" to the node "SD_DAT[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[1]" to the node "SD_DAT[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[1]" to the node "SD_DAT[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[2]" to the node "SD_DAT[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[2]" to the node "SD_DAT[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[3]" to the node "SD_DAT[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[3]" to the node "SD_DAT[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_ADCLRCK" to the node "AUD_ADCLRCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[0]" to the node "DRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[1]" to the node "DRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[2]" to the node "DRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[3]" to the node "DRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[4]" to the node "DRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[5]" to the node "DRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[6]" to the node "DRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[7]" to the node "DRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[8]" to the node "DRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[9]" to the node "DRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[10]" to the node "DRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[11]" to the node "DRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[12]" to the node "DRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[13]" to the node "DRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[14]" to the node "DRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[15]" to the node "DRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[16]" to the node "DRAM_DQ[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[17]" to the node "DRAM_DQ[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[18]" to the node "DRAM_DQ[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[19]" to the node "DRAM_DQ[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[20]" to the node "DRAM_DQ[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[21]" to the node "DRAM_DQ[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[22]" to the node "DRAM_DQ[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[23]" to the node "DRAM_DQ[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[24]" to the node "DRAM_DQ[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[25]" to the node "DRAM_DQ[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[26]" to the node "DRAM_DQ[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[27]" to the node "DRAM_DQ[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[28]" to the node "DRAM_DQ[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[29]" to the node "DRAM_DQ[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[30]" to the node "DRAM_DQ[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[31]" to the node "DRAM_DQ[31]"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 88 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_MDIO"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 1226 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 417 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 423 warnings
    Info: Peak virtual memory: 1055 megabytes
    Info: Processing ended: Mon Apr 13 19:03:12 2015
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/zach/bears.zachary@gmail.com/Duke/S15/ECE350L/Homework/paint/DE2_115_Default/DE2_115_Default.map.smsg.


