<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_pipeline.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu_final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu_final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_final.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu_final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu_final.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_final_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_final_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_final_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_final_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_final_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_final_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_final_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_pipeline_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_pipeline_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regfile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573541459" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573541459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573664039" xil_pn:in_ck="-1457421220753849858" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573664039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I_stage.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cpu_final.v"/>
      <outfile xil_pn:name="cpu_pipeline_tb.v"/>
      <outfile xil_pn:name="decoder_moduler.v"/>
      <outfile xil_pn:name="dmem.v"/>
      <outfile xil_pn:name="hazrd_detect.v"/>
      <outfile xil_pn:name="imem.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pc_candidate_generation_module.v"/>
      <outfile xil_pn:name="reg_indata_generator.v"/>
      <outfile xil_pn:name="regfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1573664041" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1043237067719801576" xil_pn:start_ts="1573664041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1573664041" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9194498006952800982" xil_pn:start_ts="1573664041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1573541459" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5911073021137405231" xil_pn:start_ts="1573541459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573664041" xil_pn:in_ck="-1457421220753849858" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573664041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="I_stage.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cpu_final.v"/>
      <outfile xil_pn:name="cpu_pipeline_tb.v"/>
      <outfile xil_pn:name="decoder_moduler.v"/>
      <outfile xil_pn:name="dmem.v"/>
      <outfile xil_pn:name="hazrd_detect.v"/>
      <outfile xil_pn:name="imem.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pc_candidate_generation_module.v"/>
      <outfile xil_pn:name="reg_indata_generator.v"/>
      <outfile xil_pn:name="regfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1573664042" xil_pn:in_ck="-1457421220753849858" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6446469733275305937" xil_pn:start_ts="1573664041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_final_beh.prj"/>
      <outfile xil_pn:name="cpu_final_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573664042" xil_pn:in_ck="-5099223219834329439" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7872095703851403142" xil_pn:start_ts="1573664042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_final_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6955883400773843562" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5911073021137405231" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1043237067719801576" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662270" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2874892555269142811" xil_pn:start_ts="1573662270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573662503" xil_pn:in_ck="4278539188948734824" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3176453342613014980" xil_pn:start_ts="1573662498">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu_final.lso"/>
      <outfile xil_pn:name="cpu_final.prj"/>
      <outfile xil_pn:name="cpu_final.syr"/>
      <outfile xil_pn:name="cpu_final.xst"/>
      <outfile xil_pn:name="cpu_final_stx_beh.prj"/>
      <outfile xil_pn:name="cpu_final_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
