
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.52

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   10.82    0.01    0.10    0.10 v counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net1 (net)
                  0.01    0.00    0.10 v _51_/A1 (NAND2_X1)
     1    1.70    0.01    0.01    0.11 ^ _51_/ZN (NAND2_X1)
                                         _11_ (net)
                  0.01    0.00    0.11 ^ _60_/A2 (OAI22_X1)
     1    1.18    0.01    0.01    0.12 v _60_/ZN (OAI22_X1)
                                         _00_ (net)
                  0.01    0.00    0.12 v counter_reg[0]$_SDFFE_PP0P_/D (DFF_X2)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   11.42    0.02    0.12    0.12 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net1 (net)
                  0.02    0.00    0.12 ^ _87_/A (HA_X1)
     4    8.97    0.02    0.05    0.17 ^ _87_/CO (HA_X1)
                                         _46_ (net)
                  0.02    0.00    0.17 ^ _57_/A2 (NAND2_X1)
     1    1.81    0.01    0.02    0.19 v _57_/ZN (NAND2_X1)
                                         _17_ (net)
                  0.01    0.00    0.19 v _58_/A3 (NOR3_X1)
     2    3.68    0.04    0.06    0.25 ^ _58_/ZN (NOR3_X1)
                                         net9 (net)
                  0.04    0.00    0.25 ^ output9/A (BUF_X1)
     1    0.20    0.01    0.03    0.28 ^ output9/Z (BUF_X1)
                                         tc (net)
                  0.01    0.00    0.28 ^ tc (out)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   11.42    0.02    0.12    0.12 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net1 (net)
                  0.02    0.00    0.12 ^ _87_/A (HA_X1)
     4    8.97    0.02    0.05    0.17 ^ _87_/CO (HA_X1)
                                         _46_ (net)
                  0.02    0.00    0.17 ^ _57_/A2 (NAND2_X1)
     1    1.81    0.01    0.02    0.19 v _57_/ZN (NAND2_X1)
                                         _17_ (net)
                  0.01    0.00    0.19 v _58_/A3 (NOR3_X1)
     2    3.68    0.04    0.06    0.25 ^ _58_/ZN (NOR3_X1)
                                         net9 (net)
                  0.04    0.00    0.25 ^ output9/A (BUF_X1)
     1    0.20    0.01    0.03    0.28 ^ output9/Z (BUF_X1)
                                         tc (net)
                  0.01    0.00    0.28 ^ tc (out)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.15855151414871216

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7986

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.308429718017578

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8913

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.12    0.12 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.05    0.17 ^ _87_/CO (HA_X1)
   0.03    0.21 v _67_/ZN (NAND3_X2)
   0.08    0.29 v _81_/ZN (OR3_X1)
   0.03    0.32 ^ _82_/ZN (AOI21_X1)
   0.00    0.32 ^ counter_reg[6]$_SDFFE_PP0P_/D (DFF_X2)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[6]$_SDFFE_PP0P_/CK (DFF_X2)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.65   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.10    0.10 v counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.01    0.11 ^ _51_/ZN (NAND2_X1)
   0.01    0.12 v _60_/ZN (OAI22_X1)
   0.00    0.12 v counter_reg[0]$_SDFFE_PP0P_/D (DFF_X2)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.2795

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5205

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
186.225403

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.68e-05   2.02e-06   7.50e-07   5.96e-05  84.9%
Combinational          5.07e-06   4.12e-06   1.41e-06   1.06e-05  15.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.19e-05   6.14e-06   2.16e-06   7.02e-05 100.0%
                          88.2%       8.7%       3.1%
