Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jun 10 17:33:24 2022
| Host              : pdudley-msi-laptop running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xck26-sfvc784
| Speed File        : -2LVI  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.166        0.000                      0                 1682        0.035        0.000                      0                 1682        3.500        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            6.166        0.000                      0                 1682        0.035        0.000                      0                 1682        3.500        0.000                       0                   701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.539ns (41.331%)  route 2.185ns (58.669%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 1.045ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.955ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=701, routed)         2.088     2.355    system_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1ARADDR[30])
                                                      0.656     3.011 f  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ARADDR[30]
                         net (fo=2, routed)           0.492     3.503    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_araddr[1]
    SLICE_X0Y146         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     3.559 f  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.098     3.657    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y146         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     3.793 f  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.297     4.090    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/gen_endpoint.r_state_reg[1]
    SLICE_X1Y140         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     4.174 r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.226     4.400    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y138         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     4.491 r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.156     4.647    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X2Y139         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.783 r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=13, routed)          0.307     5.090    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X4Y137         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     5.283 r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_2/O
                         net (fo=1, routed)           0.230     5.513    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_2_n_0
    SLICE_X6Y137         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.187     5.700 r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_1/O
                         net (fo=1, routed)           0.379     6.079    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]
    SLICE_X6Y137         FDRE                                         r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=701, routed)         1.938    12.154    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y137         FDRE                                         r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_reg[9]/C
                         clock pessimism              0.176    12.330    
                         clock uncertainty           -0.130    12.200    
    SLICE_X6Y137         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.244    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  6.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.113ns (47.881%)  route 0.123ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.952ns (routing 0.955ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.045ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=701, routed)         1.952     2.168    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X2Y121         FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.281 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.123     2.404    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X1Y121         FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=701, routed)         2.175     2.442    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X1Y121         FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.176     2.267    
    SLICE_X1Y121         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.369    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK



