# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do adc_control_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ashish\ Rathore/Downloads/adc_control {C:/Users/Ashish Rathore/Downloads/adc_control/adc_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Oct 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ashish Rathore/Downloads/adc_control" C:/Users/Ashish Rathore/Downloads/adc_control/adc_control.v 
# -- Compiling module adc_control
# 
# Top level modules:
# 	adc_control
# End time: 13:30:05 on Oct 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ashish\ Rathore/Downloads/adc_control/simulation/modelsim {C:/Users/Ashish Rathore/Downloads/adc_control/simulation/modelsim/adc_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Oct 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ashish Rathore/Downloads/adc_control/simulation/modelsim" C:/Users/Ashish Rathore/Downloads/adc_control/simulation/modelsim/adc_tb.v 
# -- Compiling module adc_tb
# 
# Top level modules:
# 	adc_tb
# End time: 13:30:06 on Oct 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  adc_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" adc_tb 
# Start time: 13:30:06 on Oct 30,2022
# Loading work.adc_tb
# Loading work.adc_control
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# No errors encountered, congratulations!
# WARNING: No extended dataflow license exists
# End time: 13:30:29 on Oct 30,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 1
