[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Thu Oct 21 18:47:30 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.vcd"
[dumpfile_mtime] "Thu Oct 21 18:38:29 2021"
[dumpfile_size] 915417
[savefile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.gtkw"
[timestart] 108800
[size] 2560 1440
[pos] -1 -1
*-14.688795 210000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axicb_crossbar_top_testbench.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_GEN[0].
[treeopen] mst_driver3.
[sst_width] 324
[signals_width] 535
[sst_expanded] 1
[sst_vpaned_height] 414
@28
axicb_crossbar_top_testbench.aclk
axicb_crossbar_top_testbench.aresetn
@420
axicb_crossbar_top_testbench.nb_reqs
axicb_crossbar_top_testbench.timeout
@800200
-Testbench
@c00200
-slv interfaces
@28
axicb_crossbar_top_testbench.slv0_aclk
@22
axicb_crossbar_top_testbench.slv0_araddr[15:0]
@28
axicb_crossbar_top_testbench.slv0_arburst[1:0]
@22
axicb_crossbar_top_testbench.slv0_arcache[3:0]
@28
axicb_crossbar_top_testbench.slv0_aresetn
@22
axicb_crossbar_top_testbench.slv0_arid[7:0]
axicb_crossbar_top_testbench.slv0_arlen[7:0]
@28
axicb_crossbar_top_testbench.slv0_arlock[1:0]
axicb_crossbar_top_testbench.slv0_arprot[2:0]
@22
axicb_crossbar_top_testbench.slv0_arqos[3:0]
@28
axicb_crossbar_top_testbench.slv0_arready
@22
axicb_crossbar_top_testbench.slv0_arregion[3:0]
@28
axicb_crossbar_top_testbench.slv0_arsize[2:0]
axicb_crossbar_top_testbench.slv0_arvalid
@22
axicb_crossbar_top_testbench.slv0_awaddr[15:0]
@28
axicb_crossbar_top_testbench.slv0_awburst[1:0]
@22
axicb_crossbar_top_testbench.slv0_awcache[3:0]
axicb_crossbar_top_testbench.slv0_awid[7:0]
axicb_crossbar_top_testbench.slv0_awlen[7:0]
@28
axicb_crossbar_top_testbench.slv0_awlock[1:0]
axicb_crossbar_top_testbench.slv0_awprot[2:0]
@22
axicb_crossbar_top_testbench.slv0_awqos[3:0]
@28
axicb_crossbar_top_testbench.slv0_awready
@22
axicb_crossbar_top_testbench.slv0_awregion[3:0]
@28
axicb_crossbar_top_testbench.slv0_awsize[2:0]
axicb_crossbar_top_testbench.slv0_awvalid
@22
axicb_crossbar_top_testbench.slv0_bid[7:0]
@28
axicb_crossbar_top_testbench.slv0_bready
axicb_crossbar_top_testbench.slv0_bresp[1:0]
axicb_crossbar_top_testbench.slv0_bvalid
@22
axicb_crossbar_top_testbench.slv0_rdata[31:0]
axicb_crossbar_top_testbench.slv0_rid[7:0]
@28
axicb_crossbar_top_testbench.slv0_rlast
axicb_crossbar_top_testbench.slv0_rready
axicb_crossbar_top_testbench.slv0_rresp[1:0]
axicb_crossbar_top_testbench.slv0_rvalid
axicb_crossbar_top_testbench.slv0_srst
@22
axicb_crossbar_top_testbench.slv0_wdata[31:0]
@28
axicb_crossbar_top_testbench.slv0_wlast
axicb_crossbar_top_testbench.slv0_wready
@22
axicb_crossbar_top_testbench.slv0_wstrb[3:0]
@28
axicb_crossbar_top_testbench.slv0_wvalid
axicb_crossbar_top_testbench.slv1_aclk
@22
axicb_crossbar_top_testbench.slv1_araddr[15:0]
@28
axicb_crossbar_top_testbench.slv1_arburst[1:0]
@22
axicb_crossbar_top_testbench.slv1_arcache[3:0]
@28
axicb_crossbar_top_testbench.slv1_aresetn
@22
axicb_crossbar_top_testbench.slv1_arid[7:0]
axicb_crossbar_top_testbench.slv1_arlen[7:0]
@28
axicb_crossbar_top_testbench.slv1_arlock[1:0]
axicb_crossbar_top_testbench.slv1_arprot[2:0]
@22
axicb_crossbar_top_testbench.slv1_arqos[3:0]
@28
axicb_crossbar_top_testbench.slv1_arready
@22
axicb_crossbar_top_testbench.slv1_arregion[3:0]
@28
axicb_crossbar_top_testbench.slv1_arsize[2:0]
axicb_crossbar_top_testbench.slv1_arvalid
@22
axicb_crossbar_top_testbench.slv1_awaddr[15:0]
@28
axicb_crossbar_top_testbench.slv1_awburst[1:0]
@22
axicb_crossbar_top_testbench.slv1_awcache[3:0]
axicb_crossbar_top_testbench.slv1_awid[7:0]
axicb_crossbar_top_testbench.slv1_awlen[7:0]
@28
axicb_crossbar_top_testbench.slv1_awlock[1:0]
axicb_crossbar_top_testbench.slv1_awprot[2:0]
@22
axicb_crossbar_top_testbench.slv1_awqos[3:0]
@28
axicb_crossbar_top_testbench.slv1_awready
@22
axicb_crossbar_top_testbench.slv1_awregion[3:0]
@28
axicb_crossbar_top_testbench.slv1_awsize[2:0]
axicb_crossbar_top_testbench.slv1_awvalid
@22
axicb_crossbar_top_testbench.slv1_bid[7:0]
@28
axicb_crossbar_top_testbench.slv1_bready
axicb_crossbar_top_testbench.slv1_bresp[1:0]
axicb_crossbar_top_testbench.slv1_bvalid
@22
axicb_crossbar_top_testbench.slv1_rdata[31:0]
axicb_crossbar_top_testbench.slv1_rid[7:0]
@28
axicb_crossbar_top_testbench.slv1_rlast
axicb_crossbar_top_testbench.slv1_rready
axicb_crossbar_top_testbench.slv1_rresp[1:0]
axicb_crossbar_top_testbench.slv1_rvalid
axicb_crossbar_top_testbench.slv1_srst
@22
axicb_crossbar_top_testbench.slv1_wdata[31:0]
@28
axicb_crossbar_top_testbench.slv1_wlast
axicb_crossbar_top_testbench.slv1_wready
@22
axicb_crossbar_top_testbench.slv1_wstrb[3:0]
@28
axicb_crossbar_top_testbench.slv1_wvalid
@1401200
-slv interfaces
@1000200
-Testbench
@800201
-MST0 Switch
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_aw_targeted
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_start_addr[15:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_aw_targeted
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_start_addr[15:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_aw_targeted
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_start_addr[15:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_aw_targeted
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_start_addr[15:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.aclk
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.aresetn
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_en
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_req[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_arch[26:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_arready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_arvalid
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_awch[26:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_awready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_awvalid
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bch[9:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bvalid
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rch[41:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rlast
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rvalid
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wch[35:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wlast
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wvalid
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_arch[26:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_arready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_arvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_awch[26:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_awready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_awvalid[3:0]
@c00023
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(1)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(2)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(3)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(4)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(5)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(6)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(7)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(8)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(9)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(10)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(11)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(12)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(13)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(14)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(15)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(16)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(17)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(18)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(19)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(20)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(21)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(22)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(23)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(24)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(25)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(26)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(27)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(28)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(29)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(30)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(31)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(32)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(33)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(34)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(35)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(36)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(37)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(38)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(39)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
@1401201
-group_end
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rch[167:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wch[35:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wvalid[3:0]
@29
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.rch_en
@23
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.rch_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.rch_req[3:0]
@1000201
-MST0 Switch
@c00200
-Switchs Top
@28
axicb_crossbar_top_testbench.dut.switchs.aclk
axicb_crossbar_top_testbench.dut.switchs.aresetn
@22
axicb_crossbar_top_testbench.dut.switchs.i_awch[107:0]
axicb_crossbar_top_testbench.dut.switchs.i_awready[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_awvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.i_wch[143:0]
axicb_crossbar_top_testbench.dut.switchs.i_wlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_wvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.i_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.i_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_bvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.ml_awch[107:0]
axicb_crossbar_top_testbench.dut.switchs.ml_awready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_awvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.ml_wch[143:0]
axicb_crossbar_top_testbench.dut.switchs.ml_wlast[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_wready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_wvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.ml_bready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_bvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_awready[15:0]
axicb_crossbar_top_testbench.dut.switchs.sl_awvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_wlast[15:0]
axicb_crossbar_top_testbench.dut.switchs.sl_wready[15:0]
axicb_crossbar_top_testbench.dut.switchs.sl_wvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.sl_bready[15:0]
@c00022
axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(1)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(2)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(3)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(4)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(5)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(6)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(7)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(8)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(9)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(10)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(11)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(12)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(13)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(14)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(15)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
@1401200
-group_end
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.o_awch[107:0]
axicb_crossbar_top_testbench.dut.switchs.o_awready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_awvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.o_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_wch[143:0]
axicb_crossbar_top_testbench.dut.switchs.o_wlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_wvalid[3:0]
@1401200
-Switchs Top
@c00200
-Mst0 Driver
@28
axicb_crossbar_top_testbench.mst_driver0.aclk
axicb_crossbar_top_testbench.mst_driver0.aresetn
axicb_crossbar_top_testbench.mst_driver0.en
axicb_crossbar_top_testbench.mst_driver0.error
@22
axicb_crossbar_top_testbench.mst_driver0.addr_max[15:0]
axicb_crossbar_top_testbench.mst_driver0.addr_min[15:0]
axicb_crossbar_top_testbench.mst_driver0.aw_lfsr[31:0]
@200
-
@22
axicb_crossbar_top_testbench.mst_driver0.awaddr[15:0]
axicb_crossbar_top_testbench.mst_driver0.awid[7:0]
@28
axicb_crossbar_top_testbench.mst_driver0.awvalid
axicb_crossbar_top_testbench.mst_driver0.awready
@200
-
@22
axicb_crossbar_top_testbench.mst_driver0.bid[7:0]
@28
axicb_crossbar_top_testbench.mst_driver0.bresp[1:0]
axicb_crossbar_top_testbench.mst_driver0.bready
axicb_crossbar_top_testbench.mst_driver0.bvalid
@200
-
@22
axicb_crossbar_top_testbench.mst_driver0.wr_orreq[15:0]
axicb_crossbar_top_testbench.mst_driver0.wr_orreq_id[127:0]
axicb_crossbar_top_testbench.mst_driver0.wr_orreq_resp[31:0]
@200
-
@22
axicb_crossbar_top_testbench.mst_driver0.araddr[15:0]
axicb_crossbar_top_testbench.mst_driver0.arid[7:0]
@28
axicb_crossbar_top_testbench.mst_driver0.arvalid
axicb_crossbar_top_testbench.mst_driver0.arready
@200
-
@22
axicb_crossbar_top_testbench.mst_driver0.rdata[31:0]
axicb_crossbar_top_testbench.mst_driver0.rid[7:0]
@28
axicb_crossbar_top_testbench.mst_driver0.rresp[1:0]
axicb_crossbar_top_testbench.mst_driver0.rvalid
axicb_crossbar_top_testbench.mst_driver0.rready
axicb_crossbar_top_testbench.mst_driver0.rlast
@200
-
@c00022
axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
@28
(0)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(1)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(2)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(3)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(4)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(5)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(6)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(7)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(8)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(9)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(10)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(11)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(12)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(13)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(14)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
(15)axicb_crossbar_top_testbench.mst_driver0.rd_orreq[15:0]
@1401200
-group_end
@22
axicb_crossbar_top_testbench.mst_driver0.rd_orreq_id[127:0]
axicb_crossbar_top_testbench.mst_driver0.rd_orreq_rdata[511:0]
axicb_crossbar_top_testbench.mst_driver0.rd_orreq_rresp[31:0]
@1401200
-Mst0 Driver
@c00200
-mst driver 3
@22
mst_driver3.aw_lfsr[31:0]
mst_driver3.awaddr[15:0]
@28
mst_driver3.awburst[1:0]
@22
mst_driver3.awid[7:0]
mst_driver3.awid_cnt[7:0]
@28
mst_driver3.awready
mst_driver3.awtimeout
@420
mst_driver3.awtimer
@28
mst_driver3.awvalid
@22
mst_driver3.awvalid_lfsr[31:0]
mst_driver3.b_lfsr[31:0]
mst_driver3.bid[7:0]
@28
mst_driver3.bready
@22
mst_driver3.bready_lfsr[31:0]
@28
mst_driver3.bresp[1:0]
mst_driver3.bresp_error
mst_driver3.bvalid
mst_driver3.en
mst_driver3.error
@22
mst_driver3.wdata[31:0]
@28
mst_driver3.wlast
mst_driver3.wor_error
@22
mst_driver3.wr_orreq[15:0]
mst_driver3.wr_orreq_id[127:0]
mst_driver3.wr_orreq_resp[31:0]
@28
mst_driver3.wready
@22
mst_driver3.wstrb[3:0]
@28
mst_driver3.wtimeout
@420
mst_driver3.wtimer
@28
mst_driver3.wvalid
@1401200
-mst driver 3
@c00200
-Slv0 Monitor
@22
slv_monitor0.awaddr[15:0]
slv_monitor0.awid[7:0]
@28
slv_monitor0.awready
slv_monitor0.awvalid
@22
slv_monitor0.bid[7:0]
@28
slv_monitor0.bready
slv_monitor0.bvalid
@1401200
-Slv0 Monitor
[pattern_trace] 1
[pattern_trace] 0
