#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1478640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14787d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1470b40 .functor NOT 1, L_0x14a8c40, C4<0>, C4<0>, C4<0>;
L_0x14a89a0 .functor XOR 1, L_0x14a8860, L_0x14a8900, C4<0>, C4<0>;
L_0x14a8b30 .functor XOR 1, L_0x14a89a0, L_0x14a8a60, C4<0>, C4<0>;
v0x14a5cd0_0 .net *"_ivl_10", 0 0, L_0x14a8a60;  1 drivers
v0x14a5dd0_0 .net *"_ivl_12", 0 0, L_0x14a8b30;  1 drivers
v0x14a5eb0_0 .net *"_ivl_2", 0 0, L_0x14a87c0;  1 drivers
v0x14a5f70_0 .net *"_ivl_4", 0 0, L_0x14a8860;  1 drivers
v0x14a6050_0 .net *"_ivl_6", 0 0, L_0x14a8900;  1 drivers
v0x14a6180_0 .net *"_ivl_8", 0 0, L_0x14a89a0;  1 drivers
v0x14a6260_0 .var "clk", 0 0;
v0x14a6300_0 .net "f_dut", 0 0, L_0x14a86b0;  1 drivers
v0x14a63a0_0 .net "f_ref", 0 0, L_0x14a7480;  1 drivers
v0x14a6440_0 .var/2u "stats1", 159 0;
v0x14a64e0_0 .var/2u "strobe", 0 0;
v0x14a6580_0 .net "tb_match", 0 0, L_0x14a8c40;  1 drivers
v0x14a6640_0 .net "tb_mismatch", 0 0, L_0x1470b40;  1 drivers
v0x14a6700_0 .net "wavedrom_enable", 0 0, v0x14a4310_0;  1 drivers
v0x14a67a0_0 .net "wavedrom_title", 511 0, v0x14a43d0_0;  1 drivers
v0x14a6870_0 .net "x1", 0 0, v0x14a4490_0;  1 drivers
v0x14a6910_0 .net "x2", 0 0, v0x14a4530_0;  1 drivers
v0x14a6ac0_0 .net "x3", 0 0, v0x14a4620_0;  1 drivers
L_0x14a87c0 .concat [ 1 0 0 0], L_0x14a7480;
L_0x14a8860 .concat [ 1 0 0 0], L_0x14a7480;
L_0x14a8900 .concat [ 1 0 0 0], L_0x14a86b0;
L_0x14a8a60 .concat [ 1 0 0 0], L_0x14a7480;
L_0x14a8c40 .cmp/eeq 1, L_0x14a87c0, L_0x14a8b30;
S_0x1478960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x14787d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1464e70 .functor NOT 1, v0x14a4620_0, C4<0>, C4<0>, C4<0>;
L_0x1479080 .functor AND 1, L_0x1464e70, v0x14a4530_0, C4<1>, C4<1>;
L_0x1470bb0 .functor NOT 1, v0x14a4490_0, C4<0>, C4<0>, C4<0>;
L_0x14a6d60 .functor AND 1, L_0x1479080, L_0x1470bb0, C4<1>, C4<1>;
L_0x14a6e30 .functor NOT 1, v0x14a4620_0, C4<0>, C4<0>, C4<0>;
L_0x14a6ea0 .functor AND 1, L_0x14a6e30, v0x14a4530_0, C4<1>, C4<1>;
L_0x14a6f50 .functor AND 1, L_0x14a6ea0, v0x14a4490_0, C4<1>, C4<1>;
L_0x14a7010 .functor OR 1, L_0x14a6d60, L_0x14a6f50, C4<0>, C4<0>;
L_0x14a7170 .functor NOT 1, v0x14a4530_0, C4<0>, C4<0>, C4<0>;
L_0x14a71e0 .functor AND 1, v0x14a4620_0, L_0x14a7170, C4<1>, C4<1>;
L_0x14a7300 .functor AND 1, L_0x14a71e0, v0x14a4490_0, C4<1>, C4<1>;
L_0x14a7370 .functor OR 1, L_0x14a7010, L_0x14a7300, C4<0>, C4<0>;
L_0x14a74f0 .functor AND 1, v0x14a4620_0, v0x14a4530_0, C4<1>, C4<1>;
L_0x14a7560 .functor AND 1, L_0x14a74f0, v0x14a4490_0, C4<1>, C4<1>;
L_0x14a7480 .functor OR 1, L_0x14a7370, L_0x14a7560, C4<0>, C4<0>;
v0x1470db0_0 .net *"_ivl_0", 0 0, L_0x1464e70;  1 drivers
v0x1470e50_0 .net *"_ivl_10", 0 0, L_0x14a6ea0;  1 drivers
v0x1464ee0_0 .net *"_ivl_12", 0 0, L_0x14a6f50;  1 drivers
v0x14a2c70_0 .net *"_ivl_14", 0 0, L_0x14a7010;  1 drivers
v0x14a2d50_0 .net *"_ivl_16", 0 0, L_0x14a7170;  1 drivers
v0x14a2e80_0 .net *"_ivl_18", 0 0, L_0x14a71e0;  1 drivers
v0x14a2f60_0 .net *"_ivl_2", 0 0, L_0x1479080;  1 drivers
v0x14a3040_0 .net *"_ivl_20", 0 0, L_0x14a7300;  1 drivers
v0x14a3120_0 .net *"_ivl_22", 0 0, L_0x14a7370;  1 drivers
v0x14a3290_0 .net *"_ivl_24", 0 0, L_0x14a74f0;  1 drivers
v0x14a3370_0 .net *"_ivl_26", 0 0, L_0x14a7560;  1 drivers
v0x14a3450_0 .net *"_ivl_4", 0 0, L_0x1470bb0;  1 drivers
v0x14a3530_0 .net *"_ivl_6", 0 0, L_0x14a6d60;  1 drivers
v0x14a3610_0 .net *"_ivl_8", 0 0, L_0x14a6e30;  1 drivers
v0x14a36f0_0 .net "f", 0 0, L_0x14a7480;  alias, 1 drivers
v0x14a37b0_0 .net "x1", 0 0, v0x14a4490_0;  alias, 1 drivers
v0x14a3870_0 .net "x2", 0 0, v0x14a4530_0;  alias, 1 drivers
v0x14a3930_0 .net "x3", 0 0, v0x14a4620_0;  alias, 1 drivers
S_0x14a3a70 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x14787d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x14a4250_0 .net "clk", 0 0, v0x14a6260_0;  1 drivers
v0x14a4310_0 .var "wavedrom_enable", 0 0;
v0x14a43d0_0 .var "wavedrom_title", 511 0;
v0x14a4490_0 .var "x1", 0 0;
v0x14a4530_0 .var "x2", 0 0;
v0x14a4620_0 .var "x3", 0 0;
E_0x1473520/0 .event negedge, v0x14a4250_0;
E_0x1473520/1 .event posedge, v0x14a4250_0;
E_0x1473520 .event/or E_0x1473520/0, E_0x1473520/1;
E_0x14732b0 .event negedge, v0x14a4250_0;
E_0x145e9f0 .event posedge, v0x14a4250_0;
S_0x14a3d50 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x14a3a70;
 .timescale -12 -12;
v0x14a3f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14a4050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x14a3a70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14a4720 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x14787d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x14a7940 .functor AND 1, L_0x14a7790, v0x14a4530_0, C4<1>, C4<1>;
L_0x14a7cc0 .functor AND 1, L_0x14a7940, L_0x14a7b10, C4<1>, C4<1>;
L_0x14a7e70 .functor AND 1, L_0x14a7dd0, v0x14a4530_0, C4<1>, C4<1>;
L_0x14a7f30 .functor AND 1, L_0x14a7e70, v0x14a4490_0, C4<1>, C4<1>;
L_0x14a8020 .functor OR 1, L_0x14a7cc0, L_0x14a7f30, C4<0>, C4<0>;
L_0x14a8200 .functor AND 1, v0x14a4620_0, L_0x14a8130, C4<1>, C4<1>;
L_0x14a8300 .functor AND 1, L_0x14a8200, v0x14a4490_0, C4<1>, C4<1>;
L_0x14a83c0 .functor OR 1, L_0x14a8020, L_0x14a8300, C4<0>, C4<0>;
L_0x14a8520 .functor AND 1, v0x14a4620_0, v0x14a4530_0, C4<1>, C4<1>;
L_0x14a8590 .functor AND 1, L_0x14a8520, v0x14a4490_0, C4<1>, C4<1>;
L_0x14a86b0 .functor OR 1, L_0x14a83c0, L_0x14a8590, C4<0>, C4<0>;
v0x14a4930_0 .net *"_ivl_1", 0 0, L_0x14a7790;  1 drivers
v0x14a49f0_0 .net *"_ivl_10", 0 0, L_0x14a7e70;  1 drivers
v0x14a4ad0_0 .net *"_ivl_12", 0 0, L_0x14a7f30;  1 drivers
v0x14a4bc0_0 .net *"_ivl_14", 0 0, L_0x14a8020;  1 drivers
v0x14a4ca0_0 .net *"_ivl_17", 0 0, L_0x14a8130;  1 drivers
v0x14a4db0_0 .net *"_ivl_18", 0 0, L_0x14a8200;  1 drivers
v0x14a4e90_0 .net *"_ivl_2", 0 0, L_0x14a7940;  1 drivers
v0x14a4f70_0 .net *"_ivl_20", 0 0, L_0x14a8300;  1 drivers
v0x14a5050_0 .net *"_ivl_22", 0 0, L_0x14a83c0;  1 drivers
v0x14a51c0_0 .net *"_ivl_24", 0 0, L_0x14a8520;  1 drivers
v0x14a52a0_0 .net *"_ivl_26", 0 0, L_0x14a8590;  1 drivers
v0x14a5380_0 .net *"_ivl_5", 0 0, L_0x14a7b10;  1 drivers
v0x14a5440_0 .net *"_ivl_6", 0 0, L_0x14a7cc0;  1 drivers
v0x14a5520_0 .net *"_ivl_9", 0 0, L_0x14a7dd0;  1 drivers
v0x14a55e0_0 .net "f", 0 0, L_0x14a86b0;  alias, 1 drivers
v0x14a56a0_0 .net "x1", 0 0, v0x14a4490_0;  alias, 1 drivers
v0x14a5740_0 .net "x2", 0 0, v0x14a4530_0;  alias, 1 drivers
v0x14a5940_0 .net "x3", 0 0, v0x14a4620_0;  alias, 1 drivers
L_0x14a7790 .reduce/nor v0x14a4620_0;
L_0x14a7b10 .reduce/nor v0x14a4490_0;
L_0x14a7dd0 .reduce/nor v0x14a4620_0;
L_0x14a8130 .reduce/nor v0x14a4530_0;
S_0x14a5ab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x14787d0;
 .timescale -12 -12;
E_0x1473770 .event anyedge, v0x14a64e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14a64e0_0;
    %nor/r;
    %assign/vec4 v0x14a64e0_0, 0;
    %wait E_0x1473770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14a3a70;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x14a4490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a4530_0, 0;
    %assign/vec4 v0x14a4620_0, 0;
    %wait E_0x14732b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x145e9f0;
    %load/vec4 v0x14a4620_0;
    %load/vec4 v0x14a4530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a4490_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x14a4490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a4530_0, 0;
    %assign/vec4 v0x14a4620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14732b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14a4050;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1473520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x14a4490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a4530_0, 0;
    %assign/vec4 v0x14a4620_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14787d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a6260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a64e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14787d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14a6260_0;
    %inv;
    %store/vec4 v0x14a6260_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14787d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14a4250_0, v0x14a6640_0, v0x14a6ac0_0, v0x14a6910_0, v0x14a6870_0, v0x14a63a0_0, v0x14a6300_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14787d0;
T_7 ;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14787d0;
T_8 ;
    %wait E_0x1473520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14a6440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a6440_0, 4, 32;
    %load/vec4 v0x14a6580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a6440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14a6440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a6440_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x14a63a0_0;
    %load/vec4 v0x14a63a0_0;
    %load/vec4 v0x14a6300_0;
    %xor;
    %load/vec4 v0x14a63a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a6440_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14a6440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14a6440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/truthtable1/iter0/response7/top_module.sv";
