// Seed: 2889504511
module module_0;
  assign id_1[1][1] = 1;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  tri1 id_3;
  wire id_4;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  logic [7:0] id_5;
  assign id_5[1] = id_3;
endmodule
module module_2 (
    output logic   id_0,
    input  logic   id_1,
    output supply0 id_2
);
  wire id_4;
  genvar id_5;
  wire id_6;
  logic id_7;
  logic [7:0] id_8;
  wire id_9;
  wire id_10;
  assign id_2 = 1;
  assign id_7 = id_1;
  wire id_11;
  initial begin : LABEL_0
    id_0 <= id_8[1];
  end
  wand id_12 = 1'b0;
  assign id_7 = 1'b0;
  module_0 modCall_1 ();
  tri id_13;
  assign id_8[0 : 1] = id_4;
  initial begin : LABEL_0
    id_7 <= #1 1;
  end
  assign id_13 = 1;
  or primCall (id_0, id_1, id_10, id_11, id_12, id_4, id_5, id_6, id_7, id_8, id_9);
endmodule
