\subsection{ddr2\+\_\+tester Entity Reference}
\label{classddr2__tester}\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}}


Inheritance diagram for ddr2\+\_\+tester\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d1/daa/classddr2__tester__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+\_\+tester\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d6/d3a/classddr2__tester__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf global\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+ref\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf soft\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf begin\+\_\+test}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf insert\+\_\+error}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+per\+\_\+bit}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+per\+\_\+bit\+\_\+persist}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pass}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fail}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf ddr2\+\_\+tester.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!begin\+\_\+test@{begin\+\_\+test}}
\index{begin\+\_\+test@{begin\+\_\+test}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{begin\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf begin\+\_\+test} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a9762949045cae07c0a98ab427ba77ccb}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!fail@{fail}}
\index{fail@{fail}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fail} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_ac8c760cbbf60d6542fd4e3847b4e6bed}


Definition at line {\bf 43} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}}
\index{global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{global\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf global\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a1eb287e6d43b1947e882d3c8a172aa3e}


Definition at line {\bf 18} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__tester_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!insert\+\_\+error@{insert\+\_\+error}}
\index{insert\+\_\+error@{insert\+\_\+error}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{insert\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf insert\+\_\+error} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a13000f9b73c00894d1a0e32c8285399a}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+addr@{mem\+\_\+addr}}
\index{mem\+\_\+addr@{mem\+\_\+addr}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_ae7619d0ec31b79d1115090c403e5675e}


Definition at line {\bf 28} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+ba@{mem\+\_\+ba}}
\index{mem\+\_\+ba@{mem\+\_\+ba}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ba} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a6713e8bbc9bd47905f33809d6f0b1c8f}


Definition at line {\bf 29} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}}
\index{mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_af19954bae29d7e120a24f9106458c54a}


Definition at line {\bf 31} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+cke@{mem\+\_\+cke}}
\index{mem\+\_\+cke@{mem\+\_\+cke}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cke} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_aaae61048323194d535510f55392544d4}


Definition at line {\bf 27} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+clk@{mem\+\_\+clk}}
\index{mem\+\_\+clk@{mem\+\_\+clk}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_abab7f96ec4cf547be11383874394a2e2}


Definition at line {\bf 34} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}}
\index{mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a72ce0fc6a144d06c1bbce68e6b3d9cbe}


Definition at line {\bf 35} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}}
\index{mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_abe8cf51c8bec44d7050e280490640289}


Definition at line {\bf 26} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+dm@{mem\+\_\+dm}}
\index{mem\+\_\+dm@{mem\+\_\+dm}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a9ab0dc0a614e514d9d465b2828db74a9}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+dq@{mem\+\_\+dq}}
\index{mem\+\_\+dq@{mem\+\_\+dq}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dq} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a49559e736c85e5697ee663ae4648a884}


Definition at line {\bf 36} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+dqs@{mem\+\_\+dqs}}
\index{mem\+\_\+dqs@{mem\+\_\+dqs}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a92b52ab08a901019ed3eaf985658290c}


Definition at line {\bf 37} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+odt@{mem\+\_\+odt}}
\index{mem\+\_\+odt@{mem\+\_\+odt}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a121dba4ade7d2721655a32b9032be8a1}


Definition at line {\bf 25} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}}
\index{mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a893ace9b632d35310a7cf5e2f1b3a1c3}


Definition at line {\bf 30} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}}
\index{mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a3aabbfab3ba48c3d77176a1c7caf2bce}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__tester_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!pass@{pass}}
\index{pass@{pass}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{pass}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pass} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a6f74b23545eddf571f51af4b1b13467c}


Definition at line {\bf 42} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!pll\+\_\+ref\+\_\+clk@{pll\+\_\+ref\+\_\+clk}}
\index{pll\+\_\+ref\+\_\+clk@{pll\+\_\+ref\+\_\+clk}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{pll\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+ref\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_ae692cce64f02bb21817ff05dc00a19b9}


Definition at line {\bf 19} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!pnf\+\_\+per\+\_\+bit@{pnf\+\_\+per\+\_\+bit}}
\index{pnf\+\_\+per\+\_\+bit@{pnf\+\_\+per\+\_\+bit}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{pnf\+\_\+per\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+per\+\_\+bit} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a0a0b0b4b3dd0609573e837b5d08dcfb4}


Definition at line {\bf 40} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!pnf\+\_\+per\+\_\+bit\+\_\+persist@{pnf\+\_\+per\+\_\+bit\+\_\+persist}}
\index{pnf\+\_\+per\+\_\+bit\+\_\+persist@{pnf\+\_\+per\+\_\+bit\+\_\+persist}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{pnf\+\_\+per\+\_\+bit\+\_\+persist}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+per\+\_\+bit\+\_\+persist} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_a0932d0da8d61c6b515ea72aa8ad9496b}


Definition at line {\bf 41} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!soft\+\_\+reset\+\_\+n@{soft\+\_\+reset\+\_\+n}}
\index{soft\+\_\+reset\+\_\+n@{soft\+\_\+reset\+\_\+n}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{soft\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf soft\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_ab97bd67454580af8752de9e783c8e288}


Definition at line {\bf 20} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__tester_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester@{ddr2\+\_\+tester}!test\+\_\+complete@{test\+\_\+complete}}
\index{test\+\_\+complete@{test\+\_\+complete}!ddr2\+\_\+tester@{ddr2\+\_\+tester}}
\paragraph[{test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__tester_acf1984f76c7a6676510f3d7774e724cd}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+tester.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf ddr2\+\_\+tester.\+vhd}\end{DoxyCompactItemize}
