--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jul 30 21:31:25 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     breath_led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.424ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt2_i0_i15  (from clk_c +)
   Destination:    FD1P3AX    D              cnt2_i0_i24  (to clk_c +)

   Delay:                  13.264ns  (42.0% logic, 58.0% route), 18 logic levels.

 Constraint Details:

     13.264ns data_path cnt2_i0_i15 to cnt2_i0_i24 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.424ns

 Path Details: cnt2_i0_i15 to cnt2_i0_i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt2_i0_i15 (from clk_c)
Route         5   e 1.462                                  cnt2[15]
LUT4        ---     0.493              B to Z              i10_4_lut_adj_6
Route         1   e 0.941                                  n24_adj_9
LUT4        ---     0.493              B to Z              i12_4_lut_adj_4
Route         1   e 0.941                                  n26_adj_8
LUT4        ---     0.493              B to Z              i13_4_lut_adj_3
Route        27   e 2.030                                  n691
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut
Route         2   e 1.141                                  flag_N_111
A1_TO_FCO   ---     0.827           B[2] to COUT           add_100_3
Route         1   e 0.020                                  n748
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_5
Route         1   e 0.020                                  n749
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_7
Route         1   e 0.020                                  n750
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_9
Route         1   e 0.020                                  n751
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_11
Route         1   e 0.020                                  n752
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_13
Route         1   e 0.020                                  n753
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_15
Route         1   e 0.020                                  n754
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_17
Route         1   e 0.020                                  n755
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_19
Route         1   e 0.020                                  n756
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_21
Route         1   e 0.020                                  n757
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_23
Route         1   e 0.020                                  n758
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_25
Route         1   e 0.020                                  n759
FCI_TO_F    ---     0.598            CIN to S[2]           add_100_27
Route         1   e 0.941                                  n500
                  --------
                   13.264  (42.0% logic, 58.0% route), 18 logic levels.


Error:  The following path violates requirements by 8.424ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt2_i0_i19  (from clk_c +)
   Destination:    FD1P3AX    D              cnt2_i0_i24  (to clk_c +)

   Delay:                  13.264ns  (42.0% logic, 58.0% route), 18 logic levels.

 Constraint Details:

     13.264ns data_path cnt2_i0_i19 to cnt2_i0_i24 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.424ns

 Path Details: cnt2_i0_i19 to cnt2_i0_i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt2_i0_i19 (from clk_c)
Route         5   e 1.462                                  cnt2[19]
LUT4        ---     0.493              A to Z              i4_2_lut
Route         1   e 0.941                                  n18_adj_11
LUT4        ---     0.493              C to Z              i12_4_lut_adj_4
Route         1   e 0.941                                  n26_adj_8
LUT4        ---     0.493              B to Z              i13_4_lut_adj_3
Route        27   e 2.030                                  n691
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut
Route         2   e 1.141                                  flag_N_111
A1_TO_FCO   ---     0.827           B[2] to COUT           add_100_3
Route         1   e 0.020                                  n748
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_5
Route         1   e 0.020                                  n749
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_7
Route         1   e 0.020                                  n750
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_9
Route         1   e 0.020                                  n751
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_11
Route         1   e 0.020                                  n752
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_13
Route         1   e 0.020                                  n753
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_15
Route         1   e 0.020                                  n754
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_17
Route         1   e 0.020                                  n755
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_19
Route         1   e 0.020                                  n756
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_21
Route         1   e 0.020                                  n757
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_23
Route         1   e 0.020                                  n758
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_25
Route         1   e 0.020                                  n759
FCI_TO_F    ---     0.598            CIN to S[2]           add_100_27
Route         1   e 0.941                                  n500
                  --------
                   13.264  (42.0% logic, 58.0% route), 18 logic levels.


Error:  The following path violates requirements by 8.360ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt2_i0_i14  (from clk_c +)
   Destination:    FD1P3AX    D              cnt2_i0_i24  (to clk_c +)

   Delay:                  13.200ns  (42.2% logic, 57.8% route), 18 logic levels.

 Constraint Details:

     13.200ns data_path cnt2_i0_i14 to cnt2_i0_i24 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.360ns

 Path Details: cnt2_i0_i14 to cnt2_i0_i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt2_i0_i14 (from clk_c)
Route         4   e 1.398                                  cnt2[14]
LUT4        ---     0.493              C to Z              i10_4_lut_adj_6
Route         1   e 0.941                                  n24_adj_9
LUT4        ---     0.493              B to Z              i12_4_lut_adj_4
Route         1   e 0.941                                  n26_adj_8
LUT4        ---     0.493              B to Z              i13_4_lut_adj_3
Route        27   e 2.030                                  n691
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut
Route         2   e 1.141                                  flag_N_111
A1_TO_FCO   ---     0.827           B[2] to COUT           add_100_3
Route         1   e 0.020                                  n748
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_5
Route         1   e 0.020                                  n749
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_7
Route         1   e 0.020                                  n750
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_9
Route         1   e 0.020                                  n751
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_11
Route         1   e 0.020                                  n752
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_13
Route         1   e 0.020                                  n753
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_15
Route         1   e 0.020                                  n754
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_17
Route         1   e 0.020                                  n755
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_19
Route         1   e 0.020                                  n756
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_21
Route         1   e 0.020                                  n757
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_23
Route         1   e 0.020                                  n758
FCI_TO_FCO  ---     0.157            CIN to COUT           add_100_25
Route         1   e 0.020                                  n759
FCI_TO_F    ---     0.598            CIN to S[2]           add_100_27
Route         1   e 0.941                                  n500
                  --------
                   13.200  (42.2% logic, 57.8% route), 18 logic levels.

Warning: 13.424 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    13.424 ns|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n20_adj_3                               |       3|    2031|     49.58%
                                        |        |        |
n14_adj_4                               |       1|    2020|     49.32%
                                        |        |        |
n753                                    |       1|    1965|     47.97%
                                        |        |        |
n754                                    |       1|    1921|     46.90%
                                        |        |        |
n752                                    |       1|    1905|     46.51%
                                        |        |        |
n755                                    |       1|    1770|     43.21%
                                        |        |        |
n691                                    |      27|    1759|     42.94%
                                        |        |        |
n751                                    |       1|    1749|     42.70%
                                        |        |        |
n1225                                   |      24|    1694|     41.36%
                                        |        |        |
n756                                    |       1|    1512|     36.91%
                                        |        |        |
n750                                    |       1|    1507|     36.79%
                                        |        |        |
n8_adj_5                                |       1|    1480|     36.13%
                                        |        |        |
n26_adj_8                               |       1|    1460|     35.64%
                                        |        |        |
n749                                    |       1|    1181|     28.83%
                                        |        |        |
n757                                    |       1|    1176|     28.71%
                                        |        |        |
clk_c_enable_25                         |      25|    1075|     26.25%
                                        |        |        |
flag_N_111                              |       2|     879|     21.46%
                                        |        |        |
n24_adj_9                               |       1|     862|     21.04%
                                        |        |        |
n384                                    |       2|     803|     19.60%
                                        |        |        |
n748                                    |       1|     783|     19.12%
                                        |        |        |
n758                                    |       1|     772|     18.85%
                                        |        |        |
n18_adj_11                              |       1|     448|     10.94%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 26626819

Constraints cover  12688 paths, 157 nets, and 411 connections (64.9% coverage)


Peak memory: 65613824 bytes, TRCE: 4788224 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
