INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week5/upcounter/upcounter.srcs/sources_1/new/upcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week5/upcounter/upcounter.srcs/sim_1/new/tb_upcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_upcounter
