Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  7 13:24:26 2021
| Host         : DESKTOP-OHUA18E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1060 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10486 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.958        0.000                      0                 1005        0.167        0.000                      0                 1005        3.750        0.000                       0                   938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.958        0.000                      0                 1005        0.167        0.000                      0                 1005        3.750        0.000                       0                   938  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_30_30/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.580ns (12.870%)  route 3.927ns (87.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.932     9.574    inst_ROM/memory_reg_768_1023_30_30/WE
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.502    14.843    inst_ROM/memory_reg_768_1023_30_30/WCLK
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_A/CLK
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.533    inst_ROM/memory_reg_768_1023_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_30_30/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.580ns (12.870%)  route 3.927ns (87.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.932     9.574    inst_ROM/memory_reg_768_1023_30_30/WE
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.502    14.843    inst_ROM/memory_reg_768_1023_30_30/WCLK
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_B/CLK
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.533    inst_ROM/memory_reg_768_1023_30_30/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_30_30/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.580ns (12.870%)  route 3.927ns (87.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.932     9.574    inst_ROM/memory_reg_768_1023_30_30/WE
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.502    14.843    inst_ROM/memory_reg_768_1023_30_30/WCLK
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_C/CLK
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.533    inst_ROM/memory_reg_768_1023_30_30/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_30_30/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.580ns (12.870%)  route 3.927ns (87.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.932     9.574    inst_ROM/memory_reg_768_1023_30_30/WE
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.502    14.843    inst_ROM/memory_reg_768_1023_30_30/WCLK
    SLICE_X64Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_30_30/RAMS64E_D/CLK
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.533    inst_ROM/memory_reg_768_1023_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_28_28/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.876     9.519    inst_ROM/memory_reg_768_1023_28_28/WE
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.505    14.846    inst_ROM/memory_reg_768_1023_28_28/WCLK
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_A/CLK
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.536    inst_ROM/memory_reg_768_1023_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_28_28/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.876     9.519    inst_ROM/memory_reg_768_1023_28_28/WE
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.505    14.846    inst_ROM/memory_reg_768_1023_28_28/WCLK
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_B/CLK
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.536    inst_ROM/memory_reg_768_1023_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_28_28/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.876     9.519    inst_ROM/memory_reg_768_1023_28_28/WE
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.505    14.846    inst_ROM/memory_reg_768_1023_28_28/WCLK
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_C/CLK
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.536    inst_ROM/memory_reg_768_1023_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_28_28/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.995     6.519    inst_Programmer/ready
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.643 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=92, routed)          2.876     9.519    inst_ROM/memory_reg_768_1023_28_28/WE
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.505    14.846    inst_ROM/memory_reg_768_1023_28_28/WCLK
    SLICE_X64Y62         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_28_28/RAMS64E_D/CLK
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.536    inst_ROM/memory_reg_768_1023_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_256_511_27_27/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.580ns (13.075%)  route 3.856ns (86.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.167     6.691    inst_Programmer/ready
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  inst_Programmer/memory_reg_256_511_0_0_i_1/O
                         net (fo=92, routed)          2.689     9.504    inst_ROM/memory_reg_256_511_27_27/WE
    SLICE_X64Y55         RAMS64E                                      r  inst_ROM/memory_reg_256_511_27_27/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.509    14.850    inst_ROM/memory_reg_256_511_27_27/WCLK
    SLICE_X64Y55         RAMS64E                                      r  inst_ROM/memory_reg_256_511_27_27/RAMS64E_A/CLK
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y55         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.540    inst_ROM/memory_reg_256_511_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_256_511_27_27/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.580ns (13.075%)  route 3.856ns (86.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.547     5.068    inst_Programmer/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.167     6.691    inst_Programmer/ready
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  inst_Programmer/memory_reg_256_511_0_0_i_1/O
                         net (fo=92, routed)          2.689     9.504    inst_ROM/memory_reg_256_511_27_27/WE
    SLICE_X64Y55         RAMS64E                                      r  inst_ROM/memory_reg_256_511_27_27/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.509    14.850    inst_ROM/memory_reg_256_511_27_27/WCLK
    SLICE_X64Y55         RAMS64E                                      r  inst_ROM/memory_reg_256_511_27_27/RAMS64E_B/CLK
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y55         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.540    inst_ROM/memory_reg_256_511_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_counter_reg[2]/Q
                         net (fo=6, routed)           0.086     1.671    inst_Programmer/inst_UART/sample_counter_reg[2]
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.716 r  inst_Programmer/inst_UART/sample_i_1/O
                         net (fo=1, routed)           0.000     1.716    inst_Programmer/inst_UART/sample_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.829     1.957    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.092     1.549    inst_Programmer/inst_UART/sample_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_counter_reg[2]/Q
                         net (fo=6, routed)           0.087     1.672    inst_Programmer/inst_UART/sample_counter_reg[2]
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.717 r  inst_Programmer/inst_UART/sample_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.717    inst_Programmer/inst_UART/p_0_in[5]
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.829     1.957    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091     1.548    inst_Programmer/inst_UART/sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.550%)  route 0.256ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=5, routed)           0.256     1.841    inst_Programmer/inst_UART/sample
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDRE (Hold_fdre_C_CE)       -0.039     1.668    inst_Programmer/inst_UART/rx_state_reg[counter][0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.550%)  route 0.256ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=5, routed)           0.256     1.841    inst_Programmer/inst_UART/sample
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDRE (Hold_fdre_C_CE)       -0.039     1.668    inst_Programmer/inst_UART/rx_state_reg[counter][1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.550%)  route 0.256ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=5, routed)           0.256     1.841    inst_Programmer/inst_UART/sample
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDRE (Hold_fdre_C_CE)       -0.039     1.668    inst_Programmer/inst_UART/rx_state_reg[counter][2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.550%)  route 0.256ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=5, routed)           0.256     1.841    inst_Programmer/inst_UART/sample
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDRE (Hold_fdre_C_CE)       -0.039     1.668    inst_Programmer/inst_UART/rx_state_reg[counter][3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/Q
                         net (fo=5, routed)           0.157     1.741    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  inst_Programmer/inst_UART/rx_state[nbits][1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    inst_Programmer/inst_UART/rx_state[nbits][1]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092     1.535    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/Q
                         net (fo=5, routed)           0.158     1.742    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  inst_Programmer/inst_UART/rx_state[nbits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    inst_Programmer/inst_UART/rx_state[nbits][3]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091     1.534    inst_Programmer/inst_UART/rx_state_reg[nbits][3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  inst_Programmer/inst_UART/sample_counter_reg[4]/Q
                         net (fo=5, routed)           0.165     1.750    inst_Programmer/inst_UART/sample_counter_reg[4]
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X32Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.829     1.957    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.092     1.536    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/Q
                         net (fo=5, routed)           0.166     1.750    inst_Programmer/inst_UART/rx_state_reg[nbits][2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  inst_Programmer/inst_UART/rx_state[nbits][2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    inst_Programmer/inst_UART/rx_state[nbits][2]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092     1.535    inst_Programmer/inst_UART/rx_state_reg[nbits][2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y24   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y26   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y26   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y28   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y28   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1536_1791_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1536_1791_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_1536_1791_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y64   inst_ROM/memory_reg_1792_2047_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y64   inst_ROM/memory_reg_1792_2047_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y64   inst_ROM/memory_reg_1792_2047_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y64   inst_ROM/memory_reg_1792_2047_28_28/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_0_255_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_0_255_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_0_255_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y64   inst_ROM/memory_reg_0_255_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y64   inst_ROM/memory_reg_0_255_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y57   inst_ROM/memory_reg_1024_1279_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y57   inst_ROM/memory_reg_1024_1279_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y57   inst_ROM/memory_reg_1024_1279_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y57   inst_ROM/memory_reg_1024_1279_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65   inst_ROM/memory_reg_1280_1535_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y54   inst_ROM/memory_reg_1792_2047_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y54   inst_ROM/memory_reg_1792_2047_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y54   inst_ROM/memory_reg_1792_2047_25_25/RAMS64E_C/CLK



