// Seed: 626893044
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    inout logic id_10,
    input tri0 id_11
);
  assign id_10 = 1;
  initial begin
    begin
      assign id_1 = id_9 & id_10;
      if (1) id_1 <= 1'b0;
      else @(posedge 1'h0) id_10 <= 1'b0;
    end
  end
  module_0();
endmodule
