

================================================================
== Vivado HLS Report for 'geva_1'
================================================================
* Date:           Thu May 22 20:21:41 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1025|     1025| 10.250 us | 10.250 us |  1025|  1025|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1024|     1024|         8|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     28|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     205|    390|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     71|    -|
|Register         |        -|      -|     128|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     333|    489|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |LSTM_Top_fadd_32nbkb_U2  |LSTM_Top_fadd_32nbkb  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_63_p2          |     +    |      0|  0|  15|           8|           1|
    |icmp_ln43_fu_57_p2  |   icmp   |      0|  0|  13|           8|           9|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  28|          16|          10|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  47|         10|    1|         10|
    |i_0_reg_42    |   9|          2|    8|         16|
    |res_address0  |  15|          3|    7|         21|
    +--------------+----+-----------+-----+-----------+
    |Total         |  71|         15|   16|         47|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |a_load_reg_93    |  32|   0|   32|          0|
    |ap_CS_fsm        |   9|   0|    9|          0|
    |i_0_reg_42       |   8|   0|    8|          0|
    |i_reg_78         |   8|   0|    8|          0|
    |res_addr_reg_88  |   7|   0|    7|          0|
    |res_load_reg_98  |  32|   0|   32|          0|
    |tmp_reg_103      |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 128|   0|  128|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    geva.1    | return value |
|res_address0  | out |    7|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|res_q0        |  in |   32|  ap_memory |      res     |     array    |
|a_address0    | out |    7|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [lstm_hls/rnn.cpp:43]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp eq i8 %i_0, -128" [lstm_hls/rnn.cpp:43]   --->   Operation 13 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [lstm_hls/rnn.cpp:43]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %3, label %2" [lstm_hls/rnn.cpp:43]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %i_0 to i64" [lstm_hls/rnn.cpp:45]   --->   Operation 16 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [128 x float]* %a, i64 0, i64 %zext_ln45" [lstm_hls/rnn.cpp:45]   --->   Operation 17 'getelementptr' 'a_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [lstm_hls/rnn.cpp:45]   --->   Operation 18 'load' 'a_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [128 x float]* %res, i64 0, i64 %zext_ln45" [lstm_hls/rnn.cpp:45]   --->   Operation 19 'getelementptr' 'res_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/rnn.cpp:45]   --->   Operation 20 'load' 'res_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [lstm_hls/rnn.cpp:47]   --->   Operation 21 'ret' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [lstm_hls/rnn.cpp:45]   --->   Operation 22 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/rnn.cpp:45]   --->   Operation 23 'load' 'res_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 24 [5/5] (7.25ns)   --->   "%tmp = fadd float %res_load, %a_load" [lstm_hls/rnn.cpp:45]   --->   Operation 24 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 25 [4/5] (7.25ns)   --->   "%tmp = fadd float %res_load, %a_load" [lstm_hls/rnn.cpp:45]   --->   Operation 25 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 26 [3/5] (7.25ns)   --->   "%tmp = fadd float %res_load, %a_load" [lstm_hls/rnn.cpp:45]   --->   Operation 26 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 27 [2/5] (7.25ns)   --->   "%tmp = fadd float %res_load, %a_load" [lstm_hls/rnn.cpp:45]   --->   Operation 27 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 28 [1/5] (7.25ns)   --->   "%tmp = fadd float %res_load, %a_load" [lstm_hls/rnn.cpp:45]   --->   Operation 28 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 29 [1/1] (3.25ns)   --->   "store float %tmp, float* %res_addr, align 4" [lstm_hls/rnn.cpp:45]   --->   Operation 29 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [lstm_hls/rnn.cpp:43]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln43    (br               ) [ 0111111111]
i_0        (phi              ) [ 0010000000]
empty      (speclooptripcount) [ 0000000000]
icmp_ln43  (icmp             ) [ 0011111111]
i          (add              ) [ 0111111111]
br_ln43    (br               ) [ 0000000000]
zext_ln45  (zext             ) [ 0000000000]
a_addr     (getelementptr    ) [ 0001000000]
res_addr   (getelementptr    ) [ 0001111111]
ret_ln47   (ret              ) [ 0000000000]
a_load     (load             ) [ 0000111110]
res_load   (load             ) [ 0000111110]
tmp        (fadd             ) [ 0000000001]
store_ln45 (store            ) [ 0000000000]
br_ln43    (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="a_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="8" slack="0"/>
<pin id="20" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="23" class="1004" name="grp_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="7" slack="0"/>
<pin id="25" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="29" class="1004" name="res_addr_gep_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="32" slack="0"/>
<pin id="31" dir="0" index="1" bw="1" slack="0"/>
<pin id="32" dir="0" index="2" bw="8" slack="0"/>
<pin id="33" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="7" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="1"/>
<pin id="39" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="res_load/2 store_ln45/9 "/>
</bind>
</comp>

<comp id="42" class="1005" name="i_0_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="1"/>
<pin id="44" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_0_phi_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="1"/>
<pin id="48" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="1"/>
<pin id="55" dir="0" index="1" bw="32" slack="1"/>
<pin id="56" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="icmp_ln43_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="zext_ln45_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="83" class="1005" name="a_addr_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="1"/>
<pin id="85" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="88" class="1005" name="res_addr_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="93" class="1005" name="a_load_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="98" class="1005" name="res_load_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_load "/>
</bind>
</comp>

<comp id="103" class="1005" name="tmp_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="14" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="29" pin=0"/></net>

<net id="35"><net_src comp="14" pin="0"/><net_sink comp="29" pin=1"/></net>

<net id="41"><net_src comp="29" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="61"><net_src comp="46" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="46" pin="4"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="46" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="74"><net_src comp="69" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="81"><net_src comp="63" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="86"><net_src comp="16" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="23" pin=0"/></net>

<net id="91"><net_src comp="29" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="96"><net_src comp="23" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="101"><net_src comp="36" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="106"><net_src comp="53" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="36" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {9 }
	Port: a | {}
 - Input state : 
	Port: geva.1 : res | {2 3 }
	Port: geva.1 : a | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln43 : 1
		i : 1
		br_ln43 : 2
		zext_ln45 : 1
		a_addr : 2
		a_load : 3
		res_addr : 2
		res_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_53    |    2    |   205   |   390   |
|----------|-----------------|---------|---------|---------|
|    add   |     i_fu_63     |    0    |    0    |    15   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln43_fu_57 |    0    |    0    |    11   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln45_fu_69 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    2    |   205   |   416   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| a_addr_reg_83 |    7   |
| a_load_reg_93 |   32   |
|   i_0_reg_42  |    8   |
|    i_reg_78   |    8   |
|res_addr_reg_88|    7   |
|res_load_reg_98|   32   |
|  tmp_reg_103  |   32   |
+---------------+--------+
|     Total     |   126  |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_23 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_36 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   416  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   126  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   331  |   434  |
+-----------+--------+--------+--------+--------+
