// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state9 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond460_i_reg_1004;
reg   [0:0] exitcond460_i_reg_1004_pp0_iter1_reg;
reg   [0:0] or_cond_i_i_reg_1013;
reg   [0:0] or_cond_i_i_reg_1013_pp0_iter1_reg;
reg   [0:0] icmp_reg_975;
reg   [0:0] tmp_s_reg_966;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] or_cond_i_reg_1034;
reg   [0:0] or_cond_i_reg_1034_pp0_iter4_reg;
reg   [10:0] t_V_3_reg_261;
wire   [0:0] exitcond461_i_fu_272_p2;
wire    ap_CS_fsm_state2;
wire   [10:0] i_V_fu_278_p2;
reg   [10:0] i_V_reg_961;
wire   [0:0] tmp_s_fu_284_p2;
wire   [0:0] tmp_98_0_not_fu_290_p2;
reg   [0:0] tmp_98_0_not_reg_970;
wire   [0:0] icmp_fu_306_p2;
wire   [0:0] tmp_17_fu_312_p2;
reg   [0:0] tmp_17_reg_980;
wire   [0:0] tmp_142_1_fu_318_p2;
reg   [0:0] tmp_142_1_reg_984;
wire   [0:0] tmp_18_fu_324_p2;
reg   [0:0] tmp_18_reg_988;
wire   [1:0] tmp_34_fu_330_p1;
reg   [1:0] tmp_34_reg_994;
wire   [1:0] row_assign_8_2_t_fu_334_p2;
reg   [1:0] row_assign_8_2_t_reg_999;
wire   [0:0] exitcond460_i_fu_344_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_predicate_op104_read_state5;
reg    ap_predicate_op115_read_state5;
reg    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
reg    ap_block_state8_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond460_i_reg_1004_pp0_iter2_reg;
wire   [10:0] j_V_fu_350_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_i_fu_398_p2;
wire  signed [11:0] x_fu_464_p3;
reg  signed [11:0] x_reg_1017;
wire   [1:0] tmp_40_fu_472_p1;
reg   [1:0] tmp_40_reg_1022;
reg   [1:0] tmp_40_reg_1022_pp0_iter1_reg;
wire   [0:0] brmerge_fu_476_p2;
reg   [0:0] brmerge_reg_1027;
reg   [0:0] brmerge_reg_1027_pp0_iter1_reg;
wire   [0:0] or_cond_i_fu_481_p2;
reg   [0:0] or_cond_i_reg_1034_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_1034_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_1034_pp0_iter3_reg;
reg   [10:0] k_buf_0_val_3_addr_reg_1038;
reg   [10:0] k_buf_0_val_4_addr_reg_1044;
reg   [10:0] k_buf_0_val_5_addr_reg_1050;
wire   [7:0] src_kernel_win_0_va_18_fu_623_p3;
reg   [7:0] src_kernel_win_0_va_18_reg_1056;
wire   [7:0] src_kernel_win_0_va_19_fu_641_p3;
reg   [7:0] src_kernel_win_0_va_19_reg_1062;
wire   [7:0] tmp_45_fu_756_p1;
reg   [7:0] tmp_45_reg_1069;
wire   [7:0] tmp_46_fu_773_p1;
reg   [7:0] tmp_46_reg_1074;
reg   [0:0] p_Result_s_reg_1079;
wire   [7:0] tmp20_fu_807_p2;
reg   [7:0] tmp20_reg_1085;
reg   [2:0] tmp_36_reg_1090;
wire   [7:0] p_Val2_6_fu_885_p3;
reg   [7:0] p_Val2_6_reg_1095;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state5;
reg    ap_enable_reg_pp0_iter4;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [10:0] t_V_reg_250;
reg    ap_block_state1;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_25_fu_489_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_132;
reg   [7:0] src_kernel_win_0_va_15_fu_136;
reg   [7:0] src_kernel_win_0_va_16_fu_140;
reg   [7:0] src_kernel_win_0_va_17_fu_144;
reg   [7:0] right_border_buf_0_s_fu_148;
wire   [7:0] col_buf_0_val_0_0_fu_531_p3;
reg   [7:0] right_border_buf_0_14_fu_152;
reg   [7:0] right_border_buf_0_15_fu_156;
reg   [7:0] right_border_buf_0_16_fu_160;
wire   [7:0] col_buf_0_val_1_0_fu_550_p3;
reg   [7:0] right_border_buf_0_17_fu_164;
reg   [7:0] right_border_buf_0_18_fu_168;
wire   [7:0] col_buf_0_val_2_0_fu_569_p3;
wire   [9:0] tmp_33_fu_296_p4;
wire   [9:0] tmp_35_fu_356_p4;
wire   [11:0] t_V_4_cast_fu_340_p1;
wire   [11:0] ImagLoc_x_fu_372_p2;
wire   [0:0] tmp_37_fu_378_p3;
wire   [0:0] tmp_22_fu_392_p2;
wire   [0:0] rev_fu_386_p2;
wire   [0:0] tmp_38_fu_404_p3;
wire   [11:0] p_assign_1_fu_412_p2;
wire   [11:0] p_p2_i_i_fu_418_p3;
wire   [11:0] p_assign_2_fu_432_p2;
wire   [0:0] tmp_22_not_fu_446_p2;
wire   [0:0] tmp_24_fu_426_p2;
wire   [0:0] sel_tmp7_fu_452_p2;
wire   [0:0] sel_tmp8_fu_458_p2;
wire   [11:0] p_assign_5_fu_438_p3;
wire   [0:0] icmp2_fu_366_p2;
wire  signed [31:0] col_assign_cast8_fu_486_p1;
wire   [1:0] col_assign_1_fu_514_p2;
wire   [7:0] tmp_26_fu_519_p5;
wire   [7:0] tmp_27_fu_538_p5;
wire   [7:0] tmp_28_fu_557_p5;
wire   [7:0] tmp_29_fu_612_p5;
wire   [7:0] tmp_30_fu_630_p5;
wire   [8:0] r_V_10_0_1_fu_664_p3;
wire   [8:0] tmp_184_0_2_cast_cas_fu_676_p1;
wire   [8:0] tmp_184_0_cast_cast_fu_660_p1;
wire   [8:0] tmp16_fu_684_p2;
wire   [9:0] tmp_184_0_cast_fu_672_p1;
wire   [9:0] tmp16_cast_fu_690_p1;
wire   [9:0] sum_V_1_2_fu_700_p2;
wire   [8:0] r_V_2_cast_fu_710_p1;
wire  signed [8:0] r_V_10_2_fu_714_p2;
wire   [7:0] tmp_31_fu_679_p2;
wire   [7:0] tmp_43_fu_694_p2;
wire   [8:0] p_shl_fu_734_p3;
wire   [9:0] p_shl_cast_fu_742_p1;
wire  signed [9:0] r_V_10_2_1_fu_746_p2;
wire   [8:0] r_V_2_2_cast_fu_760_p1;
wire  signed [8:0] r_V_10_2_2_fu_763_p2;
wire   [10:0] sum_V_1_2_cast_fu_706_p1;
wire  signed [10:0] tmp_184_2_1_cast_fu_752_p1;
wire  signed [9:0] tmp_184_2_cast_cast_fu_720_p1;
wire  signed [9:0] tmp_184_2_2_cast_cas_fu_769_p1;
wire   [9:0] tmp19_fu_783_p2;
wire   [10:0] tmp18_fu_777_p2;
wire  signed [10:0] tmp19_cast_fu_789_p1;
wire   [10:0] p_Val2_s_fu_793_p2;
wire   [7:0] tmp_32_fu_728_p2;
wire   [7:0] tmp_44_fu_724_p1;
wire   [7:0] tmp21_fu_847_p2;
wire   [0:0] not_i_i_fu_861_p2;
wire   [0:0] tmp_i_i_fu_856_p2;
wire   [0:0] overflow_fu_866_p2;
wire   [0:0] tmp_8_i_i_fu_880_p2;
wire   [7:0] p_mux_i_i_cast_fu_872_p3;
wire   [7:0] p_Val2_4_fu_851_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_82;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_enable_operation_95;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_predicate_op109_store_state5;
reg    ap_enable_operation_109;
reg    ap_predicate_op116_store_state5;
reg    ap_enable_operation_116;
reg    ap_enable_operation_84;
reg    ap_enable_operation_98;
reg    ap_predicate_op107_store_state5;
reg    ap_enable_operation_107;
reg    ap_predicate_op114_store_state5;
reg    ap_enable_operation_114;
reg    ap_predicate_op86_load_state4;
reg    ap_enable_operation_86;
reg    ap_predicate_op101_load_state5;
reg    ap_enable_operation_101;
reg    ap_predicate_op105_store_state5;
reg    ap_enable_operation_105;
reg    ap_predicate_op113_store_state5;
reg    ap_enable_operation_113;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_763;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Filter2D102_k_bufeOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_address1),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_V_dout)
);

Filter2D102_k_bufeOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_address1),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D102_k_bufeOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_address1),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

edge_detector_muxhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
edge_detector_muxhbi_U44(
    .din0(right_border_buf_0_s_fu_148),
    .din1(right_border_buf_0_14_fu_152),
    .din2(8'd0),
    .din3(col_assign_1_fu_514_p2),
    .dout(tmp_26_fu_519_p5)
);

edge_detector_muxhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
edge_detector_muxhbi_U45(
    .din0(right_border_buf_0_16_fu_160),
    .din1(right_border_buf_0_17_fu_164),
    .din2(8'd0),
    .din3(col_assign_1_fu_514_p2),
    .dout(tmp_27_fu_538_p5)
);

edge_detector_muxhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
edge_detector_muxhbi_U46(
    .din0(right_border_buf_0_18_fu_168),
    .din1(right_border_buf_0_15_fu_156),
    .din2(8'd0),
    .din3(col_assign_1_fu_514_p2),
    .dout(tmp_28_fu_557_p5)
);

edge_detector_muxhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
edge_detector_muxhbi_U47(
    .din0(col_buf_0_val_0_0_fu_531_p3),
    .din1(col_buf_0_val_1_0_fu_550_p3),
    .din2(col_buf_0_val_2_0_fu_569_p3),
    .din3(tmp_34_reg_994),
    .dout(tmp_29_fu_612_p5)
);

edge_detector_muxhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
edge_detector_muxhbi_U48(
    .din0(col_buf_0_val_0_0_fu_531_p3),
    .din1(col_buf_0_val_1_0_fu_550_p3),
    .din2(col_buf_0_val_2_0_fu_569_p3),
    .din3(row_assign_8_2_t_reg_999),
    .dout(tmp_30_fu_630_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond461_i_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond460_i_fu_344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond461_i_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state5)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((exitcond461_i_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond460_i_fu_344_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_261 <= j_V_fu_350_p2;
    end else if (((exitcond461_i_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_261 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_reg_250 <= i_V_reg_961;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_250 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond460_i_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_1027 <= brmerge_fu_476_p2;
        or_cond_i_i_reg_1013 <= or_cond_i_i_fu_398_p2;
        or_cond_i_reg_1034 <= or_cond_i_fu_481_p2;
        tmp_40_reg_1022 <= tmp_40_fu_472_p1;
        x_reg_1017 <= x_fu_464_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_1027_pp0_iter1_reg <= brmerge_reg_1027;
        exitcond460_i_reg_1004 <= exitcond460_i_fu_344_p2;
        exitcond460_i_reg_1004_pp0_iter1_reg <= exitcond460_i_reg_1004;
        or_cond_i_i_reg_1013_pp0_iter1_reg <= or_cond_i_i_reg_1013;
        or_cond_i_reg_1034_pp0_iter1_reg <= or_cond_i_reg_1034;
        tmp_40_reg_1022_pp0_iter1_reg <= tmp_40_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond460_i_reg_1004_pp0_iter2_reg <= exitcond460_i_reg_1004_pp0_iter1_reg;
        or_cond_i_reg_1034_pp0_iter2_reg <= or_cond_i_reg_1034_pp0_iter1_reg;
        or_cond_i_reg_1034_pp0_iter3_reg <= or_cond_i_reg_1034_pp0_iter2_reg;
        or_cond_i_reg_1034_pp0_iter4_reg <= or_cond_i_reg_1034_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_961 <= i_V_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_975 <= icmp_fu_306_p2;
        row_assign_8_2_t_reg_999 <= row_assign_8_2_t_fu_334_p2;
        tmp_142_1_reg_984 <= tmp_142_1_fu_318_p2;
        tmp_17_reg_980 <= tmp_17_fu_312_p2;
        tmp_18_reg_988 <= tmp_18_fu_324_p2;
        tmp_34_reg_994 <= tmp_34_fu_330_p1;
        tmp_98_0_not_reg_970 <= tmp_98_0_not_fu_290_p2;
        tmp_s_reg_966 <= tmp_s_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond460_i_reg_1004 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_addr_reg_1038 <= tmp_25_fu_489_p1;
        k_buf_0_val_4_addr_reg_1044 <= tmp_25_fu_489_p1;
        k_buf_0_val_5_addr_reg_1050 <= tmp_25_fu_489_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_1034_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_s_reg_1079 <= p_Val2_s_fu_793_p2[32'd10];
        tmp20_reg_1085 <= tmp20_fu_807_p2;
        tmp_36_reg_1090 <= {{p_Val2_s_fu_793_p2[10:8]}};
        tmp_45_reg_1069[7 : 1] <= tmp_45_fu_756_p1[7 : 1];
        tmp_46_reg_1074 <= tmp_46_fu_773_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_1034_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_6_reg_1095 <= p_Val2_6_fu_885_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_14_fu_152 <= right_border_buf_0_s_fu_148;
        right_border_buf_0_15_fu_156 <= right_border_buf_0_18_fu_168;
        right_border_buf_0_16_fu_160 <= col_buf_0_val_1_0_fu_550_p3;
        right_border_buf_0_17_fu_164 <= right_border_buf_0_16_fu_160;
        right_border_buf_0_18_fu_168 <= col_buf_0_val_2_0_fu_569_p3;
        right_border_buf_0_s_fu_148 <= col_buf_0_val_0_0_fu_531_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond460_i_reg_1004_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_15_fu_136 <= src_kernel_win_0_va_fu_132;
        src_kernel_win_0_va_16_fu_140 <= src_kernel_win_0_va_19_reg_1062;
        src_kernel_win_0_va_17_fu_144 <= src_kernel_win_0_va_16_fu_140;
        src_kernel_win_0_va_fu_132 <= src_kernel_win_0_va_18_reg_1056;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_18_reg_1056 <= src_kernel_win_0_va_18_fu_623_p3;
        src_kernel_win_0_va_19_reg_1062 <= src_kernel_win_0_va_19_fu_641_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond461_i_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond461_i_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_17_reg_980 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_17_reg_980 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_142_1_reg_984 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_763)) begin
        if (((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (((tmp_142_1_reg_984 == 1'd1) & (icmp_reg_975 == 1'd0))) begin
            k_buf_0_val_4_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_142_1_reg_984 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_17_reg_980 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_763)) begin
        if (((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (((tmp_17_reg_980 == 1'd1) & (icmp_reg_975 == 1'd0))) begin
            k_buf_0_val_5_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_17_reg_980 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_1034_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_1034_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op115_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op104_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond461_i_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_372_p2 = ($signed(12'd4095) + $signed(t_V_4_cast_fu_340_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond_i_reg_1034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op115_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op104_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond_i_reg_1034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op115_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op104_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond_i_reg_1034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op115_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op104_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op115_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op104_read_state5 == 1'b1)));
end

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter5 = ((or_cond_i_reg_1034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_763 = ((or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_109 = (ap_predicate_op109_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_113 = (ap_predicate_op113_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_114 = (ap_predicate_op114_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_116 = (ap_predicate_op116_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (exitcond460_i_reg_1004 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_84 = (exitcond460_i_reg_1004 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_86 = (ap_predicate_op86_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_95 = (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_98 = (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op101_load_state5 = ((brmerge_reg_1027_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_read_state5 = ((or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op105_store_state5 = ((tmp_17_reg_980 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_store_state5 = ((tmp_142_1_reg_984 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_store_state5 = ((tmp_17_reg_980 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (icmp_reg_975 == 1'd0) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op113_store_state5 = ((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_store_state5 = ((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_read_state5 = ((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_store_state5 = ((tmp_s_reg_966 == 1'd1) & (icmp_reg_975 == 1'd1) & (or_cond_i_i_reg_1013_pp0_iter1_reg == 1'd1) & (exitcond460_i_reg_1004_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_load_state4 = ((brmerge_reg_1027 == 1'd1) & (exitcond460_i_reg_1004 == 1'd0));
end

assign brmerge_fu_476_p2 = (tmp_98_0_not_reg_970 | tmp_22_fu_392_p2);

assign col_assign_1_fu_514_p2 = (tmp_40_reg_1022_pp0_iter1_reg ^ 2'd3);

assign col_assign_cast8_fu_486_p1 = x_reg_1017;

assign col_buf_0_val_0_0_fu_531_p3 = ((brmerge_reg_1027_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_26_fu_519_p5);

assign col_buf_0_val_1_0_fu_550_p3 = ((brmerge_reg_1027_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_27_fu_538_p5);

assign col_buf_0_val_2_0_fu_569_p3 = ((brmerge_reg_1027_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_28_fu_557_p5);

assign exitcond460_i_fu_344_p2 = ((t_V_3_reg_261 == 11'd1922) ? 1'b1 : 1'b0);

assign exitcond461_i_fu_272_p2 = ((t_V_reg_250 == 11'd1082) ? 1'b1 : 1'b0);

assign i_V_fu_278_p2 = (t_V_reg_250 + 11'd1);

assign icmp2_fu_366_p2 = ((tmp_35_fu_356_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_306_p2 = ((tmp_33_fu_296_p4 != 10'd0) ? 1'b1 : 1'b0);

assign j_V_fu_350_p2 = (t_V_3_reg_261 + 11'd1);

assign k_buf_0_val_3_address0 = tmp_25_fu_489_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_1038;

assign k_buf_0_val_4_address0 = tmp_25_fu_489_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_1044;

assign k_buf_0_val_5_address0 = tmp_25_fu_489_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_1050;

assign not_i_i_fu_861_p2 = ((tmp_36_reg_1090 != 3'd0) ? 1'b1 : 1'b0);

assign or_cond_i_fu_481_p2 = (icmp_reg_975 & icmp2_fu_366_p2);

assign or_cond_i_i_fu_398_p2 = (tmp_22_fu_392_p2 & rev_fu_386_p2);

assign overflow_fu_866_p2 = (tmp_i_i_fu_856_p2 & not_i_i_fu_861_p2);

assign p_Val2_4_fu_851_p2 = (tmp20_reg_1085 + tmp21_fu_847_p2);

assign p_Val2_6_fu_885_p3 = ((tmp_8_i_i_fu_880_p2[0:0] === 1'b1) ? p_mux_i_i_cast_fu_872_p3 : p_Val2_4_fu_851_p2);

assign p_Val2_s_fu_793_p2 = ($signed(tmp18_fu_777_p2) + $signed(tmp19_cast_fu_789_p1));

assign p_assign_1_fu_412_p2 = (12'd1 - t_V_4_cast_fu_340_p1);

assign p_assign_2_fu_432_p2 = ($signed(12'd3838) - $signed(p_p2_i_i_fu_418_p3));

assign p_assign_5_fu_438_p3 = ((or_cond_i_i_fu_398_p2[0:0] === 1'b1) ? ImagLoc_x_fu_372_p2 : p_assign_2_fu_432_p2);

assign p_dst_data_stream_V_din = p_Val2_6_reg_1095;

assign p_mux_i_i_cast_fu_872_p3 = ((tmp_i_i_fu_856_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_p2_i_i_fu_418_p3 = ((tmp_38_fu_404_p3[0:0] === 1'b1) ? p_assign_1_fu_412_p2 : ImagLoc_x_fu_372_p2);

assign p_shl_cast_fu_742_p1 = p_shl_fu_734_p3;

assign p_shl_fu_734_p3 = {{src_kernel_win_0_va_fu_132}, {1'd0}};

assign r_V_10_0_1_fu_664_p3 = {{src_kernel_win_0_va_16_fu_140}, {1'd0}};

assign r_V_10_2_1_fu_746_p2 = (10'd0 - p_shl_cast_fu_742_p1);

assign r_V_10_2_2_fu_763_p2 = (9'd0 - r_V_2_2_cast_fu_760_p1);

assign r_V_10_2_fu_714_p2 = (9'd0 - r_V_2_cast_fu_710_p1);

assign r_V_2_2_cast_fu_760_p1 = src_kernel_win_0_va_18_reg_1056;

assign r_V_2_cast_fu_710_p1 = src_kernel_win_0_va_15_fu_136;

assign rev_fu_386_p2 = (tmp_37_fu_378_p3 ^ 1'd1);

assign row_assign_8_2_t_fu_334_p2 = ($signed(2'd2) - $signed(tmp_34_fu_330_p1));

assign sel_tmp7_fu_452_p2 = (tmp_37_fu_378_p3 | tmp_22_not_fu_446_p2);

assign sel_tmp8_fu_458_p2 = (tmp_24_fu_426_p2 & sel_tmp7_fu_452_p2);

assign src_kernel_win_0_va_18_fu_623_p3 = ((tmp_18_reg_988[0:0] === 1'b1) ? tmp_29_fu_612_p5 : col_buf_0_val_0_0_fu_531_p3);

assign src_kernel_win_0_va_19_fu_641_p3 = ((tmp_18_reg_988[0:0] === 1'b1) ? tmp_30_fu_630_p5 : col_buf_0_val_2_0_fu_569_p3);

assign sum_V_1_2_cast_fu_706_p1 = sum_V_1_2_fu_700_p2;

assign sum_V_1_2_fu_700_p2 = (tmp_184_0_cast_fu_672_p1 + tmp16_cast_fu_690_p1);

assign t_V_4_cast_fu_340_p1 = t_V_3_reg_261;

assign tmp16_cast_fu_690_p1 = tmp16_fu_684_p2;

assign tmp16_fu_684_p2 = (tmp_184_0_2_cast_cas_fu_676_p1 + tmp_184_0_cast_cast_fu_660_p1);

assign tmp18_fu_777_p2 = ($signed(sum_V_1_2_cast_fu_706_p1) + $signed(tmp_184_2_1_cast_fu_752_p1));

assign tmp19_cast_fu_789_p1 = $signed(tmp19_fu_783_p2);

assign tmp19_fu_783_p2 = ($signed(tmp_184_2_cast_cast_fu_720_p1) + $signed(tmp_184_2_2_cast_cas_fu_769_p1));

assign tmp20_fu_807_p2 = (tmp_32_fu_728_p2 + tmp_44_fu_724_p1);

assign tmp21_fu_847_p2 = (tmp_46_reg_1074 + tmp_45_reg_1069);

assign tmp_142_1_fu_318_p2 = ((t_V_reg_250 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_17_fu_312_p2 = ((t_V_reg_250 == 11'd1) ? 1'b1 : 1'b0);

assign tmp_184_0_2_cast_cas_fu_676_p1 = src_kernel_win_0_va_19_reg_1062;

assign tmp_184_0_cast_cast_fu_660_p1 = src_kernel_win_0_va_17_fu_144;

assign tmp_184_0_cast_fu_672_p1 = r_V_10_0_1_fu_664_p3;

assign tmp_184_2_1_cast_fu_752_p1 = r_V_10_2_1_fu_746_p2;

assign tmp_184_2_2_cast_cas_fu_769_p1 = r_V_10_2_2_fu_763_p2;

assign tmp_184_2_cast_cast_fu_720_p1 = r_V_10_2_fu_714_p2;

assign tmp_18_fu_324_p2 = ((t_V_reg_250 > 11'd1080) ? 1'b1 : 1'b0);

assign tmp_22_fu_392_p2 = (($signed(ImagLoc_x_fu_372_p2) < $signed(12'd1920)) ? 1'b1 : 1'b0);

assign tmp_22_not_fu_446_p2 = (tmp_22_fu_392_p2 ^ 1'd1);

assign tmp_24_fu_426_p2 = (($signed(p_p2_i_i_fu_418_p3) < $signed(12'd1920)) ? 1'b1 : 1'b0);

assign tmp_25_fu_489_p1 = $unsigned(col_assign_cast8_fu_486_p1);

assign tmp_31_fu_679_p2 = (src_kernel_win_0_va_17_fu_144 + src_kernel_win_0_va_19_reg_1062);

assign tmp_32_fu_728_p2 = (tmp_31_fu_679_p2 + tmp_43_fu_694_p2);

assign tmp_33_fu_296_p4 = {{t_V_reg_250[10:1]}};

assign tmp_34_fu_330_p1 = t_V_reg_250[1:0];

assign tmp_35_fu_356_p4 = {{t_V_3_reg_261[10:1]}};

assign tmp_37_fu_378_p3 = ImagLoc_x_fu_372_p2[32'd11];

assign tmp_38_fu_404_p3 = ImagLoc_x_fu_372_p2[32'd11];

assign tmp_40_fu_472_p1 = x_fu_464_p3[1:0];

assign tmp_43_fu_694_p2 = src_kernel_win_0_va_16_fu_140 << 8'd1;

assign tmp_44_fu_724_p1 = r_V_10_2_fu_714_p2[7:0];

assign tmp_45_fu_756_p1 = r_V_10_2_1_fu_746_p2[7:0];

assign tmp_46_fu_773_p1 = r_V_10_2_2_fu_763_p2[7:0];

assign tmp_8_i_i_fu_880_p2 = (p_Result_s_reg_1079 | overflow_fu_866_p2);

assign tmp_98_0_not_fu_290_p2 = (tmp_s_fu_284_p2 ^ 1'd1);

assign tmp_i_i_fu_856_p2 = (p_Result_s_reg_1079 ^ 1'd1);

assign tmp_s_fu_284_p2 = ((t_V_reg_250 < 11'd1080) ? 1'b1 : 1'b0);

assign x_fu_464_p3 = ((sel_tmp8_fu_458_p2[0:0] === 1'b1) ? p_p2_i_i_fu_418_p3 : p_assign_5_fu_438_p3);

always @ (posedge ap_clk) begin
    tmp_45_reg_1069[0] <= 1'b0;
end

endmodule //Filter2D
