# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sources_1/imports/new/Freqdivide.v"
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sources_1/new/UART_brgenerator.v"
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sources_1/imports/new/UART_sim.v"
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sources_1/imports/new/sram_controller.v"
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v"
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sources_1/imports/new/sram_test.v"
verilog xil_defaultlib  "../../../UART_SRAM.srcs/sim_1/new/sim_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
