// Seed: 230804969
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wire id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14
    , id_17,
    output tri id_15
);
  supply0 id_18, id_19, id_20 = id_17, id_21, id_22;
  wire id_23;
  assign id_2 = 1;
  always id_2 = |1'h0;
  wire id_24, id_25;
  wire id_26;
  specify
    (id_27 => id_28) = 1;
    (id_29 => id_30) = (1, 1 - 1  : {1} : id_20 + 1, id_24);
    $width(posedge id_31, id_8);
    $setup(posedge id_32, posedge id_33, 1);
    if (1) (posedge id_34 => (id_35[1'b0] +: 1)) = (1);
    $setup(id_36, posedge id_37, id_20);
  endspecify
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    output wor id_4,
    input tri id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wand id_11,
    output wire id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    input wand id_16,
    input supply1 id_17,
    input supply1 id_18,
    inout wor id_19,
    output wor id_20,
    output uwire id_21,
    input tri0 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_7,
      id_20,
      id_12,
      id_16,
      id_18,
      id_14,
      id_22,
      id_20,
      id_22,
      id_12,
      id_22,
      id_19,
      id_1,
      id_12
  );
  assign modCall_1.id_28 = 0;
  assign id_12 = 1;
  wire id_25;
  assign id_7 = 1'b0;
  wire id_26, id_27;
endmodule
