#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep 28 20:36:59 2017
# Process ID: 2990
# Current directory: /home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.runs/synth_1
# Command line: vivado -log hw_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw_1.tcl
# Log file: /home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.runs/synth_1/hw_1.vds
# Journal file: /home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hw_1.tcl -notrace
Command: synth_design -top hw_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3304 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.641 ; gain = 45.996 ; free physical = 5295 ; free virtual = 14660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hw_1' [/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.srcs/sources_1/new/hw_1.v:23]
	Parameter DATAWIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register A_reg in module hw_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.srcs/sources_1/new/hw_1.v:30]
WARNING: [Synth 8-5788] Register C_reg in module hw_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.srcs/sources_1/new/hw_1.v:30]
INFO: [Synth 8-256] done synthesizing module 'hw_1' (1#1) [/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.srcs/sources_1/new/hw_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.141 ; gain = 86.496 ; free physical = 5303 ; free virtual = 14668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.141 ; gain = 86.496 ; free physical = 5304 ; free virtual = 14670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.145 ; gain = 94.500 ; free physical = 5304 ; free virtual = 14670
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "A" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "A" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1200.152 ; gain = 102.508 ; free physical = 5293 ; free virtual = 14659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hw_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_reg[3] )
INFO: [Synth 8-3886] merging instance 'A_reg[0]' (FDC) to 'A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_reg[1] )
WARNING: [Synth 8-3332] Sequential element (B_reg[3]) is unused and will be removed from module hw_1.
WARNING: [Synth 8-3332] Sequential element (B_reg[2]) is unused and will be removed from module hw_1.
WARNING: [Synth 8-3332] Sequential element (B_reg[1]) is unused and will be removed from module hw_1.
WARNING: [Synth 8-3332] Sequential element (B_reg[0]) is unused and will be removed from module hw_1.
WARNING: [Synth 8-3332] Sequential element (A_reg[3]) is unused and will be removed from module hw_1.
WARNING: [Synth 8-3332] Sequential element (A_reg[1]) is unused and will be removed from module hw_1.
WARNING: [Synth 8-3332] Sequential element (C_reg[1]) is unused and will be removed from module hw_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.949 ; gain = 216.305 ; free physical = 5143 ; free virtual = 14509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.949 ; gain = 216.305 ; free physical = 5142 ; free virtual = 14508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDCE |     3|
|4     |FDPE |     1|
|5     |IBUF |     2|
|6     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.965 ; gain = 225.320 ; free physical = 5142 ; free virtual = 14508
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1322.973 ; gain = 225.320 ; free physical = 5145 ; free virtual = 14510
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.711 ; gain = 333.652 ; free physical = 5077 ; free virtual = 14443
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.runs/synth_1/hw_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1418.711 ; gain = 0.000 ; free physical = 5078 ; free virtual = 14444
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 20:37:38 2017...
