 -a -ls -r  -mg mega_x86.dag mega.elb mega.dbg mega.itf -w complex_dseign -o "e:/4th computer/graduation projects new design/complex_design_14_6/complex_dseign/complex_dseign/compile" -b complex_dseign -O2 -p "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign"  -fl "e:/4th computer/graduation projects new design/complex_design_14_6/complex_dseign/library.cfg" "e:/4th computer/graduation projects new design/complex_design_14_6/complex_dseign/complex_dseign/projlib.cfg"  -l "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\compile\complex_dseign.erf" -l "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\compile\complex_dseign.erf"  -sve  -u "E:\bin/systf"  -u "E:\bin/systf.dll" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\test_bench.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\complex_adder_subtractor.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\complex_multiply.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\complex_conjugate.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\complex_division.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\adder_subtractor.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\complex_vXc_add_8.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\complex_vXc_add_8_delay.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\delay.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\vxc_mul3_add.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\vxc_mul3_sub.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\vXc_add_8_delay.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\vxc_add_8.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\multiply.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\division.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\2x1_mux.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\8_dot_product.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\8_organizer.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\8x8_adder.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\a_s.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\alu.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\ap_total_mem.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\control_unit.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\decoder.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\div_nr_wsticky.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\fp_div.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\fpaddsub_8_23_uid2.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\lzcshifter_28_to_28_counting_32_uid15.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\fpaddsub_8_23_uid2_rightshifter.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\fpmultiplier_8_23_8_23_8_23_uid2.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\inputieee_8_23_to_8_23.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\intadder_27_f180_uid7.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\intadder_33_f300_uid23.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\intadder_34_f180_uid18.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\intadder_42_f300_uid15.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\intmultiplier_usingdsp_24_24_48_unsigned_uid4.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\main_alu.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\matrix_by_vector_v3.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\mema.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\memp.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\memp_v2.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\memr.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\memx.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\n_to_2n_demux.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\outputieee_8_23_to_8_23.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\rkold_prev.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\row_by_vector_module.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\tb.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\top_module.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\vectorxvector.v" -v2k5  "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\src\vectorxvector_mxv.v"  -cs  -g 5  -r -li "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign\compile\complex_dseign.epr" -p "e:\4th computer\graduation projects new design\complex_design_14_6\complex_dseign\complex_dseign" 