/* Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/FPGA/output_files/") File("Uni_Projektas.pof") MfrSpec(OpMask(3) Child_OpMask(1 3));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
